
first_tx_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008588  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08008768  08008768  00009768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008870  08008870  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008870  08008870  00009870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008878  08008878  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008878  08008878  00009878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800887c  0800887c  0000987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008880  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd0  200001d4  08008a54  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001da4  08008a54  0000ada4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113ef  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003238  00000000  00000000  0001b5f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  0001e830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b1a  00000000  00000000  0001f738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027859  00000000  00000000  00020252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011de7  00000000  00000000  00047aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed3a1  00000000  00000000  00059892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146c33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000411c  00000000  00000000  00146c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  0014ad94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008750 	.word	0x08008750

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008750 	.word	0x08008750

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b0aa      	sub	sp, #168	@ 0xa8
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fa8a 	bl	80007de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f8af 	bl	800042c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 f93f 	bl	8000550 <MX_GPIO_Init>
  MX_FDCAN3_Init();
 80002d2:	f000 f8f7 	bl	80004c4 <MX_FDCAN3_Init>
  MX_USB_Device_Init();
 80002d6:	f007 f87d 	bl	80073d4 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);  /* let USB CDC enumerate */
 80002da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002de:	f000 faef 	bl	80008c0 <HAL_Delay>

  char initmsg[80];
  int initlen;

  TxHeader.Identifier          = 0x100;
 80002e2:	4b4a      	ldr	r3, [pc, #296]	@ (800040c <main+0x14c>)
 80002e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002e8:	601a      	str	r2, [r3, #0]
  TxHeader.IdType              = FDCAN_STANDARD_ID;
 80002ea:	4b48      	ldr	r3, [pc, #288]	@ (800040c <main+0x14c>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType         = FDCAN_DATA_FRAME;
 80002f0:	4b46      	ldr	r3, [pc, #280]	@ (800040c <main+0x14c>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength          = FDCAN_DLC_BYTES_8;
 80002f6:	4b45      	ldr	r3, [pc, #276]	@ (800040c <main+0x14c>)
 80002f8:	2208      	movs	r2, #8
 80002fa:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80002fc:	4b43      	ldr	r3, [pc, #268]	@ (800040c <main+0x14c>)
 80002fe:	2200      	movs	r2, #0
 8000300:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 8000302:	4b42      	ldr	r3, [pc, #264]	@ (800040c <main+0x14c>)
 8000304:	2200      	movs	r2, #0
 8000306:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 8000308:	4b40      	ldr	r3, [pc, #256]	@ (800040c <main+0x14c>)
 800030a:	2200      	movs	r2, #0
 800030c:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 800030e:	4b3f      	ldr	r3, [pc, #252]	@ (800040c <main+0x14c>)
 8000310:	2200      	movs	r2, #0
 8000312:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker       = 0;
 8000314:	4b3d      	ldr	r3, [pc, #244]	@ (800040c <main+0x14c>)
 8000316:	2200      	movs	r2, #0
 8000318:	621a      	str	r2, [r3, #32]

  if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 800031a:	483d      	ldr	r0, [pc, #244]	@ (8000410 <main+0x150>)
 800031c:	f000 fd5c 	bl	8000dd8 <HAL_FDCAN_Start>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d015      	beq.n	8000352 <main+0x92>
    initlen = snprintf(initmsg, sizeof(initmsg), "FAIL: FDCAN Start\r\n");
 8000326:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800032a:	4a3a      	ldr	r2, [pc, #232]	@ (8000414 <main+0x154>)
 800032c:	2150      	movs	r1, #80	@ 0x50
 800032e:	4618      	mov	r0, r3
 8000330:	f007 fd5a 	bl	8007de8 <sniprintf>
 8000334:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    CDC_Transmit_FS((uint8_t *)initmsg, initlen);
 8000338:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800033c:	b29a      	uxth	r2, r3
 800033e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000342:	4611      	mov	r1, r2
 8000344:	4618      	mov	r0, r3
 8000346:	f007 f903 	bl	8007550 <CDC_Transmit_FS>
    HAL_Delay(100);
 800034a:	2064      	movs	r0, #100	@ 0x64
 800034c:	f000 fab8 	bl	80008c0 <HAL_Delay>
 8000350:	e014      	b.n	800037c <main+0xbc>
  } else {
    initlen = snprintf(initmsg, sizeof(initmsg), "FDCAN3 started — transmitting...\r\n");
 8000352:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000356:	4a30      	ldr	r2, [pc, #192]	@ (8000418 <main+0x158>)
 8000358:	2150      	movs	r1, #80	@ 0x50
 800035a:	4618      	mov	r0, r3
 800035c:	f007 fd44 	bl	8007de8 <sniprintf>
 8000360:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    CDC_Transmit_FS((uint8_t *)initmsg, initlen);
 8000364:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000368:	b29a      	uxth	r2, r3
 800036a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800036e:	4611      	mov	r1, r2
 8000370:	4618      	mov	r0, r3
 8000372:	f007 f8ed 	bl	8007550 <CDC_Transmit_FS>
    HAL_Delay(100);
 8000376:	2064      	movs	r0, #100	@ 0x64
 8000378:	f000 faa2 	bl	80008c0 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    /* Fill dummy data — byte 0 counts up so you can see it changing */
	    TxData[0] = counter;
 800037c:	4b27      	ldr	r3, [pc, #156]	@ (800041c <main+0x15c>)
 800037e:	781a      	ldrb	r2, [r3, #0]
 8000380:	4b27      	ldr	r3, [pc, #156]	@ (8000420 <main+0x160>)
 8000382:	701a      	strb	r2, [r3, #0]
	    TxData[1] = 0xAA;
 8000384:	4b26      	ldr	r3, [pc, #152]	@ (8000420 <main+0x160>)
 8000386:	22aa      	movs	r2, #170	@ 0xaa
 8000388:	705a      	strb	r2, [r3, #1]
	    TxData[2] = 0xBB;
 800038a:	4b25      	ldr	r3, [pc, #148]	@ (8000420 <main+0x160>)
 800038c:	22bb      	movs	r2, #187	@ 0xbb
 800038e:	709a      	strb	r2, [r3, #2]
	    TxData[3] = 0xCC;
 8000390:	4b23      	ldr	r3, [pc, #140]	@ (8000420 <main+0x160>)
 8000392:	22cc      	movs	r2, #204	@ 0xcc
 8000394:	70da      	strb	r2, [r3, #3]
	    TxData[4] = 0xDD;
 8000396:	4b22      	ldr	r3, [pc, #136]	@ (8000420 <main+0x160>)
 8000398:	22dd      	movs	r2, #221	@ 0xdd
 800039a:	711a      	strb	r2, [r3, #4]
	    TxData[5] = 0xEE;
 800039c:	4b20      	ldr	r3, [pc, #128]	@ (8000420 <main+0x160>)
 800039e:	22ee      	movs	r2, #238	@ 0xee
 80003a0:	715a      	strb	r2, [r3, #5]
	    TxData[6] = 0xFF;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000420 <main+0x160>)
 80003a4:	22ff      	movs	r2, #255	@ 0xff
 80003a6:	719a      	strb	r2, [r3, #6]
	    TxData[7] = counter;
 80003a8:	4b1c      	ldr	r3, [pc, #112]	@ (800041c <main+0x15c>)
 80003aa:	781a      	ldrb	r2, [r3, #0]
 80003ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000420 <main+0x160>)
 80003ae:	71da      	strb	r2, [r3, #7]

	    /* Attempt to send */
	    char msg[80];
	    int len;

	    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &TxHeader, TxData) == HAL_OK) {
 80003b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000420 <main+0x160>)
 80003b2:	4916      	ldr	r1, [pc, #88]	@ (800040c <main+0x14c>)
 80003b4:	4816      	ldr	r0, [pc, #88]	@ (8000410 <main+0x150>)
 80003b6:	f000 fd37 	bl	8000e28 <HAL_FDCAN_AddMessageToTxFifoQ>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d109      	bne.n	80003d4 <main+0x114>
	      len = snprintf(msg, sizeof(msg), "TX OK  | counter=%d\r\n", counter);
 80003c0:	4b16      	ldr	r3, [pc, #88]	@ (800041c <main+0x15c>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	4638      	mov	r0, r7
 80003c6:	4a17      	ldr	r2, [pc, #92]	@ (8000424 <main+0x164>)
 80003c8:	2150      	movs	r1, #80	@ 0x50
 80003ca:	f007 fd0d 	bl	8007de8 <sniprintf>
 80003ce:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 80003d2:	e008      	b.n	80003e6 <main+0x126>
	    } else {
	      len = snprintf(msg, sizeof(msg), "TX FAIL| counter=%d\r\n", counter);
 80003d4:	4b11      	ldr	r3, [pc, #68]	@ (800041c <main+0x15c>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	4638      	mov	r0, r7
 80003da:	4a13      	ldr	r2, [pc, #76]	@ (8000428 <main+0x168>)
 80003dc:	2150      	movs	r1, #80	@ 0x50
 80003de:	f007 fd03 	bl	8007de8 <sniprintf>
 80003e2:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	    }

	    CDC_Transmit_FS((uint8_t *)msg, len);
 80003e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	463b      	mov	r3, r7
 80003ee:	4611      	mov	r1, r2
 80003f0:	4618      	mov	r0, r3
 80003f2:	f007 f8ad 	bl	8007550 <CDC_Transmit_FS>

	    counter++;
 80003f6:	4b09      	ldr	r3, [pc, #36]	@ (800041c <main+0x15c>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	3301      	adds	r3, #1
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b07      	ldr	r3, [pc, #28]	@ (800041c <main+0x15c>)
 8000400:	701a      	strb	r2, [r3, #0]
	    HAL_Delay(500);  /* Send every 500 ms */
 8000402:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000406:	f000 fa5b 	bl	80008c0 <HAL_Delay>
  {
 800040a:	e7b7      	b.n	800037c <main+0xbc>
 800040c:	20000254 	.word	0x20000254
 8000410:	200001f0 	.word	0x200001f0
 8000414:	08008768 	.word	0x08008768
 8000418:	0800877c 	.word	0x0800877c
 800041c:	20000280 	.word	0x20000280
 8000420:	20000278 	.word	0x20000278
 8000424:	080087a4 	.word	0x080087a4
 8000428:	080087bc 	.word	0x080087bc

0800042c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b094      	sub	sp, #80	@ 0x50
 8000430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000432:	f107 0318 	add.w	r3, r7, #24
 8000436:	2238      	movs	r2, #56	@ 0x38
 8000438:	2100      	movs	r1, #0
 800043a:	4618      	mov	r0, r3
 800043c:	f007 fd0a 	bl	8007e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
 800044c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800044e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000452:	f002 fce9 	bl	8002e28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000456:	2302      	movs	r3, #2
 8000458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800045a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800045e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000460:	2340      	movs	r3, #64	@ 0x40
 8000462:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000464:	2302      	movs	r3, #2
 8000466:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000468:	2302      	movs	r3, #2
 800046a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800046c:	2301      	movs	r3, #1
 800046e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000470:	230c      	movs	r3, #12
 8000472:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000474:	2302      	movs	r3, #2
 8000476:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000478:	2304      	movs	r3, #4
 800047a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800047c:	2302      	movs	r3, #2
 800047e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000480:	f107 0318 	add.w	r3, r7, #24
 8000484:	4618      	mov	r0, r3
 8000486:	f002 fd83 	bl	8002f90 <HAL_RCC_OscConfig>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000490:	f000 f876 	bl	8000580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000494:	230f      	movs	r3, #15
 8000496:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000498:	2301      	movs	r3, #1
 800049a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800049c:	2300      	movs	r3, #0
 800049e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004a0:	2300      	movs	r3, #0
 80004a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	2100      	movs	r1, #0
 80004ac:	4618      	mov	r0, r3
 80004ae:	f003 f881 	bl	80035b4 <HAL_RCC_ClockConfig>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80004b8:	f000 f862 	bl	8000580 <Error_Handler>
  }
}
 80004bc:	bf00      	nop
 80004be:	3750      	adds	r7, #80	@ 0x50
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80004c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004ca:	4a20      	ldr	r2, [pc, #128]	@ (800054c <MX_FDCAN3_Init+0x88>)
 80004cc:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80004ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80004d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80004da:	4b1b      	ldr	r3, [pc, #108]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = ENABLE;
 80004e0:	4b19      	ldr	r3, [pc, #100]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004e2:	2201      	movs	r2, #1
 80004e4:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80004e6:	4b18      	ldr	r3, [pc, #96]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80004ec:	4b16      	ldr	r3, [pc, #88]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 2;
 80004f2:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004f4:	2202      	movs	r2, #2
 80004f6:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 80004f8:	4b13      	ldr	r3, [pc, #76]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 13;
 80004fe:	4b12      	ldr	r3, [pc, #72]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000500:	220d      	movs	r2, #13
 8000502:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8000504:	4b10      	ldr	r3, [pc, #64]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000506:	2202      	movs	r2, #2
 8000508:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 800050a:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 800050c:	2201      	movs	r2, #1
 800050e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8000510:	4b0d      	ldr	r3, [pc, #52]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000512:	2201      	movs	r2, #1
 8000514:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8000516:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000518:	2201      	movs	r2, #1
 800051a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 800051c:	4b0a      	ldr	r3, [pc, #40]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 800051e:	2201      	movs	r2, #1
 8000520:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 0;
 8000522:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000524:	2200      	movs	r2, #0
 8000526:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8000528:	4b07      	ldr	r3, [pc, #28]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 800052a:	2200      	movs	r2, #0
 800052c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000530:	2200      	movs	r2, #0
 8000532:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8000534:	4804      	ldr	r0, [pc, #16]	@ (8000548 <MX_FDCAN3_Init+0x84>)
 8000536:	f000 faf5 	bl	8000b24 <HAL_FDCAN_Init>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <MX_FDCAN3_Init+0x80>
  {
    Error_Handler();
 8000540:	f000 f81e 	bl	8000580 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8000544:	bf00      	nop
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200001f0 	.word	0x200001f0
 800054c:	40006c00 	.word	0x40006c00

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MX_GPIO_Init+0x2c>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055a:	4a08      	ldr	r2, [pc, #32]	@ (800057c <MX_GPIO_Init+0x2c>)
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000562:	4b06      	ldr	r3, [pc, #24]	@ (800057c <MX_GPIO_Init+0x2c>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000566:	f003 0301 	and.w	r3, r3, #1
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	40021000 	.word	0x40021000

08000580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000584:	b672      	cpsid	i
}
 8000586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <Error_Handler+0x8>

0800058c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000592:	4b0f      	ldr	r3, [pc, #60]	@ (80005d0 <HAL_MspInit+0x44>)
 8000594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000596:	4a0e      	ldr	r2, [pc, #56]	@ (80005d0 <HAL_MspInit+0x44>)
 8000598:	f043 0301 	orr.w	r3, r3, #1
 800059c:	6613      	str	r3, [r2, #96]	@ 0x60
 800059e:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <HAL_MspInit+0x44>)
 80005a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005aa:	4b09      	ldr	r3, [pc, #36]	@ (80005d0 <HAL_MspInit+0x44>)
 80005ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ae:	4a08      	ldr	r2, [pc, #32]	@ (80005d0 <HAL_MspInit+0x44>)
 80005b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80005b6:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <HAL_MspInit+0x44>)
 80005b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80005c2:	f002 fcd5 	bl	8002f70 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40021000 	.word	0x40021000

080005d4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b09e      	sub	sp, #120	@ 0x78
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	2254      	movs	r2, #84	@ 0x54
 80005f2:	2100      	movs	r1, #0
 80005f4:	4618      	mov	r0, r3
 80005f6:	f007 fc2d 	bl	8007e54 <memset>
  if(hfdcan->Instance==FDCAN3)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a20      	ldr	r2, [pc, #128]	@ (8000680 <HAL_FDCAN_MspInit+0xac>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d139      	bne.n	8000678 <HAL_FDCAN_MspInit+0xa4>

    /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000608:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800060a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800060e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4618      	mov	r0, r3
 8000616:	f003 f9b1 	bl	800397c <HAL_RCCEx_PeriphCLKConfig>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000620:	f7ff ffae 	bl	8000580 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000624:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 8000626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000628:	4a16      	ldr	r2, [pc, #88]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 800062a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800062e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000630:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 8000632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000638:	60fb      	str	r3, [r7, #12]
 800063a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 800063e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000640:	4a10      	ldr	r2, [pc, #64]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 8000642:	f043 0301 	orr.w	r3, r3, #1
 8000646:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <HAL_FDCAN_MspInit+0xb0>)
 800064a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	60bb      	str	r3, [r7, #8]
 8000652:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PA8     ------> FDCAN3_RX
    PA15     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000654:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000658:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065a:	2302      	movs	r3, #2
 800065c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000662:	2300      	movs	r3, #0
 8000664:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 8000666:	230b      	movs	r3, #11
 8000668:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800066e:	4619      	mov	r1, r3
 8000670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000674:	f000 fd04 	bl	8001080 <HAL_GPIO_Init>

    /* USER CODE END FDCAN3_MspInit 1 */

  }

}
 8000678:	bf00      	nop
 800067a:	3778      	adds	r7, #120	@ 0x78
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40006c00 	.word	0x40006c00
 8000684:	40021000 	.word	0x40021000

08000688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <NMI_Handler+0x4>

08000690 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <HardFault_Handler+0x4>

08000698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <MemManage_Handler+0x4>

080006a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <BusFault_Handler+0x4>

080006a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <UsageFault_Handler+0x4>

080006b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr

080006be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006be:	b480      	push	{r7}
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006c2:	bf00      	nop
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr

080006da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006de:	f000 f8d1 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
	...

080006e8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <USB_LP_IRQHandler+0x10>)
 80006ee:	f000 ff43 	bl	8001578 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20001760 	.word	0x20001760

080006fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000704:	4a14      	ldr	r2, [pc, #80]	@ (8000758 <_sbrk+0x5c>)
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <_sbrk+0x60>)
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000710:	4b13      	ldr	r3, [pc, #76]	@ (8000760 <_sbrk+0x64>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d102      	bne.n	800071e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000718:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <_sbrk+0x64>)
 800071a:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <_sbrk+0x68>)
 800071c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800071e:	4b10      	ldr	r3, [pc, #64]	@ (8000760 <_sbrk+0x64>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4413      	add	r3, r2
 8000726:	693a      	ldr	r2, [r7, #16]
 8000728:	429a      	cmp	r2, r3
 800072a:	d207      	bcs.n	800073c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800072c:	f007 fb9a 	bl	8007e64 <__errno>
 8000730:	4603      	mov	r3, r0
 8000732:	220c      	movs	r2, #12
 8000734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000736:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800073a:	e009      	b.n	8000750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800073c:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000742:	4b07      	ldr	r3, [pc, #28]	@ (8000760 <_sbrk+0x64>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4413      	add	r3, r2
 800074a:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <_sbrk+0x64>)
 800074c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800074e:	68fb      	ldr	r3, [r7, #12]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3718      	adds	r7, #24
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20020000 	.word	0x20020000
 800075c:	00000400 	.word	0x00000400
 8000760:	20000284 	.word	0x20000284
 8000764:	20001da8 	.word	0x20001da8

08000768 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <SystemInit+0x20>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000772:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <SystemInit+0x20>)
 8000774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800078c:	480d      	ldr	r0, [pc, #52]	@ (80007c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800078e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000790:	f7ff ffea 	bl	8000768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000794:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000796:	490d      	ldr	r1, [pc, #52]	@ (80007cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000798:	4a0d      	ldr	r2, [pc, #52]	@ (80007d0 <LoopForever+0xe>)
  movs r3, #0
 800079a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800079c:	e002      	b.n	80007a4 <LoopCopyDataInit>

0800079e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a2:	3304      	adds	r3, #4

080007a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a8:	d3f9      	bcc.n	800079e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007aa:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007ac:	4c0a      	ldr	r4, [pc, #40]	@ (80007d8 <LoopForever+0x16>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b0:	e001      	b.n	80007b6 <LoopFillZerobss>

080007b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b4:	3204      	adds	r2, #4

080007b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b8:	d3fb      	bcc.n	80007b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ba:	f007 fb59 	bl	8007e70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007be:	f7ff fd7f 	bl	80002c0 <main>

080007c2 <LoopForever>:

LoopForever:
    b LoopForever
 80007c2:	e7fe      	b.n	80007c2 <LoopForever>
  ldr   r0, =_estack
 80007c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007cc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80007d0:	08008880 	.word	0x08008880
  ldr r2, =_sbss
 80007d4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80007d8:	20001da4 	.word	0x20001da4

080007dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007dc:	e7fe      	b.n	80007dc <ADC1_2_IRQHandler>

080007de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007e4:	2300      	movs	r3, #0
 80007e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e8:	2003      	movs	r0, #3
 80007ea:	f000 f95b 	bl	8000aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ee:	200f      	movs	r0, #15
 80007f0:	f000 f80e 	bl	8000810 <HAL_InitTick>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	71fb      	strb	r3, [r7, #7]
 80007fe:	e001      	b.n	8000804 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000800:	f7ff fec4 	bl	800058c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000804:	79fb      	ldrb	r3, [r7, #7]

}
 8000806:	4618      	mov	r0, r3
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800081c:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <HAL_InitTick+0x68>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d022      	beq.n	800086a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000824:	4b15      	ldr	r3, [pc, #84]	@ (800087c <HAL_InitTick+0x6c>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <HAL_InitTick+0x68>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000830:	fbb1 f3f3 	udiv	r3, r1, r3
 8000834:	fbb2 f3f3 	udiv	r3, r2, r3
 8000838:	4618      	mov	r0, r3
 800083a:	f000 f966 	bl	8000b0a <HAL_SYSTICK_Config>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d10f      	bne.n	8000864 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2b0f      	cmp	r3, #15
 8000848:	d809      	bhi.n	800085e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084a:	2200      	movs	r2, #0
 800084c:	6879      	ldr	r1, [r7, #4]
 800084e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000852:	f000 f932 	bl	8000aba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000856:	4a0a      	ldr	r2, [pc, #40]	@ (8000880 <HAL_InitTick+0x70>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	6013      	str	r3, [r2, #0]
 800085c:	e007      	b.n	800086e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800085e:	2301      	movs	r3, #1
 8000860:	73fb      	strb	r3, [r7, #15]
 8000862:	e004      	b.n	800086e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000864:	2301      	movs	r3, #1
 8000866:	73fb      	strb	r3, [r7, #15]
 8000868:	e001      	b.n	800086e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800086a:	2301      	movs	r3, #1
 800086c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800086e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000008 	.word	0x20000008
 800087c:	20000000 	.word	0x20000000
 8000880:	20000004 	.word	0x20000004

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_IncTick+0x1c>)
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <HAL_IncTick+0x20>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4413      	add	r3, r2
 8000892:	4a03      	ldr	r2, [pc, #12]	@ (80008a0 <HAL_IncTick+0x1c>)
 8000894:	6013      	str	r3, [r2, #0]
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	20000288 	.word	0x20000288
 80008a4:	20000008 	.word	0x20000008

080008a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b03      	ldr	r3, [pc, #12]	@ (80008bc <HAL_GetTick+0x14>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	20000288 	.word	0x20000288

080008c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c8:	f7ff ffee 	bl	80008a8 <HAL_GetTick>
 80008cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008d8:	d004      	beq.n	80008e4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <HAL_Delay+0x40>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	4413      	add	r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008e4:	bf00      	nop
 80008e6:	f7ff ffdf 	bl	80008a8 <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	1ad3      	subs	r3, r2, r3
 80008f0:	68fa      	ldr	r2, [r7, #12]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	d8f7      	bhi.n	80008e6 <HAL_Delay+0x26>
  {
  }
}
 80008f6:	bf00      	nop
 80008f8:	bf00      	nop
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000008 	.word	0x20000008

08000904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000914:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800091a:	68ba      	ldr	r2, [r7, #8]
 800091c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000920:	4013      	ands	r3, r2
 8000922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800092c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000936:	4a04      	ldr	r2, [pc, #16]	@ (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	60d3      	str	r3, [r2, #12]
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000950:	4b04      	ldr	r3, [pc, #16]	@ (8000964 <__NVIC_GetPriorityGrouping+0x18>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	f003 0307 	and.w	r3, r3, #7
}
 800095a:	4618      	mov	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	2b00      	cmp	r3, #0
 8000978:	db0b      	blt.n	8000992 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	f003 021f 	and.w	r2, r3, #31
 8000980:	4907      	ldr	r1, [pc, #28]	@ (80009a0 <__NVIC_EnableIRQ+0x38>)
 8000982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000986:	095b      	lsrs	r3, r3, #5
 8000988:	2001      	movs	r0, #1
 800098a:	fa00 f202 	lsl.w	r2, r0, r2
 800098e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000992:	bf00      	nop
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000e100 	.word	0xe000e100

080009a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	db0a      	blt.n	80009ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	490c      	ldr	r1, [pc, #48]	@ (80009f0 <__NVIC_SetPriority+0x4c>)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	0112      	lsls	r2, r2, #4
 80009c4:	b2d2      	uxtb	r2, r2
 80009c6:	440b      	add	r3, r1
 80009c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009cc:	e00a      	b.n	80009e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4908      	ldr	r1, [pc, #32]	@ (80009f4 <__NVIC_SetPriority+0x50>)
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	3b04      	subs	r3, #4
 80009dc:	0112      	lsls	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
 80009e0:	440b      	add	r3, r1
 80009e2:	761a      	strb	r2, [r3, #24]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	e000e100 	.word	0xe000e100
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b089      	sub	sp, #36	@ 0x24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	f1c3 0307 	rsb	r3, r3, #7
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	bf28      	it	cs
 8000a16:	2304      	movcs	r3, #4
 8000a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d902      	bls.n	8000a28 <NVIC_EncodePriority+0x30>
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	3b03      	subs	r3, #3
 8000a26:	e000      	b.n	8000a2a <NVIC_EncodePriority+0x32>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43da      	mvns	r2, r3
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4a:	43d9      	mvns	r1, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a50:	4313      	orrs	r3, r2
         );
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3724      	adds	r7, #36	@ 0x24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a70:	d301      	bcc.n	8000a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a72:	2301      	movs	r3, #1
 8000a74:	e00f      	b.n	8000a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a76:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a7e:	210f      	movs	r1, #15
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a84:	f7ff ff8e 	bl	80009a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a88:	4b05      	ldr	r3, [pc, #20]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8e:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a90:	2207      	movs	r2, #7
 8000a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	e000e010 	.word	0xe000e010

08000aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff ff29 	bl	8000904 <__NVIC_SetPriorityGrouping>
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b086      	sub	sp, #24
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
 8000ac6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac8:	f7ff ff40 	bl	800094c <__NVIC_GetPriorityGrouping>
 8000acc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	68b9      	ldr	r1, [r7, #8]
 8000ad2:	6978      	ldr	r0, [r7, #20]
 8000ad4:	f7ff ff90 	bl	80009f8 <NVIC_EncodePriority>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff5f 	bl	80009a4 <__NVIC_SetPriority>
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff33 	bl	8000968 <__NVIC_EnableIRQ>
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b082      	sub	sp, #8
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff ffa4 	bl	8000a60 <SysTick_Config>
 8000b18:	4603      	mov	r3, r0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d101      	bne.n	8000b36 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e147      	b.n	8000dc6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d106      	bne.n	8000b50 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2200      	movs	r2, #0
 8000b46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff fd42 	bl	80005d4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	699a      	ldr	r2, [r3, #24]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f022 0210 	bic.w	r2, r2, #16
 8000b5e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b60:	f7ff fea2 	bl	80008a8 <HAL_GetTick>
 8000b64:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000b66:	e012      	b.n	8000b8e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000b68:	f7ff fe9e 	bl	80008a8 <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	2b0a      	cmp	r3, #10
 8000b74:	d90b      	bls.n	8000b8e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b7a:	f043 0201 	orr.w	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2203      	movs	r2, #3
 8000b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	e11b      	b.n	8000dc6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0308 	and.w	r3, r3, #8
 8000b98:	2b08      	cmp	r3, #8
 8000b9a:	d0e5      	beq.n	8000b68 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	699a      	ldr	r2, [r3, #24]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f042 0201 	orr.w	r2, r2, #1
 8000baa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bac:	f7ff fe7c 	bl	80008a8 <HAL_GetTick>
 8000bb0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000bb2:	e012      	b.n	8000bda <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000bb4:	f7ff fe78 	bl	80008a8 <HAL_GetTick>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	2b0a      	cmp	r3, #10
 8000bc0:	d90b      	bls.n	8000bda <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc6:	f043 0201 	orr.w	r2, r3, #1
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e0f5      	b.n	8000dc6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	f003 0301 	and.w	r3, r3, #1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0e5      	beq.n	8000bb4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	699a      	ldr	r2, [r3, #24]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f042 0202 	orr.w	r2, r2, #2
 8000bf6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a74      	ldr	r2, [pc, #464]	@ (8000dd0 <HAL_FDCAN_Init+0x2ac>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d103      	bne.n	8000c0a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000c02:	4a74      	ldr	r2, [pc, #464]	@ (8000dd4 <HAL_FDCAN_Init+0x2b0>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	7c1b      	ldrb	r3, [r3, #16]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d108      	bne.n	8000c24 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	699a      	ldr	r2, [r3, #24]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000c20:	619a      	str	r2, [r3, #24]
 8000c22:	e007      	b.n	8000c34 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	699a      	ldr	r2, [r3, #24]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c32:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	7c5b      	ldrb	r3, [r3, #17]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d108      	bne.n	8000c4e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	699a      	ldr	r2, [r3, #24]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000c4a:	619a      	str	r2, [r3, #24]
 8000c4c:	e007      	b.n	8000c5e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	699a      	ldr	r2, [r3, #24]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000c5c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	7c9b      	ldrb	r3, [r3, #18]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d108      	bne.n	8000c78 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	699a      	ldr	r2, [r3, #24]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000c74:	619a      	str	r2, [r3, #24]
 8000c76:	e007      	b.n	8000c88 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	699a      	ldr	r2, [r3, #24]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000c86:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	699a      	ldr	r2, [r3, #24]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000cac:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	691a      	ldr	r2, [r3, #16]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f022 0210 	bic.w	r2, r2, #16
 8000cbc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d108      	bne.n	8000cd8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	699a      	ldr	r2, [r3, #24]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f042 0204 	orr.w	r2, r2, #4
 8000cd4:	619a      	str	r2, [r3, #24]
 8000cd6:	e02c      	b.n	8000d32 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d028      	beq.n	8000d32 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	d01c      	beq.n	8000d22 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	699a      	ldr	r2, [r3, #24]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000cf6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	691a      	ldr	r2, [r3, #16]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f042 0210 	orr.w	r2, r2, #16
 8000d06:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	2b03      	cmp	r3, #3
 8000d0e:	d110      	bne.n	8000d32 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	699a      	ldr	r2, [r3, #24]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f042 0220 	orr.w	r2, r2, #32
 8000d1e:	619a      	str	r2, [r3, #24]
 8000d20:	e007      	b.n	8000d32 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	699a      	ldr	r2, [r3, #24]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f042 0220 	orr.w	r2, r2, #32
 8000d30:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d42:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6a1b      	ldr	r3, [r3, #32]
 8000d48:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000d4a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	695b      	ldr	r3, [r3, #20]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000d5a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000d5c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000d66:	d115      	bne.n	8000d94 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d6c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d72:	3b01      	subs	r3, #1
 8000d74:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d76:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000d80:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000d90:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000d92:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	430a      	orrs	r2, r1
 8000da6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 f880 	bl	8000eb0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2200      	movs	r2, #0
 8000db4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40006400 	.word	0x40006400
 8000dd4:	40006500 	.word	0x40006500

08000dd8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d110      	bne.n	8000e0e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2202      	movs	r2, #2
 8000df0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	699a      	ldr	r2, [r3, #24]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f022 0201 	bic.w	r2, r2, #1
 8000e02:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2200      	movs	r2, #0
 8000e08:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	e006      	b.n	8000e1c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e12:	f043 0204 	orr.w	r2, r3, #4
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
  }
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d12c      	bne.n	8000e9a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8000e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d007      	beq.n	8000e60 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e023      	b.n	8000ea8 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8000e68:	0c1b      	lsrs	r3, r3, #16
 8000e6a:	f003 0303 	and.w	r3, r3, #3
 8000e6e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	68b9      	ldr	r1, [r7, #8]
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f000 f886 	bl	8000f88 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2101      	movs	r1, #1
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	fa01 f202 	lsl.w	r2, r1, r2
 8000e88:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	409a      	lsls	r2, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	e006      	b.n	8000ea8 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9e:	f043 0208 	orr.w	r2, r3, #8
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
  }
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8000eb8:	4b30      	ldr	r3, [pc, #192]	@ (8000f7c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8000eba:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f80 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d103      	bne.n	8000ece <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8000ecc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8000f84 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d103      	bne.n	8000ee0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8000ede:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000eee:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ef6:	041a      	lsls	r2, r3, #16
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	430a      	orrs	r2, r1
 8000efe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f14:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f1c:	061a      	lsls	r2, r3, #24
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	430a      	orrs	r2, r1
 8000f24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	e005      	b.n	8000f62 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3304      	adds	r3, #4
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8000f68:	68fa      	ldr	r2, [r7, #12]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d3f3      	bcc.n	8000f56 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8000f6e:	bf00      	nop
 8000f70:	bf00      	nop
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	4000a400 	.word	0x4000a400
 8000f80:	40006800 	.word	0x40006800
 8000f84:	40006c00 	.word	0x40006c00

08000f88 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b089      	sub	sp, #36	@ 0x24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d10a      	bne.n	8000fb4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8000fa6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61fb      	str	r3, [r7, #28]
 8000fb2:	e00a      	b.n	8000fca <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8000fbc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8000fc2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8000fc4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000fc8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8000fd4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8000fda:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8000fe0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8000ff0:	683a      	ldr	r2, [r7, #0]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	4413      	add	r3, r2
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	440b      	add	r3, r1
 8000ffc:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	69fa      	ldr	r2, [r7, #28]
 8001002:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	3304      	adds	r3, #4
 8001008:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	3304      	adds	r3, #4
 8001014:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e020      	b.n	800105e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	3303      	adds	r3, #3
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	3302      	adds	r3, #2
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	440b      	add	r3, r1
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001034:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	3301      	adds	r3, #1
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	440b      	add	r3, r1
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001042:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001044:	6879      	ldr	r1, [r7, #4]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	440a      	add	r2, r1
 800104a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800104c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	3304      	adds	r3, #4
 8001056:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	3304      	adds	r3, #4
 800105c:	617b      	str	r3, [r7, #20]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	4a06      	ldr	r2, [pc, #24]	@ (800107c <FDCAN_CopyMessageToRAM+0xf4>)
 8001064:	5cd3      	ldrb	r3, [r2, r3]
 8001066:	461a      	mov	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	4293      	cmp	r3, r2
 800106c:	d3d6      	bcc.n	800101c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	3724      	adds	r7, #36	@ 0x24
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	0800882c 	.word	0x0800882c

08001080 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef const *GPIO_Init)
{
 8001080:	b480      	push	{r7}
 8001082:	b087      	sub	sp, #28
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800108e:	e164      	b.n	800135a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	2101      	movs	r1, #1
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	fa01 f303 	lsl.w	r3, r1, r3
 800109c:	4013      	ands	r3, r2
 800109e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 8156 	beq.w	8001354 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d005      	beq.n	80010c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d130      	bne.n	8001122 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	2203      	movs	r2, #3
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	4013      	ands	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	68da      	ldr	r2, [r3, #12]
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010f6:	2201      	movs	r2, #1
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	091b      	lsrs	r3, r3, #4
 800110c:	f003 0201 	and.w	r2, r3, #1
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f003 0303 	and.w	r3, r3, #3
 800112a:	2b03      	cmp	r3, #3
 800112c:	d109      	bne.n	8001142 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001136:	2b03      	cmp	r3, #3
 8001138:	d11b      	bne.n	8001172 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d017      	beq.n	8001172 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	2203      	movs	r2, #3
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43db      	mvns	r3, r3
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	4013      	ands	r3, r2
 8001158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	689a      	ldr	r2, [r3, #8]
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b02      	cmp	r3, #2
 800117c:	d123      	bne.n	80011c6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	08da      	lsrs	r2, r3, #3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3208      	adds	r2, #8
 8001186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800118a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	220f      	movs	r2, #15
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	691a      	ldr	r2, [r3, #16]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	f003 0307 	and.w	r3, r3, #7
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	08da      	lsrs	r2, r3, #3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3208      	adds	r2, #8
 80011c0:	6939      	ldr	r1, [r7, #16]
 80011c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	2203      	movs	r2, #3
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f003 0203 	and.w	r2, r3, #3
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 80a6 	beq.w	8001354 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001208:	4b5b      	ldr	r3, [pc, #364]	@ (8001378 <HAL_GPIO_Init+0x2f8>)
 800120a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120c:	4a5a      	ldr	r2, [pc, #360]	@ (8001378 <HAL_GPIO_Init+0x2f8>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6613      	str	r3, [r2, #96]	@ 0x60
 8001214:	4b58      	ldr	r3, [pc, #352]	@ (8001378 <HAL_GPIO_Init+0x2f8>)
 8001216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001218:	f003 0301 	and.w	r3, r3, #1
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001220:	4a56      	ldr	r2, [pc, #344]	@ (800137c <HAL_GPIO_Init+0x2fc>)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	089b      	lsrs	r3, r3, #2
 8001226:	3302      	adds	r3, #2
 8001228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	220f      	movs	r2, #15
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800124a:	d01f      	beq.n	800128c <HAL_GPIO_Init+0x20c>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a4c      	ldr	r2, [pc, #304]	@ (8001380 <HAL_GPIO_Init+0x300>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d019      	beq.n	8001288 <HAL_GPIO_Init+0x208>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a4b      	ldr	r2, [pc, #300]	@ (8001384 <HAL_GPIO_Init+0x304>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d013      	beq.n	8001284 <HAL_GPIO_Init+0x204>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a4a      	ldr	r2, [pc, #296]	@ (8001388 <HAL_GPIO_Init+0x308>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d00d      	beq.n	8001280 <HAL_GPIO_Init+0x200>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a49      	ldr	r2, [pc, #292]	@ (800138c <HAL_GPIO_Init+0x30c>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d007      	beq.n	800127c <HAL_GPIO_Init+0x1fc>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4a48      	ldr	r2, [pc, #288]	@ (8001390 <HAL_GPIO_Init+0x310>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d101      	bne.n	8001278 <HAL_GPIO_Init+0x1f8>
 8001274:	2305      	movs	r3, #5
 8001276:	e00a      	b.n	800128e <HAL_GPIO_Init+0x20e>
 8001278:	2306      	movs	r3, #6
 800127a:	e008      	b.n	800128e <HAL_GPIO_Init+0x20e>
 800127c:	2304      	movs	r3, #4
 800127e:	e006      	b.n	800128e <HAL_GPIO_Init+0x20e>
 8001280:	2303      	movs	r3, #3
 8001282:	e004      	b.n	800128e <HAL_GPIO_Init+0x20e>
 8001284:	2302      	movs	r3, #2
 8001286:	e002      	b.n	800128e <HAL_GPIO_Init+0x20e>
 8001288:	2301      	movs	r3, #1
 800128a:	e000      	b.n	800128e <HAL_GPIO_Init+0x20e>
 800128c:	2300      	movs	r3, #0
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	f002 0203 	and.w	r2, r2, #3
 8001294:	0092      	lsls	r2, r2, #2
 8001296:	4093      	lsls	r3, r2
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	4313      	orrs	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800129e:	4937      	ldr	r1, [pc, #220]	@ (800137c <HAL_GPIO_Init+0x2fc>)
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	089b      	lsrs	r3, r3, #2
 80012a4:	3302      	adds	r3, #2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012ac:	4b39      	ldr	r3, [pc, #228]	@ (8001394 <HAL_GPIO_Init+0x314>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012d0:	4a30      	ldr	r2, [pc, #192]	@ (8001394 <HAL_GPIO_Init+0x314>)
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001394 <HAL_GPIO_Init+0x314>)
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43db      	mvns	r3, r3
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4013      	ands	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012fa:	4a26      	ldr	r2, [pc, #152]	@ (8001394 <HAL_GPIO_Init+0x314>)
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001300:	4b24      	ldr	r3, [pc, #144]	@ (8001394 <HAL_GPIO_Init+0x314>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	43db      	mvns	r3, r3
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d003      	beq.n	8001324 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	4313      	orrs	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001324:	4a1b      	ldr	r2, [pc, #108]	@ (8001394 <HAL_GPIO_Init+0x314>)
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800132a:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <HAL_GPIO_Init+0x314>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800134e:	4a11      	ldr	r2, [pc, #68]	@ (8001394 <HAL_GPIO_Init+0x314>)
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	3301      	adds	r3, #1
 8001358:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	f47f ae93 	bne.w	8001090 <HAL_GPIO_Init+0x10>
  }
}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	371c      	adds	r7, #28
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	40021000 	.word	0x40021000
 800137c:	40010000 	.word	0x40010000
 8001380:	48000400 	.word	0x48000400
 8001384:	48000800 	.word	0x48000800
 8001388:	48000c00 	.word	0x48000c00
 800138c:	48001000 	.word	0x48001000
 8001390:	48001400 	.word	0x48001400
 8001394:	40010400 	.word	0x40010400

08001398 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e0c0      	b.n	800152c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d106      	bne.n	80013c4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f006 fa0e 	bl	80077e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2203      	movs	r2, #3
 80013c8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 fd38 	bl	8003e46 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	e03e      	b.n	800145a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80013dc:	7bfa      	ldrb	r2, [r7, #15]
 80013de:	6879      	ldr	r1, [r7, #4]
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	440b      	add	r3, r1
 80013ea:	3311      	adds	r3, #17
 80013ec:	2201      	movs	r2, #1
 80013ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80013f0:	7bfa      	ldrb	r2, [r7, #15]
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	440b      	add	r3, r1
 80013fe:	3310      	adds	r3, #16
 8001400:	7bfa      	ldrb	r2, [r7, #15]
 8001402:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001404:	7bfa      	ldrb	r2, [r7, #15]
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	440b      	add	r3, r1
 8001412:	3313      	adds	r3, #19
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001418:	7bfa      	ldrb	r2, [r7, #15]
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	4613      	mov	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	4413      	add	r3, r2
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	440b      	add	r3, r1
 8001426:	3320      	adds	r3, #32
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800142c:	7bfa      	ldrb	r2, [r7, #15]
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	4613      	mov	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	440b      	add	r3, r1
 800143a:	3324      	adds	r3, #36	@ 0x24
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	00db      	lsls	r3, r3, #3
 800144e:	440b      	add	r3, r1
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	3301      	adds	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	791b      	ldrb	r3, [r3, #4]
 800145e:	7bfa      	ldrb	r2, [r7, #15]
 8001460:	429a      	cmp	r2, r3
 8001462:	d3bb      	bcc.n	80013dc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001464:	2300      	movs	r3, #0
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	e044      	b.n	80014f4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800146a:	7bfa      	ldrb	r2, [r7, #15]
 800146c:	6879      	ldr	r1, [r7, #4]
 800146e:	4613      	mov	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	440b      	add	r3, r1
 8001478:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001480:	7bfa      	ldrb	r2, [r7, #15]
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	440b      	add	r3, r1
 800148e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001492:	7bfa      	ldrb	r2, [r7, #15]
 8001494:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001496:	7bfa      	ldrb	r2, [r7, #15]
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	440b      	add	r3, r1
 80014a4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80014ac:	7bfa      	ldrb	r2, [r7, #15]
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80014c2:	7bfa      	ldrb	r2, [r7, #15]
 80014c4:	6879      	ldr	r1, [r7, #4]
 80014c6:	4613      	mov	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4413      	add	r3, r2
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	440b      	add	r3, r1
 80014d0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80014d8:	7bfa      	ldrb	r2, [r7, #15]
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	00db      	lsls	r3, r3, #3
 80014e4:	440b      	add	r3, r1
 80014e6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	3301      	adds	r3, #1
 80014f2:	73fb      	strb	r3, [r7, #15]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	791b      	ldrb	r3, [r3, #4]
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d3b5      	bcc.n	800146a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3304      	adds	r3, #4
 8001506:	e893 0006 	ldmia.w	r3, {r1, r2}
 800150a:	f002 fcb7 	bl	8003e7c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2201      	movs	r2, #1
 8001518:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7a9b      	ldrb	r3, [r3, #10]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d102      	bne.n	800152a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f001 fc55 	bl	8002dd4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800152a:	2300      	movs	r3, #0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_PCD_Start+0x16>
 8001546:	2302      	movs	r3, #2
 8001548:	e012      	b.n	8001570 <HAL_PCD_Start+0x3c>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f002 fc5e 	bl	8003e18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f004 fa3b 	bl	80059dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f004 fa40 	bl	8005a0a <USB_ReadInterrupts>
 800158a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 fb06 	bl	8001ba8 <PCD_EP_ISR_Handler>

    return;
 800159c:	e110      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d013      	beq.n	80015d0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80015ba:	b292      	uxth	r2, r2
 80015bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f006 f99e 	bl	8007902 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80015c6:	2100      	movs	r1, #0
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f000 f8fc 	bl	80017c6 <HAL_PCD_SetAddress>

    return;
 80015ce:	e0f7      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00c      	beq.n	80015f4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80015ec:	b292      	uxth	r2, r2
 80015ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80015f2:	e0e5      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d00c      	beq.n	8001618 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001606:	b29a      	uxth	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001610:	b292      	uxth	r2, r2
 8001612:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001616:	e0d3      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d034      	beq.n	800168c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800162a:	b29a      	uxth	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 0204 	bic.w	r2, r2, #4
 8001634:	b292      	uxth	r2, r2
 8001636:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001642:	b29a      	uxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f022 0208 	bic.w	r2, r2, #8
 800164c:	b292      	uxth	r2, r2
 800164e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001658:	2b01      	cmp	r3, #1
 800165a:	d107      	bne.n	800166c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001664:	2100      	movs	r1, #0
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f006 fb3e 	bl	8007ce8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f006 f981 	bl	8007974 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800167a:	b29a      	uxth	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001684:	b292      	uxth	r2, r2
 8001686:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800168a:	e099      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001692:	2b00      	cmp	r3, #0
 8001694:	d027      	beq.n	80016e6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800169e:	b29a      	uxth	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f042 0208 	orr.w	r2, r2, #8
 80016a8:	b292      	uxth	r2, r2
 80016aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016c0:	b292      	uxth	r2, r2
 80016c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016ce:	b29a      	uxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f042 0204 	orr.w	r2, r2, #4
 80016d8:	b292      	uxth	r2, r2
 80016da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f006 f92e 	bl	8007940 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80016e4:	e06c      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d040      	beq.n	8001772 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001702:	b292      	uxth	r2, r2
 8001704:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800170e:	2b00      	cmp	r3, #0
 8001710:	d12b      	bne.n	800176a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800171a:	b29a      	uxth	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f042 0204 	orr.w	r2, r2, #4
 8001724:	b292      	uxth	r2, r2
 8001726:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001732:	b29a      	uxth	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f042 0208 	orr.w	r2, r2, #8
 800173c:	b292      	uxth	r2, r2
 800173e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2201      	movs	r2, #1
 8001746:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001752:	b29b      	uxth	r3, r3
 8001754:	089b      	lsrs	r3, r3, #2
 8001756:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001760:	2101      	movs	r1, #1
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f006 fac0 	bl	8007ce8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001768:	e02a      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f006 f8e8 	bl	8007940 <HAL_PCD_SuspendCallback>
    return;
 8001770:	e026      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00f      	beq.n	800179c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001784:	b29a      	uxth	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800178e:	b292      	uxth	r2, r2
 8001790:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f006 f8a6 	bl	80078e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800179a:	e011      	b.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00c      	beq.n	80017c0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017b8:	b292      	uxth	r2, r2
 80017ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80017be:	bf00      	nop
  }
}
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
 80017ce:	460b      	mov	r3, r1
 80017d0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d101      	bne.n	80017e0 <HAL_PCD_SetAddress+0x1a>
 80017dc:	2302      	movs	r3, #2
 80017de:	e012      	b.n	8001806 <HAL_PCD_SetAddress+0x40>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2201      	movs	r2, #1
 80017e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	78fa      	ldrb	r2, [r7, #3]
 80017ec:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f004 f8dc 	bl	80059b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b084      	sub	sp, #16
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	4608      	mov	r0, r1
 8001818:	4611      	mov	r1, r2
 800181a:	461a      	mov	r2, r3
 800181c:	4603      	mov	r3, r0
 800181e:	70fb      	strb	r3, [r7, #3]
 8001820:	460b      	mov	r3, r1
 8001822:	803b      	strh	r3, [r7, #0]
 8001824:	4613      	mov	r3, r2
 8001826:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001828:	2300      	movs	r3, #0
 800182a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800182c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001830:	2b00      	cmp	r3, #0
 8001832:	da0e      	bge.n	8001852 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001834:	78fb      	ldrb	r3, [r7, #3]
 8001836:	f003 0207 	and.w	r2, r3, #7
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	3310      	adds	r3, #16
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	4413      	add	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2201      	movs	r2, #1
 800184e:	705a      	strb	r2, [r3, #1]
 8001850:	e00e      	b.n	8001870 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	f003 0207 	and.w	r2, r3, #7
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2200      	movs	r2, #0
 800186e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	b2da      	uxtb	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800187c:	883b      	ldrh	r3, [r7, #0]
 800187e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	78ba      	ldrb	r2, [r7, #2]
 800188a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800188c:	78bb      	ldrb	r3, [r7, #2]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d102      	bne.n	8001898 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d101      	bne.n	80018a6 <HAL_PCD_EP_Open+0x98>
 80018a2:	2302      	movs	r3, #2
 80018a4:	e00e      	b.n	80018c4 <HAL_PCD_EP_Open+0xb6>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68f9      	ldr	r1, [r7, #12]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f002 faff 	bl	8003eb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80018c2:	7afb      	ldrb	r3, [r7, #11]
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	460b      	mov	r3, r1
 80018d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80018d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	da0e      	bge.n	80018fe <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018e0:	78fb      	ldrb	r3, [r7, #3]
 80018e2:	f003 0207 	and.w	r2, r3, #7
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	3310      	adds	r3, #16
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	4413      	add	r3, r2
 80018f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2201      	movs	r2, #1
 80018fa:	705a      	strb	r2, [r3, #1]
 80018fc:	e00e      	b.n	800191c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	f003 0207 	and.w	r2, r3, #7
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	4413      	add	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800191c:	78fb      	ldrb	r3, [r7, #3]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	b2da      	uxtb	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <HAL_PCD_EP_Close+0x6a>
 8001932:	2302      	movs	r3, #2
 8001934:	e00e      	b.n	8001954 <HAL_PCD_EP_Close+0x88>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68f9      	ldr	r1, [r7, #12]
 8001944:	4618      	mov	r0, r3
 8001946:	f002 ff9f 	bl	8004888 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	607a      	str	r2, [r7, #4]
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	460b      	mov	r3, r1
 800196a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800196c:	7afb      	ldrb	r3, [r7, #11]
 800196e:	f003 0207 	and.w	r2, r3, #7
 8001972:	4613      	mov	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4413      	add	r3, r2
 8001982:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	2200      	movs	r2, #0
 800199a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6979      	ldr	r1, [r7, #20]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 f957 	bl	8004c62 <USB_EPStartXfer>

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	460b      	mov	r3, r1
 80019c8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80019ca:	78fb      	ldrb	r3, [r7, #3]
 80019cc:	f003 0207 	and.w	r2, r3, #7
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	440b      	add	r3, r1
 80019dc:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80019e0:	681b      	ldr	r3, [r3, #0]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	603b      	str	r3, [r7, #0]
 80019fa:	460b      	mov	r3, r1
 80019fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019fe:	7afb      	ldrb	r3, [r7, #11]
 8001a00:	f003 0207 	and.w	r2, r3, #7
 8001a04:	4613      	mov	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4413      	add	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	3310      	adds	r3, #16
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	4413      	add	r3, r2
 8001a12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	683a      	ldr	r2, [r7, #0]
 8001a2c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	2200      	movs	r2, #0
 8001a32:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	2201      	movs	r2, #1
 8001a38:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a3a:	7afb      	ldrb	r3, [r7, #11]
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6979      	ldr	r1, [r7, #20]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f003 f908 	bl	8004c62 <USB_EPStartXfer>

  return HAL_OK;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	7912      	ldrb	r2, [r2, #4]
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e03e      	b.n	8001af8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001a7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	da0e      	bge.n	8001aa0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a82:	78fb      	ldrb	r3, [r7, #3]
 8001a84:	f003 0207 	and.w	r2, r3, #7
 8001a88:	4613      	mov	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	4413      	add	r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	3310      	adds	r3, #16
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	705a      	strb	r2, [r3, #1]
 8001a9e:	e00c      	b.n	8001aba <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001aa0:	78fa      	ldrb	r2, [r7, #3]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2201      	movs	r2, #1
 8001abe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <HAL_PCD_EP_SetStall+0x7e>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e00e      	b.n	8001af8 <HAL_PCD_EP_SetStall+0x9c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68f9      	ldr	r1, [r7, #12]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 fe69 	bl	80057c0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001b0c:	78fb      	ldrb	r3, [r7, #3]
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	7912      	ldrb	r2, [r2, #4]
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e040      	b.n	8001ba0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	da0e      	bge.n	8001b44 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b26:	78fb      	ldrb	r3, [r7, #3]
 8001b28:	f003 0207 	and.w	r2, r3, #7
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	3310      	adds	r3, #16
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	705a      	strb	r2, [r3, #1]
 8001b42:	e00e      	b.n	8001b62 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	f003 0207 	and.w	r2, r3, #7
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4413      	add	r3, r2
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2200      	movs	r2, #0
 8001b66:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b68:	78fb      	ldrb	r3, [r7, #3]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <HAL_PCD_EP_ClrStall+0x82>
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e00e      	b.n	8001ba0 <HAL_PCD_EP_ClrStall+0xa0>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68f9      	ldr	r1, [r7, #12]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f003 fe66 	bl	8005862 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b094      	sub	sp, #80	@ 0x50
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001bb0:	e37a      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
  {
    wIstr = hpcd->Instance->ISTR;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bba:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001bbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	f003 030f 	and.w	r3, r3, #15
 8001bc8:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex >= 8U)
 8001bcc:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001bd0:	2b07      	cmp	r3, #7
 8001bd2:	d901      	bls.n	8001bd8 <PCD_EP_ISR_Handler+0x30>
    {
      return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e371      	b.n	80022bc <PCD_EP_ISR_Handler+0x714>
    }

    if (epindex == 0U)
 8001bd8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 8143 	bne.w	8001e68 <PCD_EP_ISR_Handler+0x2c0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001be2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001be6:	f003 0310 	and.w	r3, r3, #16
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d14c      	bne.n	8001c88 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bfe:	817b      	strh	r3, [r7, #10]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	897b      	ldrh	r3, [r7, #10]
 8001c06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3310      	adds	r3, #16
 8001c16:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	461a      	mov	r2, r3
 8001c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6812      	ldr	r2, [r2, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001c36:	881b      	ldrh	r3, [r3, #0]
 8001c38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c3e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001c40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c42:	695a      	ldr	r2, [r3, #20]
 8001c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c46:	69db      	ldr	r3, [r3, #28]
 8001c48:	441a      	add	r2, r3
 8001c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c4c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001c4e:	2100      	movs	r1, #0
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f005 fe2e 	bl	80078b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7b1b      	ldrb	r3, [r3, #12]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f000 8323 	beq.w	80022a8 <PCD_EP_ISR_Handler+0x700>
 8001c62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f040 831e 	bne.w	80022a8 <PCD_EP_ISR_Handler+0x700>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	7b1b      	ldrb	r3, [r3, #12]
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	731a      	strb	r2, [r3, #12]
 8001c86:	e30f      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001c98:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001c9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d07b      	beq.n	8001d9a <PCD_EP_ISR_Handler+0x1f2>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	461a      	mov	r2, r3
 8001cae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001cc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cc8:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8001cca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	2b08      	cmp	r3, #8
 8001cd0:	d044      	beq.n	8001d5c <PCD_EP_ISR_Handler+0x1b4>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ce2:	823b      	strh	r3, [r7, #16]
 8001ce4:	8a3b      	ldrh	r3, [r7, #16]
 8001ce6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001cea:	823b      	strh	r3, [r7, #16]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	8a3b      	ldrh	r3, [r7, #16]
 8001cf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001cf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001cfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d16:	81fb      	strh	r3, [r7, #14]
 8001d18:	89fb      	ldrh	r3, [r7, #14]
 8001d1a:	f083 0310 	eor.w	r3, r3, #16
 8001d1e:	81fb      	strh	r3, [r7, #14]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	89fb      	ldrh	r3, [r7, #14]
 8001d26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001d2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001d2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001d46:	4013      	ands	r3, r2
 8001d48:	81bb      	strh	r3, [r7, #12]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	89ba      	ldrh	r2, [r7, #12]
 8001d50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d54:	b292      	uxth	r2, r2
 8001d56:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	e2af      	b.n	80022bc <PCD_EP_ISR_Handler+0x714>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6818      	ldr	r0, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d68:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d6c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	f003 fe9e 	bl	8005ab0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001d80:	4013      	ands	r3, r2
 8001d82:	827b      	strh	r3, [r7, #18]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	8a7a      	ldrh	r2, [r7, #18]
 8001d8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d8e:	b292      	uxth	r2, r2
 8001d90:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f005 fd60 	bl	8007858 <HAL_PCD_SetupStageCallback>
 8001d98:	e286      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001d9a:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f280 8282 	bge.w	80022a8 <PCD_EP_ISR_Handler+0x700>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	881b      	ldrh	r3, [r3, #0]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001db0:	4013      	ands	r3, r2
 8001db2:	82fb      	strh	r3, [r7, #22]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	8afa      	ldrh	r2, [r7, #22]
 8001dba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dbe:	b292      	uxth	r2, r2
 8001dc0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	461a      	mov	r2, r3
 8001dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	4413      	add	r3, r2
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6812      	ldr	r2, [r2, #0]
 8001dda:	4413      	add	r3, r2
 8001ddc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001de8:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8001dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d11e      	bne.n	8001e30 <PCD_EP_ISR_Handler+0x288>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	881b      	ldrh	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e02:	82bb      	strh	r3, [r7, #20]
 8001e04:	8abb      	ldrh	r3, [r7, #20]
 8001e06:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001e0a:	82bb      	strh	r3, [r7, #20]
 8001e0c:	8abb      	ldrh	r3, [r7, #20]
 8001e0e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001e12:	82bb      	strh	r3, [r7, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	8abb      	ldrh	r3, [r7, #20]
 8001e1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001e1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001e22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	8013      	strh	r3, [r2, #0]
 8001e2e:	e23b      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8001e30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 8237 	beq.w	80022a8 <PCD_EP_ISR_Handler+0x700>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e40:	6959      	ldr	r1, [r3, #20]
 8001e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e44:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8001e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e48:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	f003 fe30 	bl	8005ab0 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8001e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e52:	695a      	ldr	r2, [r3, #20]
 8001e54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	441a      	add	r2, r3
 8001e5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e5c:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001e5e:	2100      	movs	r1, #0
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f005 fd0b 	bl	800787c <HAL_PCD_DataOutStageCallback>
 8001e66:	e21f      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001e7a:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f280 80f5 	bge.w	800206e <PCD_EP_ISR_Handler+0x4c6>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4413      	add	r3, r2
 8001eae:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001eb2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001eb6:	b292      	uxth	r2, r2
 8001eb8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001eba:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001ed0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ed2:	7b1b      	ldrb	r3, [r3, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d123      	bne.n	8001f20 <PCD_EP_ISR_Handler+0x378>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	4413      	add	r3, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ef6:	881b      	ldrh	r3, [r3, #0]
 8001ef8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001efc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8001f00:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 808d 	beq.w	8002024 <PCD_EP_ISR_Handler+0x47c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f10:	6959      	ldr	r1, [r3, #20]
 8001f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f14:	88da      	ldrh	r2, [r3, #6]
 8001f16:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001f1a:	f003 fdc9 	bl	8005ab0 <USB_ReadPMA>
 8001f1e:	e081      	b.n	8002024 <PCD_EP_ISR_Handler+0x47c>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001f20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f22:	78db      	ldrb	r3, [r3, #3]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d109      	bne.n	8001f3c <PCD_EP_ISR_Handler+0x394>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001f28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f9c8 	bl	80022c4 <HAL_PCD_EP_DB_Receive>
 8001f34:	4603      	mov	r3, r0
 8001f36:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001f3a:	e073      	b.n	8002024 <PCD_EP_ISR_Handler+0x47c>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	461a      	mov	r2, r3
 8001f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f56:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	441a      	add	r2, r3
 8001f68:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001f6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d022      	beq.n	8001fe0 <PCD_EP_ISR_Handler+0x438>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	4413      	add	r3, r2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6812      	ldr	r2, [r2, #0]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fbe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8001fc2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d02c      	beq.n	8002024 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6818      	ldr	r0, [r3, #0]
 8001fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd0:	6959      	ldr	r1, [r3, #20]
 8001fd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fd4:	891a      	ldrh	r2, [r3, #8]
 8001fd6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001fda:	f003 fd69 	bl	8005ab0 <USB_ReadPMA>
 8001fde:	e021      	b.n	8002024 <PCD_EP_ISR_Handler+0x47c>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	461a      	mov	r2, r3
 8001fec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	4413      	add	r3, r2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002004:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8002008:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800200c:	2b00      	cmp	r3, #0
 800200e:	d009      	beq.n	8002024 <PCD_EP_ISR_Handler+0x47c>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002016:	6959      	ldr	r1, [r3, #20]
 8002018:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800201a:	895a      	ldrh	r2, [r3, #10]
 800201c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002020:	f003 fd46 	bl	8005ab0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002026:	69da      	ldr	r2, [r3, #28]
 8002028:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800202c:	441a      	add	r2, r3
 800202e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002030:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d005      	beq.n	8002046 <PCD_EP_ISR_Handler+0x49e>
 800203a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800203e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	429a      	cmp	r2, r3
 8002044:	d206      	bcs.n	8002054 <PCD_EP_ISR_Handler+0x4ac>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	4619      	mov	r1, r3
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f005 fc15 	bl	800787c <HAL_PCD_DataOutStageCallback>
 8002052:	e00c      	b.n	800206e <PCD_EP_ISR_Handler+0x4c6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          ep->xfer_buff += count;
 8002054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800205c:	441a      	add	r2, r3
 800205e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002060:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002068:	4618      	mov	r0, r3
 800206a:	f002 fdfa 	bl	8004c62 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800206e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 8117 	beq.w	80022a8 <PCD_EP_ISR_Handler+0x700>
      {
        ep = &hpcd->IN_ep[epindex];
 800207a:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	3310      	adds	r3, #16
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	4413      	add	r3, r2
 800208c:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80020a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020a8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	441a      	add	r2, r3
 80020b8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80020ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80020c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020c8:	78db      	ldrb	r3, [r3, #3]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	f040 80a1 	bne.w	8002212 <PCD_EP_ISR_Handler+0x66a>
        {
          ep->xfer_len = 0U;
 80020d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020d2:	2200      	movs	r2, #0
 80020d4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80020d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020d8:	7b1b      	ldrb	r3, [r3, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8092 	beq.w	8002204 <PCD_EP_ISR_Handler+0x65c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80020e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80020e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d046      	beq.n	8002178 <PCD_EP_ISR_Handler+0x5d0>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80020ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020ec:	785b      	ldrb	r3, [r3, #1]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d126      	bne.n	8002140 <PCD_EP_ISR_Handler+0x598>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	61fb      	str	r3, [r7, #28]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002100:	b29b      	uxth	r3, r3
 8002102:	461a      	mov	r2, r3
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	4413      	add	r3, r2
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	00da      	lsls	r2, r3, #3
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	4413      	add	r3, r2
 8002114:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	b29b      	uxth	r3, r3
 8002120:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002124:	b29a      	uxth	r2, r3
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	801a      	strh	r2, [r3, #0]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	b29b      	uxth	r3, r3
 8002130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002138:	b29a      	uxth	r2, r3
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	801a      	strh	r2, [r3, #0]
 800213e:	e061      	b.n	8002204 <PCD_EP_ISR_Handler+0x65c>
 8002140:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002142:	785b      	ldrb	r3, [r3, #1]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d15d      	bne.n	8002204 <PCD_EP_ISR_Handler+0x65c>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002156:	b29b      	uxth	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	4413      	add	r3, r2
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002160:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	00da      	lsls	r2, r3, #3
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002168:	4413      	add	r3, r2
 800216a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	6a3b      	ldr	r3, [r7, #32]
 8002172:	2200      	movs	r2, #0
 8002174:	801a      	strh	r2, [r3, #0]
 8002176:	e045      	b.n	8002204 <PCD_EP_ISR_Handler+0x65c>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	637b      	str	r3, [r7, #52]	@ 0x34
 800217e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002180:	785b      	ldrb	r3, [r3, #1]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d126      	bne.n	80021d4 <PCD_EP_ISR_Handler+0x62c>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002194:	b29b      	uxth	r3, r3
 8002196:	461a      	mov	r2, r3
 8002198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800219a:	4413      	add	r3, r2
 800219c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800219e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	00da      	lsls	r2, r3, #3
 80021a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021a6:	4413      	add	r3, r2
 80021a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80021ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021bc:	801a      	strh	r2, [r3, #0]
 80021be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c0:	881b      	ldrh	r3, [r3, #0]
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021d0:	801a      	strh	r2, [r3, #0]
 80021d2:	e017      	b.n	8002204 <PCD_EP_ISR_Handler+0x65c>
 80021d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021d6:	785b      	ldrb	r3, [r3, #1]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d113      	bne.n	8002204 <PCD_EP_ISR_Handler+0x65c>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	461a      	mov	r2, r3
 80021e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ea:	4413      	add	r3, r2
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80021ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	00da      	lsls	r2, r3, #3
 80021f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021f6:	4413      	add	r3, r2
 80021f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80021fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80021fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002200:	2200      	movs	r2, #0
 8002202:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	4619      	mov	r1, r3
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f005 fb51 	bl	80078b2 <HAL_PCD_DataInStageCallback>
 8002210:	e04a      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002212:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002218:	2b00      	cmp	r3, #0
 800221a:	d13f      	bne.n	800229c <PCD_EP_ISR_Handler+0x6f4>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002224:	b29b      	uxth	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	4413      	add	r3, r2
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	4413      	add	r3, r2
 8002236:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002240:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8002242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002244:	699a      	ldr	r2, [r3, #24]
 8002246:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002248:	429a      	cmp	r2, r3
 800224a:	d906      	bls.n	800225a <PCD_EP_ISR_Handler+0x6b2>
            {
              ep->xfer_len -= TxPctSize;
 800224c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800224e:	699a      	ldr	r2, [r3, #24]
 8002250:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002252:	1ad2      	subs	r2, r2, r3
 8002254:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002256:	619a      	str	r2, [r3, #24]
 8002258:	e002      	b.n	8002260 <PCD_EP_ISR_Handler+0x6b8>
            }
            else
            {
              ep->xfer_len = 0U;
 800225a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d106      	bne.n	8002276 <PCD_EP_ISR_Handler+0x6ce>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f005 fb1f 	bl	80078b2 <HAL_PCD_DataInStageCallback>
 8002274:	e018      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002278:	695a      	ldr	r2, [r3, #20]
 800227a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800227c:	441a      	add	r2, r3
 800227e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002280:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002284:	69da      	ldr	r2, [r3, #28]
 8002286:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002288:	441a      	add	r2, r3
 800228a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800228c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002294:	4618      	mov	r0, r3
 8002296:	f002 fce4 	bl	8004c62 <USB_EPStartXfer>
 800229a:	e005      	b.n	80022a8 <PCD_EP_ISR_Handler+0x700>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800229c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800229e:	461a      	mov	r2, r3
 80022a0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f917 	bl	80024d6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f6ff ac7c 	blt.w	8001bb2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3750      	adds	r7, #80	@ 0x50
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	4613      	mov	r3, r2
 80022d0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d07c      	beq.n	80023d6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	461a      	mov	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4413      	add	r3, r2
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	4413      	add	r3, r2
 80022f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002300:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	699a      	ldr	r2, [r3, #24]
 8002306:	8b7b      	ldrh	r3, [r7, #26]
 8002308:	429a      	cmp	r2, r3
 800230a:	d306      	bcc.n	800231a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	699a      	ldr	r2, [r3, #24]
 8002310:	8b7b      	ldrh	r3, [r7, #26]
 8002312:	1ad2      	subs	r2, r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	619a      	str	r2, [r3, #24]
 8002318:	e002      	b.n	8002320 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2200      	movs	r2, #0
 800231e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d123      	bne.n	8002370 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	b29b      	uxth	r3, r3
 800233a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800233e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002342:	833b      	strh	r3, [r7, #24]
 8002344:	8b3b      	ldrh	r3, [r7, #24]
 8002346:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800234a:	833b      	strh	r3, [r7, #24]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	441a      	add	r2, r3
 800235a:	8b3b      	ldrh	r3, [r7, #24]
 800235c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002360:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002364:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800236c:	b29b      	uxth	r3, r3
 800236e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002376:	2b00      	cmp	r3, #0
 8002378:	d01f      	beq.n	80023ba <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	b29b      	uxth	r3, r3
 800238c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002394:	82fb      	strh	r3, [r7, #22]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	441a      	add	r2, r3
 80023a4:	8afb      	ldrh	r3, [r7, #22]
 80023a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80023ba:	8b7b      	ldrh	r3, [r7, #26]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 8085 	beq.w	80024cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	6959      	ldr	r1, [r3, #20]
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	891a      	ldrh	r2, [r3, #8]
 80023ce:	8b7b      	ldrh	r3, [r7, #26]
 80023d0:	f003 fb6e 	bl	8005ab0 <USB_ReadPMA>
 80023d4:	e07a      	b.n	80024cc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023de:	b29b      	uxth	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4413      	add	r3, r2
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	6812      	ldr	r2, [r2, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023fa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	699a      	ldr	r2, [r3, #24]
 8002400:	8b7b      	ldrh	r3, [r7, #26]
 8002402:	429a      	cmp	r2, r3
 8002404:	d306      	bcc.n	8002414 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	699a      	ldr	r2, [r3, #24]
 800240a:	8b7b      	ldrh	r3, [r7, #26]
 800240c:	1ad2      	subs	r2, r2, r3
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	619a      	str	r2, [r3, #24]
 8002412:	e002      	b.n	800241a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d123      	bne.n	800246a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	461a      	mov	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	b29b      	uxth	r3, r3
 8002434:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002438:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800243c:	83fb      	strh	r3, [r7, #30]
 800243e:	8bfb      	ldrh	r3, [r7, #30]
 8002440:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002444:	83fb      	strh	r3, [r7, #30]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	441a      	add	r2, r3
 8002454:	8bfb      	ldrh	r3, [r7, #30]
 8002456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800245a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800245e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002466:	b29b      	uxth	r3, r3
 8002468:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002470:	2b00      	cmp	r3, #0
 8002472:	d11f      	bne.n	80024b4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	461a      	mov	r2, r3
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	881b      	ldrh	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800248a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800248e:	83bb      	strh	r3, [r7, #28]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	461a      	mov	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	441a      	add	r2, r3
 800249e:	8bbb      	ldrh	r3, [r7, #28]
 80024a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80024b4:	8b7b      	ldrh	r3, [r7, #26]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d008      	beq.n	80024cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6818      	ldr	r0, [r3, #0]
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	6959      	ldr	r1, [r3, #20]
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	895a      	ldrh	r2, [r3, #10]
 80024c6:	8b7b      	ldrh	r3, [r7, #26]
 80024c8:	f003 faf2 	bl	8005ab0 <USB_ReadPMA>
    }
  }

  return count;
 80024cc:	8b7b      	ldrh	r3, [r7, #26]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3720      	adds	r7, #32
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b0a6      	sub	sp, #152	@ 0x98
 80024da:	af00      	add	r7, sp, #0
 80024dc:	60f8      	str	r0, [r7, #12]
 80024de:	60b9      	str	r1, [r7, #8]
 80024e0:	4613      	mov	r3, r2
 80024e2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80024e4:	88fb      	ldrh	r3, [r7, #6]
 80024e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 81f7 	beq.w	80028de <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	461a      	mov	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	4413      	add	r3, r2
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	4413      	add	r3, r2
 800250a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002514:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	699a      	ldr	r2, [r3, #24]
 800251c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002520:	429a      	cmp	r2, r3
 8002522:	d907      	bls.n	8002534 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	699a      	ldr	r2, [r3, #24]
 8002528:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800252c:	1ad2      	subs	r2, r2, r3
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	619a      	str	r2, [r3, #24]
 8002532:	e002      	b.n	800253a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2200      	movs	r2, #0
 8002538:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	2b00      	cmp	r3, #0
 8002540:	f040 80e1 	bne.w	8002706 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	785b      	ldrb	r3, [r3, #1]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d126      	bne.n	800259a <HAL_PCD_EP_DB_Transmit+0xc4>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	633b      	str	r3, [r7, #48]	@ 0x30
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800255a:	b29b      	uxth	r3, r3
 800255c:	461a      	mov	r2, r3
 800255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002560:	4413      	add	r3, r2
 8002562:	633b      	str	r3, [r7, #48]	@ 0x30
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	00da      	lsls	r2, r3, #3
 800256a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256c:	4413      	add	r3, r2
 800256e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	b29b      	uxth	r3, r3
 800257a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800257e:	b29a      	uxth	r2, r3
 8002580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002582:	801a      	strh	r2, [r3, #0]
 8002584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	b29b      	uxth	r3, r3
 800258a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800258e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002592:	b29a      	uxth	r2, r3
 8002594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002596:	801a      	strh	r2, [r3, #0]
 8002598:	e01a      	b.n	80025d0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	785b      	ldrb	r3, [r3, #1]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d116      	bne.n	80025d0 <HAL_PCD_EP_DB_Transmit+0xfa>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	461a      	mov	r2, r3
 80025b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025b6:	4413      	add	r3, r2
 80025b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	00da      	lsls	r2, r3, #3
 80025c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025c2:	4413      	add	r3, r2
 80025c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80025c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025cc:	2200      	movs	r2, #0
 80025ce:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	785b      	ldrb	r3, [r3, #1]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d126      	bne.n	800262c <HAL_PCD_EP_DB_Transmit+0x156>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	623b      	str	r3, [r7, #32]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	461a      	mov	r2, r3
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	4413      	add	r3, r2
 80025f4:	623b      	str	r3, [r7, #32]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	00da      	lsls	r2, r3, #3
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	4413      	add	r3, r2
 8002600:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002604:	61fb      	str	r3, [r7, #28]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	b29b      	uxth	r3, r3
 800260c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002610:	b29a      	uxth	r2, r3
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	801a      	strh	r2, [r3, #0]
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	b29b      	uxth	r3, r3
 800261c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002620:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002624:	b29a      	uxth	r2, r3
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	801a      	strh	r2, [r3, #0]
 800262a:	e017      	b.n	800265c <HAL_PCD_EP_DB_Transmit+0x186>
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	785b      	ldrb	r3, [r3, #1]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d113      	bne.n	800265c <HAL_PCD_EP_DB_Transmit+0x186>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800263c:	b29b      	uxth	r3, r3
 800263e:	461a      	mov	r2, r3
 8002640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002642:	4413      	add	r3, r2
 8002644:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	00da      	lsls	r2, r3, #3
 800264c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800264e:	4413      	add	r3, r2
 8002650:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	2200      	movs	r2, #0
 800265a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	78db      	ldrb	r3, [r3, #3]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d123      	bne.n	80026ac <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	b29b      	uxth	r3, r3
 8002676:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800267a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800267e:	837b      	strh	r3, [r7, #26]
 8002680:	8b7b      	ldrh	r3, [r7, #26]
 8002682:	f083 0320 	eor.w	r3, r3, #32
 8002686:	837b      	strh	r3, [r7, #26]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	461a      	mov	r2, r3
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	441a      	add	r2, r3
 8002696:	8b7b      	ldrh	r3, [r7, #26]
 8002698:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800269c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	4619      	mov	r1, r3
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f005 f8fd 	bl	80078b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d01f      	beq.n	8002702 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026dc:	833b      	strh	r3, [r7, #24]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	441a      	add	r2, r3
 80026ec:	8b3b      	ldrh	r3, [r7, #24]
 80026ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026fe:	b29b      	uxth	r3, r3
 8002700:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002702:	2300      	movs	r3, #0
 8002704:	e31f      	b.n	8002d46 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d021      	beq.n	8002754 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	b29b      	uxth	r3, r3
 8002722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800272a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	441a      	add	r2, r3
 800273c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002748:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800274c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002750:	b29b      	uxth	r3, r3
 8002752:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800275a:	2b01      	cmp	r3, #1
 800275c:	f040 82ca 	bne.w	8002cf4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002768:	441a      	add	r2, r3
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	69da      	ldr	r2, [r3, #28]
 8002772:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002776:	441a      	add	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	6a1a      	ldr	r2, [r3, #32]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	429a      	cmp	r2, r3
 8002786:	d309      	bcc.n	800279c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	6a1a      	ldr	r2, [r3, #32]
 8002792:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002794:	1ad2      	subs	r2, r2, r3
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	621a      	str	r2, [r3, #32]
 800279a:	e015      	b.n	80027c8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d107      	bne.n	80027b4 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80027a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80027a8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80027b2:	e009      	b.n	80027c8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	2200      	movs	r2, #0
 80027c6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	785b      	ldrb	r3, [r3, #1]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d15f      	bne.n	8002890 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027de:	b29b      	uxth	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027e4:	4413      	add	r3, r2
 80027e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	00da      	lsls	r2, r3, #3
 80027ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027f0:	4413      	add	r3, r2
 80027f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80027f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002802:	b29a      	uxth	r2, r3
 8002804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002806:	801a      	strh	r2, [r3, #0]
 8002808:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10a      	bne.n	8002824 <HAL_PCD_EP_DB_Transmit+0x34e>
 800280e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	b29b      	uxth	r3, r3
 8002814:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002818:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800281c:	b29a      	uxth	r2, r3
 800281e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002820:	801a      	strh	r2, [r3, #0]
 8002822:	e051      	b.n	80028c8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002824:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002826:	2b3e      	cmp	r3, #62	@ 0x3e
 8002828:	d816      	bhi.n	8002858 <HAL_PCD_EP_DB_Transmit+0x382>
 800282a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800282c:	085b      	lsrs	r3, r3, #1
 800282e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002830:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_PCD_EP_DB_Transmit+0x36a>
 800283a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800283c:	3301      	adds	r3, #1
 800283e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	b29a      	uxth	r2, r3
 8002846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002848:	b29b      	uxth	r3, r3
 800284a:	029b      	lsls	r3, r3, #10
 800284c:	b29b      	uxth	r3, r3
 800284e:	4313      	orrs	r3, r2
 8002850:	b29a      	uxth	r2, r3
 8002852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002854:	801a      	strh	r2, [r3, #0]
 8002856:	e037      	b.n	80028c8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002858:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	653b      	str	r3, [r7, #80]	@ 0x50
 800285e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <HAL_PCD_EP_DB_Transmit+0x398>
 8002868:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800286a:	3b01      	subs	r3, #1
 800286c:	653b      	str	r3, [r7, #80]	@ 0x50
 800286e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	b29a      	uxth	r2, r3
 8002874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002876:	b29b      	uxth	r3, r3
 8002878:	029b      	lsls	r3, r3, #10
 800287a:	b29b      	uxth	r3, r3
 800287c:	4313      	orrs	r3, r2
 800287e:	b29b      	uxth	r3, r3
 8002880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002888:	b29a      	uxth	r2, r3
 800288a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800288c:	801a      	strh	r2, [r3, #0]
 800288e:	e01b      	b.n	80028c8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	785b      	ldrb	r3, [r3, #1]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d117      	bne.n	80028c8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	461a      	mov	r2, r3
 80028aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028ac:	4413      	add	r3, r2
 80028ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	00da      	lsls	r2, r3, #3
 80028b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028b8:	4413      	add	r3, r2
 80028ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80028be:	647b      	str	r3, [r7, #68]	@ 0x44
 80028c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028c6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	6959      	ldr	r1, [r3, #20]
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	891a      	ldrh	r2, [r3, #8]
 80028d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	f003 f8a7 	bl	8005a2a <USB_WritePMA>
 80028dc:	e20a      	b.n	8002cf4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	461a      	mov	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	4413      	add	r3, r2
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	6812      	ldr	r2, [r2, #0]
 80028f6:	4413      	add	r3, r2
 80028f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002902:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	699a      	ldr	r2, [r3, #24]
 800290a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800290e:	429a      	cmp	r2, r3
 8002910:	d307      	bcc.n	8002922 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	699a      	ldr	r2, [r3, #24]
 8002916:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800291a:	1ad2      	subs	r2, r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	619a      	str	r2, [r3, #24]
 8002920:	e002      	b.n	8002928 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f040 80f6 	bne.w	8002b1e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d126      	bne.n	8002988 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002948:	b29b      	uxth	r3, r3
 800294a:	461a      	mov	r2, r3
 800294c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800294e:	4413      	add	r3, r2
 8002950:	677b      	str	r3, [r7, #116]	@ 0x74
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	00da      	lsls	r2, r3, #3
 8002958:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800295a:	4413      	add	r3, r2
 800295c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002960:	673b      	str	r3, [r7, #112]	@ 0x70
 8002962:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	b29b      	uxth	r3, r3
 8002968:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800296c:	b29a      	uxth	r2, r3
 800296e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	b29b      	uxth	r3, r3
 8002978:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800297c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002980:	b29a      	uxth	r2, r3
 8002982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002984:	801a      	strh	r2, [r3, #0]
 8002986:	e01a      	b.n	80029be <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	785b      	ldrb	r3, [r3, #1]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d116      	bne.n	80029be <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800299e:	b29b      	uxth	r3, r3
 80029a0:	461a      	mov	r2, r3
 80029a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029a4:	4413      	add	r3, r2
 80029a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	00da      	lsls	r2, r3, #3
 80029ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029b0:	4413      	add	r3, r2
 80029b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80029b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029ba:	2200      	movs	r2, #0
 80029bc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	785b      	ldrb	r3, [r3, #1]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d12f      	bne.n	8002a2e <HAL_PCD_EP_DB_Transmit+0x558>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029de:	b29b      	uxth	r3, r3
 80029e0:	461a      	mov	r2, r3
 80029e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e6:	4413      	add	r3, r2
 80029e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	00da      	lsls	r2, r3, #3
 80029f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f6:	4413      	add	r3, r2
 80029f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80029fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a04:	881b      	ldrh	r3, [r3, #0]
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a12:	801a      	strh	r2, [r3, #0]
 8002a14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a2a:	801a      	strh	r2, [r3, #0]
 8002a2c:	e01c      	b.n	8002a68 <HAL_PCD_EP_DB_Transmit+0x592>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	785b      	ldrb	r3, [r3, #1]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d118      	bne.n	8002a68 <HAL_PCD_EP_DB_Transmit+0x592>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a46:	4413      	add	r3, r2
 8002a48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	00da      	lsls	r2, r3, #3
 8002a52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a56:	4413      	add	r3, r2
 8002a58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a64:	2200      	movs	r2, #0
 8002a66:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	78db      	ldrb	r3, [r3, #3]
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d127      	bne.n	8002ac0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	461a      	mov	r2, r3
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a8a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002a8e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002a92:	f083 0320 	eor.w	r3, r3, #32
 8002a96:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	441a      	add	r2, r3
 8002aa8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002aac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f004 fef3 	bl	80078b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d121      	bne.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002af0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	461a      	mov	r2, r3
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	441a      	add	r2, r3
 8002b02:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8002b06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e113      	b.n	8002d46 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d121      	bne.n	8002b6c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b42:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	441a      	add	r2, r3
 8002b54:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002b58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	f040 80be 	bne.w	8002cf4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002b80:	441a      	add	r2, r3
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	69da      	ldr	r2, [r3, #28]
 8002b8a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002b8e:	441a      	add	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	6a1a      	ldr	r2, [r3, #32]
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d309      	bcc.n	8002bb4 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	6a1a      	ldr	r2, [r3, #32]
 8002baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bac:	1ad2      	subs	r2, r2, r3
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	621a      	str	r2, [r3, #32]
 8002bb2:	e015      	b.n	8002be0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d107      	bne.n	8002bcc <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8002bbc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002bc0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002bca:	e009      	b.n	8002be0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	785b      	ldrb	r3, [r3, #1]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d15f      	bne.n	8002cae <HAL_PCD_EP_DB_Transmit+0x7d8>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	461a      	mov	r2, r3
 8002c00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c02:	4413      	add	r3, r2
 8002c04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	00da      	lsls	r2, r3, #3
 8002c0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c0e:	4413      	add	r3, r2
 8002c10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c14:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c24:	801a      	strh	r2, [r3, #0]
 8002c26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10a      	bne.n	8002c42 <HAL_PCD_EP_DB_Transmit+0x76c>
 8002c2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c3e:	801a      	strh	r2, [r3, #0]
 8002c40:	e04e      	b.n	8002ce0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002c42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c44:	2b3e      	cmp	r3, #62	@ 0x3e
 8002c46:	d816      	bhi.n	8002c76 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002c48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c4a:	085b      	lsrs	r3, r3, #1
 8002c4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <HAL_PCD_EP_DB_Transmit+0x788>
 8002c58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	029b      	lsls	r3, r3, #10
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c72:	801a      	strh	r2, [r3, #0]
 8002c74:	e034      	b.n	8002ce0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002c76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c78:	095b      	lsrs	r3, r3, #5
 8002c7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d102      	bne.n	8002c8c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002c86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	029b      	lsls	r3, r3, #10
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ca2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002caa:	801a      	strh	r2, [r3, #0]
 8002cac:	e018      	b.n	8002ce0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	785b      	ldrb	r3, [r3, #1]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d114      	bne.n	8002ce0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cc4:	4413      	add	r3, r2
 8002cc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	00da      	lsls	r2, r3, #3
 8002cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002cd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002cd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cde:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	6959      	ldr	r1, [r3, #20]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	895a      	ldrh	r2, [r3, #10]
 8002cec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	f002 fe9b 	bl	8005a2a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	881b      	ldrh	r3, [r3, #0]
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d0e:	82fb      	strh	r3, [r7, #22]
 8002d10:	8afb      	ldrh	r3, [r7, #22]
 8002d12:	f083 0310 	eor.w	r3, r3, #16
 8002d16:	82fb      	strh	r3, [r7, #22]
 8002d18:	8afb      	ldrh	r3, [r7, #22]
 8002d1a:	f083 0320 	eor.w	r3, r3, #32
 8002d1e:	82fb      	strh	r3, [r7, #22]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	441a      	add	r2, r3
 8002d2e:	8afb      	ldrh	r3, [r7, #22]
 8002d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3798      	adds	r7, #152	@ 0x98
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b087      	sub	sp, #28
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	60f8      	str	r0, [r7, #12]
 8002d56:	607b      	str	r3, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	817b      	strh	r3, [r7, #10]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* Initialize ep structure */
  if ((0x80U & ep_addr) == 0x80U)
 8002d60:	897b      	ldrh	r3, [r7, #10]
 8002d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00b      	beq.n	8002d84 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d6c:	897b      	ldrh	r3, [r7, #10]
 8002d6e:	f003 0207 	and.w	r2, r3, #7
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	3310      	adds	r3, #16
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	4413      	add	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	e009      	b.n	8002d98 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d84:	897a      	ldrh	r2, [r7, #10]
 8002d86:	4613      	mov	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	00db      	lsls	r3, r3, #3
 8002d8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4413      	add	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002d98:	893b      	ldrh	r3, [r7, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d107      	bne.n	8002dae <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2200      	movs	r2, #0
 8002da2:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	80da      	strh	r2, [r3, #6]
 8002dac:	e00b      	b.n	8002dc6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2201      	movs	r2, #1
 8002db2:	731a      	strb	r2, [r3, #12]

    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	0c1b      	lsrs	r3, r3, #16
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	371c      	adds	r7, #28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	f043 0302 	orr.w	r3, r3, #2
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d141      	bne.n	8002eba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e36:	4b4b      	ldr	r3, [pc, #300]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e42:	d131      	bne.n	8002ea8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e44:	4b47      	ldr	r3, [pc, #284]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e4a:	4a46      	ldr	r2, [pc, #280]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e54:	4b43      	ldr	r3, [pc, #268]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e5c:	4a41      	ldr	r2, [pc, #260]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e64:	4b40      	ldr	r3, [pc, #256]	@ (8002f68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2232      	movs	r2, #50	@ 0x32
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	0c9b      	lsrs	r3, r3, #18
 8002e76:	3301      	adds	r3, #1
 8002e78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e7a:	e002      	b.n	8002e82 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e82:	4b38      	ldr	r3, [pc, #224]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e8e:	d102      	bne.n	8002e96 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f2      	bne.n	8002e7c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e96:	4b33      	ldr	r3, [pc, #204]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea2:	d158      	bne.n	8002f56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e057      	b.n	8002f58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ea8:	4b2e      	ldr	r3, [pc, #184]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eae:	4a2d      	ldr	r2, [pc, #180]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002eb8:	e04d      	b.n	8002f56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ec0:	d141      	bne.n	8002f46 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ec2:	4b28      	ldr	r3, [pc, #160]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ece:	d131      	bne.n	8002f34 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ed0:	4b24      	ldr	r3, [pc, #144]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ed6:	4a23      	ldr	r2, [pc, #140]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002edc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ee0:	4b20      	ldr	r3, [pc, #128]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ee8:	4a1e      	ldr	r2, [pc, #120]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2232      	movs	r2, #50	@ 0x32
 8002ef6:	fb02 f303 	mul.w	r3, r2, r3
 8002efa:	4a1c      	ldr	r2, [pc, #112]	@ (8002f6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002efc:	fba2 2303 	umull	r2, r3, r2, r3
 8002f00:	0c9b      	lsrs	r3, r3, #18
 8002f02:	3301      	adds	r3, #1
 8002f04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f06:	e002      	b.n	8002f0e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f0e:	4b15      	ldr	r3, [pc, #84]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f1a:	d102      	bne.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f2      	bne.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f22:	4b10      	ldr	r3, [pc, #64]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f2e:	d112      	bne.n	8002f56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e011      	b.n	8002f58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f34:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f44:	e007      	b.n	8002f56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f46:	4b07      	ldr	r3, [pc, #28]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f4e:	4a05      	ldr	r2, [pc, #20]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f54:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	40007000 	.word	0x40007000
 8002f68:	20000000 	.word	0x20000000
 8002f6c:	431bde83 	.word	0x431bde83

08002f70 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4a04      	ldr	r2, [pc, #16]	@ (8002f8c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f7e:	6093      	str	r3, [r2, #8]
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40007000 	.word	0x40007000

08002f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e2fe      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d075      	beq.n	800309a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fae:	4b97      	ldr	r3, [pc, #604]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fb8:	4b94      	ldr	r3, [pc, #592]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	2b0c      	cmp	r3, #12
 8002fc6:	d102      	bne.n	8002fce <HAL_RCC_OscConfig+0x3e>
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d002      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x44>
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	2b08      	cmp	r3, #8
 8002fd2:	d10b      	bne.n	8002fec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd4:	4b8d      	ldr	r3, [pc, #564]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d05b      	beq.n	8003098 <HAL_RCC_OscConfig+0x108>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d157      	bne.n	8003098 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e2d9      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff4:	d106      	bne.n	8003004 <HAL_RCC_OscConfig+0x74>
 8002ff6:	4b85      	ldr	r3, [pc, #532]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a84      	ldr	r2, [pc, #528]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8002ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	e01d      	b.n	8003040 <HAL_RCC_OscConfig+0xb0>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800300c:	d10c      	bne.n	8003028 <HAL_RCC_OscConfig+0x98>
 800300e:	4b7f      	ldr	r3, [pc, #508]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a7e      	ldr	r2, [pc, #504]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	4b7c      	ldr	r3, [pc, #496]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a7b      	ldr	r2, [pc, #492]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	e00b      	b.n	8003040 <HAL_RCC_OscConfig+0xb0>
 8003028:	4b78      	ldr	r3, [pc, #480]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a77      	ldr	r2, [pc, #476]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800302e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003032:	6013      	str	r3, [r2, #0]
 8003034:	4b75      	ldr	r3, [pc, #468]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a74      	ldr	r2, [pc, #464]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800303a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800303e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d013      	beq.n	8003070 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7fd fc2e 	bl	80008a8 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003050:	f7fd fc2a 	bl	80008a8 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	@ 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e29e      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003062:	4b6a      	ldr	r3, [pc, #424]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0f0      	beq.n	8003050 <HAL_RCC_OscConfig+0xc0>
 800306e:	e014      	b.n	800309a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003070:	f7fd fc1a 	bl	80008a8 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003078:	f7fd fc16 	bl	80008a8 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b64      	cmp	r3, #100	@ 0x64
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e28a      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800308a:	4b60      	ldr	r3, [pc, #384]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0xe8>
 8003096:	e000      	b.n	800309a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d075      	beq.n	8003192 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030a6:	4b59      	ldr	r3, [pc, #356]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030b0:	4b56      	ldr	r3, [pc, #344]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b0c      	cmp	r3, #12
 80030be:	d102      	bne.n	80030c6 <HAL_RCC_OscConfig+0x136>
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d002      	beq.n	80030cc <HAL_RCC_OscConfig+0x13c>
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	2b04      	cmp	r3, #4
 80030ca:	d11f      	bne.n	800310c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030cc:	4b4f      	ldr	r3, [pc, #316]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_OscConfig+0x154>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e25d      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e4:	4b49      	ldr	r3, [pc, #292]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	061b      	lsls	r3, r3, #24
 80030f2:	4946      	ldr	r1, [pc, #280]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80030f8:	4b45      	ldr	r3, [pc, #276]	@ (8003210 <HAL_RCC_OscConfig+0x280>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd fb87 	bl	8000810 <HAL_InitTick>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d043      	beq.n	8003190 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e249      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d023      	beq.n	800315c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003114:	4b3d      	ldr	r3, [pc, #244]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a3c      	ldr	r2, [pc, #240]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800311a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003120:	f7fd fbc2 	bl	80008a8 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003128:	f7fd fbbe 	bl	80008a8 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e232      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800313a:	4b34      	ldr	r3, [pc, #208]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003146:	4b31      	ldr	r3, [pc, #196]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	061b      	lsls	r3, r3, #24
 8003154:	492d      	ldr	r1, [pc, #180]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]
 800315a:	e01a      	b.n	8003192 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800315c:	4b2b      	ldr	r3, [pc, #172]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a2a      	ldr	r2, [pc, #168]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003162:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003168:	f7fd fb9e 	bl	80008a8 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003170:	f7fd fb9a 	bl	80008a8 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e20e      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003182:	4b22      	ldr	r3, [pc, #136]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f0      	bne.n	8003170 <HAL_RCC_OscConfig+0x1e0>
 800318e:	e000      	b.n	8003192 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003190:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d041      	beq.n	8003222 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d01c      	beq.n	80031e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a6:	4b19      	ldr	r3, [pc, #100]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80031a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ac:	4a17      	ldr	r2, [pc, #92]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80031ae:	f043 0301 	orr.w	r3, r3, #1
 80031b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b6:	f7fd fb77 	bl	80008a8 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031be:	f7fd fb73 	bl	80008a8 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e1e7      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031d0:	4b0e      	ldr	r3, [pc, #56]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80031d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0ef      	beq.n	80031be <HAL_RCC_OscConfig+0x22e>
 80031de:	e020      	b.n	8003222 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80031e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <HAL_RCC_OscConfig+0x27c>)
 80031e8:	f023 0301 	bic.w	r3, r3, #1
 80031ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f0:	f7fd fb5a 	bl	80008a8 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031f6:	e00d      	b.n	8003214 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f8:	f7fd fb56 	bl	80008a8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d906      	bls.n	8003214 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e1ca      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
 8003210:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003214:	4b8c      	ldr	r3, [pc, #560]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003216:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1ea      	bne.n	80031f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 80a6 	beq.w	800337c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003230:	2300      	movs	r3, #0
 8003232:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003234:	4b84      	ldr	r3, [pc, #528]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <HAL_RCC_OscConfig+0x2b4>
 8003240:	2301      	movs	r3, #1
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x2b6>
 8003244:	2300      	movs	r3, #0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00d      	beq.n	8003266 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b7f      	ldr	r3, [pc, #508]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 800324c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800324e:	4a7e      	ldr	r2, [pc, #504]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003254:	6593      	str	r3, [r2, #88]	@ 0x58
 8003256:	4b7c      	ldr	r3, [pc, #496]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003262:	2301      	movs	r3, #1
 8003264:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003266:	4b79      	ldr	r3, [pc, #484]	@ (800344c <HAL_RCC_OscConfig+0x4bc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800326e:	2b00      	cmp	r3, #0
 8003270:	d118      	bne.n	80032a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003272:	4b76      	ldr	r3, [pc, #472]	@ (800344c <HAL_RCC_OscConfig+0x4bc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a75      	ldr	r2, [pc, #468]	@ (800344c <HAL_RCC_OscConfig+0x4bc>)
 8003278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800327c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327e:	f7fd fb13 	bl	80008a8 <HAL_GetTick>
 8003282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003284:	e008      	b.n	8003298 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003286:	f7fd fb0f 	bl	80008a8 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b02      	cmp	r3, #2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e183      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003298:	4b6c      	ldr	r3, [pc, #432]	@ (800344c <HAL_RCC_OscConfig+0x4bc>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0f0      	beq.n	8003286 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d108      	bne.n	80032be <HAL_RCC_OscConfig+0x32e>
 80032ac:	4b66      	ldr	r3, [pc, #408]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b2:	4a65      	ldr	r2, [pc, #404]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032bc:	e024      	b.n	8003308 <HAL_RCC_OscConfig+0x378>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d110      	bne.n	80032e8 <HAL_RCC_OscConfig+0x358>
 80032c6:	4b60      	ldr	r3, [pc, #384]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032cc:	4a5e      	ldr	r2, [pc, #376]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032d6:	4b5c      	ldr	r3, [pc, #368]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032e6:	e00f      	b.n	8003308 <HAL_RCC_OscConfig+0x378>
 80032e8:	4b57      	ldr	r3, [pc, #348]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ee:	4a56      	ldr	r2, [pc, #344]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032f0:	f023 0301 	bic.w	r3, r3, #1
 80032f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032f8:	4b53      	ldr	r3, [pc, #332]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fe:	4a52      	ldr	r2, [pc, #328]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003300:	f023 0304 	bic.w	r3, r3, #4
 8003304:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d016      	beq.n	800333e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003310:	f7fd faca 	bl	80008a8 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003316:	e00a      	b.n	800332e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003318:	f7fd fac6 	bl	80008a8 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003326:	4293      	cmp	r3, r2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e138      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800332e:	4b46      	ldr	r3, [pc, #280]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0ed      	beq.n	8003318 <HAL_RCC_OscConfig+0x388>
 800333c:	e015      	b.n	800336a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333e:	f7fd fab3 	bl	80008a8 <HAL_GetTick>
 8003342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003344:	e00a      	b.n	800335c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003346:	f7fd faaf 	bl	80008a8 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003354:	4293      	cmp	r3, r2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e121      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800335c:	4b3a      	ldr	r3, [pc, #232]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 800335e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1ed      	bne.n	8003346 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800336a:	7ffb      	ldrb	r3, [r7, #31]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d105      	bne.n	800337c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003370:	4b35      	ldr	r3, [pc, #212]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003374:	4a34      	ldr	r2, [pc, #208]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003376:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800337a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0320 	and.w	r3, r3, #32
 8003384:	2b00      	cmp	r3, #0
 8003386:	d03c      	beq.n	8003402 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01c      	beq.n	80033ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003390:	4b2d      	ldr	r3, [pc, #180]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003392:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003396:	4a2c      	ldr	r2, [pc, #176]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003398:	f043 0301 	orr.w	r3, r3, #1
 800339c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a0:	f7fd fa82 	bl	80008a8 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033a8:	f7fd fa7e 	bl	80008a8 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e0f2      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033ba:	4b23      	ldr	r3, [pc, #140]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80033bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0ef      	beq.n	80033a8 <HAL_RCC_OscConfig+0x418>
 80033c8:	e01b      	b.n	8003402 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80033cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80033d2:	f023 0301 	bic.w	r3, r3, #1
 80033d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033da:	f7fd fa65 	bl	80008a8 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033e2:	f7fd fa61 	bl	80008a8 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e0d5      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033f4:	4b14      	ldr	r3, [pc, #80]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 80033f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1ef      	bne.n	80033e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 80c9 	beq.w	800359e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800340c:	4b0e      	ldr	r3, [pc, #56]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 030c 	and.w	r3, r3, #12
 8003414:	2b0c      	cmp	r3, #12
 8003416:	f000 8083 	beq.w	8003520 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d15e      	bne.n	80034e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4b09      	ldr	r3, [pc, #36]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a08      	ldr	r2, [pc, #32]	@ (8003448 <HAL_RCC_OscConfig+0x4b8>)
 8003428:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800342c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342e:	f7fd fa3b 	bl	80008a8 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003434:	e00c      	b.n	8003450 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003436:	f7fd fa37 	bl	80008a8 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d905      	bls.n	8003450 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e0ab      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
 8003448:	40021000 	.word	0x40021000
 800344c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003450:	4b55      	ldr	r3, [pc, #340]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1ec      	bne.n	8003436 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800345c:	4b52      	ldr	r3, [pc, #328]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 800345e:	68da      	ldr	r2, [r3, #12]
 8003460:	4b52      	ldr	r3, [pc, #328]	@ (80035ac <HAL_RCC_OscConfig+0x61c>)
 8003462:	4013      	ands	r3, r2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6a11      	ldr	r1, [r2, #32]
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800346c:	3a01      	subs	r2, #1
 800346e:	0112      	lsls	r2, r2, #4
 8003470:	4311      	orrs	r1, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003476:	0212      	lsls	r2, r2, #8
 8003478:	4311      	orrs	r1, r2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800347e:	0852      	lsrs	r2, r2, #1
 8003480:	3a01      	subs	r2, #1
 8003482:	0552      	lsls	r2, r2, #21
 8003484:	4311      	orrs	r1, r2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800348a:	0852      	lsrs	r2, r2, #1
 800348c:	3a01      	subs	r2, #1
 800348e:	0652      	lsls	r2, r2, #25
 8003490:	4311      	orrs	r1, r2
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003496:	06d2      	lsls	r2, r2, #27
 8003498:	430a      	orrs	r2, r1
 800349a:	4943      	ldr	r1, [pc, #268]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 800349c:	4313      	orrs	r3, r2
 800349e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034a0:	4b41      	ldr	r3, [pc, #260]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a40      	ldr	r2, [pc, #256]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034ac:	4b3e      	ldr	r3, [pc, #248]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4a3d      	ldr	r2, [pc, #244]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b8:	f7fd f9f6 	bl	80008a8 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c0:	f7fd f9f2 	bl	80008a8 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e066      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034d2:	4b35      	ldr	r3, [pc, #212]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d0f0      	beq.n	80034c0 <HAL_RCC_OscConfig+0x530>
 80034de:	e05e      	b.n	800359e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e0:	4b31      	ldr	r3, [pc, #196]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a30      	ldr	r2, [pc, #192]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 80034e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ec:	f7fd f9dc 	bl	80008a8 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f4:	f7fd f9d8 	bl	80008a8 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e04c      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003506:	4b28      	ldr	r3, [pc, #160]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003512:	4b25      	ldr	r3, [pc, #148]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	4924      	ldr	r1, [pc, #144]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 8003518:	4b25      	ldr	r3, [pc, #148]	@ (80035b0 <HAL_RCC_OscConfig+0x620>)
 800351a:	4013      	ands	r3, r2
 800351c:	60cb      	str	r3, [r1, #12]
 800351e:	e03e      	b.n	800359e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e039      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800352c:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <HAL_RCC_OscConfig+0x618>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f003 0203 	and.w	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	429a      	cmp	r2, r3
 800353e:	d12c      	bne.n	800359a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	3b01      	subs	r3, #1
 800354c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354e:	429a      	cmp	r2, r3
 8003550:	d123      	bne.n	800359a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800355e:	429a      	cmp	r2, r3
 8003560:	d11b      	bne.n	800359a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800356e:	429a      	cmp	r2, r3
 8003570:	d113      	bne.n	800359a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357c:	085b      	lsrs	r3, r3, #1
 800357e:	3b01      	subs	r3, #1
 8003580:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003582:	429a      	cmp	r2, r3
 8003584:	d109      	bne.n	800359a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	3b01      	subs	r3, #1
 8003594:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d001      	beq.n	800359e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40021000 	.word	0x40021000
 80035ac:	019f800c 	.word	0x019f800c
 80035b0:	feeefffc 	.word	0xfeeefffc

080035b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e11e      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035cc:	4b91      	ldr	r3, [pc, #580]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 030f 	and.w	r3, r3, #15
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d910      	bls.n	80035fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035da:	4b8e      	ldr	r3, [pc, #568]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 020f 	bic.w	r2, r3, #15
 80035e2:	498c      	ldr	r1, [pc, #560]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b8a      	ldr	r3, [pc, #552]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e106      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d073      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b03      	cmp	r3, #3
 800360e:	d129      	bne.n	8003664 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003610:	4b81      	ldr	r3, [pc, #516]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e0f4      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003620:	f000 f966 	bl	80038f0 <RCC_GetSysClockFreqFromPLLSource>
 8003624:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4a7c      	ldr	r2, [pc, #496]	@ (800381c <HAL_RCC_ClockConfig+0x268>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d93f      	bls.n	80036ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800362e:	4b7a      	ldr	r3, [pc, #488]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d009      	beq.n	800364e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003642:	2b00      	cmp	r3, #0
 8003644:	d033      	beq.n	80036ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800364a:	2b00      	cmp	r3, #0
 800364c:	d12f      	bne.n	80036ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800364e:	4b72      	ldr	r3, [pc, #456]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003656:	4a70      	ldr	r2, [pc, #448]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800365c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800365e:	2380      	movs	r3, #128	@ 0x80
 8003660:	617b      	str	r3, [r7, #20]
 8003662:	e024      	b.n	80036ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b02      	cmp	r3, #2
 800366a:	d107      	bne.n	800367c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800366c:	4b6a      	ldr	r3, [pc, #424]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d109      	bne.n	800368c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e0c6      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800367c:	4b66      	ldr	r3, [pc, #408]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0be      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800368c:	f000 f8ce 	bl	800382c <HAL_RCC_GetSysClockFreq>
 8003690:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4a61      	ldr	r2, [pc, #388]	@ (800381c <HAL_RCC_ClockConfig+0x268>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d909      	bls.n	80036ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800369a:	4b5f      	ldr	r3, [pc, #380]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036a2:	4a5d      	ldr	r2, [pc, #372]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80036a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80036aa:	2380      	movs	r3, #128	@ 0x80
 80036ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f023 0203 	bic.w	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	4957      	ldr	r1, [pc, #348]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036c0:	f7fd f8f2 	bl	80008a8 <HAL_GetTick>
 80036c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c6:	e00a      	b.n	80036de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036c8:	f7fd f8ee 	bl	80008a8 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e095      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036de:	4b4e      	ldr	r3, [pc, #312]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 020c 	and.w	r2, r3, #12
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d1eb      	bne.n	80036c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d023      	beq.n	8003744 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003708:	4b43      	ldr	r3, [pc, #268]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	4a42      	ldr	r2, [pc, #264]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800370e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003712:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b00      	cmp	r3, #0
 800371e:	d007      	beq.n	8003730 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003720:	4b3d      	ldr	r3, [pc, #244]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003728:	4a3b      	ldr	r2, [pc, #236]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800372a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800372e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003730:	4b39      	ldr	r3, [pc, #228]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4936      	ldr	r1, [pc, #216]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800373e:	4313      	orrs	r3, r2
 8003740:	608b      	str	r3, [r1, #8]
 8003742:	e008      	b.n	8003756 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b80      	cmp	r3, #128	@ 0x80
 8003748:	d105      	bne.n	8003756 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800374a:	4b33      	ldr	r3, [pc, #204]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	4a32      	ldr	r2, [pc, #200]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 8003750:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003754:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003756:	4b2f      	ldr	r3, [pc, #188]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	429a      	cmp	r2, r3
 8003762:	d21d      	bcs.n	80037a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003764:	4b2b      	ldr	r3, [pc, #172]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f023 020f 	bic.w	r2, r3, #15
 800376c:	4929      	ldr	r1, [pc, #164]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	4313      	orrs	r3, r2
 8003772:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003774:	f7fd f898 	bl	80008a8 <HAL_GetTick>
 8003778:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800377a:	e00a      	b.n	8003792 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800377c:	f7fd f894 	bl	80008a8 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800378a:	4293      	cmp	r3, r2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e03b      	b.n	800380a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003792:	4b20      	ldr	r3, [pc, #128]	@ (8003814 <HAL_RCC_ClockConfig+0x260>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	429a      	cmp	r2, r3
 800379e:	d1ed      	bne.n	800377c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4917      	ldr	r1, [pc, #92]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0308 	and.w	r3, r3, #8
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d009      	beq.n	80037de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ca:	4b13      	ldr	r3, [pc, #76]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	490f      	ldr	r1, [pc, #60]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037de:	f000 f825 	bl	800382c <HAL_RCC_GetSysClockFreq>
 80037e2:	4602      	mov	r2, r0
 80037e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003818 <HAL_RCC_ClockConfig+0x264>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	091b      	lsrs	r3, r3, #4
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	490c      	ldr	r1, [pc, #48]	@ (8003820 <HAL_RCC_ClockConfig+0x26c>)
 80037f0:	5ccb      	ldrb	r3, [r1, r3]
 80037f2:	f003 031f 	and.w	r3, r3, #31
 80037f6:	fa22 f303 	lsr.w	r3, r2, r3
 80037fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <HAL_RCC_ClockConfig+0x270>)
 80037fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80037fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003828 <HAL_RCC_ClockConfig+0x274>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd f804 	bl	8000810 <HAL_InitTick>
 8003808:	4603      	mov	r3, r0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40022000 	.word	0x40022000
 8003818:	40021000 	.word	0x40021000
 800381c:	04c4b400 	.word	0x04c4b400
 8003820:	0800881c 	.word	0x0800881c
 8003824:	20000000 	.word	0x20000000
 8003828:	20000004 	.word	0x20000004

0800382c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003832:	4b2c      	ldr	r3, [pc, #176]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	2b04      	cmp	r3, #4
 800383c:	d102      	bne.n	8003844 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800383e:	4b2a      	ldr	r3, [pc, #168]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	e047      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003844:	4b27      	ldr	r3, [pc, #156]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 030c 	and.w	r3, r3, #12
 800384c:	2b08      	cmp	r3, #8
 800384e:	d102      	bne.n	8003856 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003850:	4b26      	ldr	r3, [pc, #152]	@ (80038ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	e03e      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003856:	4b23      	ldr	r3, [pc, #140]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 030c 	and.w	r3, r3, #12
 800385e:	2b0c      	cmp	r3, #12
 8003860:	d136      	bne.n	80038d0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003862:	4b20      	ldr	r3, [pc, #128]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f003 0303 	and.w	r3, r3, #3
 800386a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800386c:	4b1d      	ldr	r3, [pc, #116]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	091b      	lsrs	r3, r3, #4
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	3301      	adds	r3, #1
 8003878:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b03      	cmp	r3, #3
 800387e:	d10c      	bne.n	800389a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003880:	4a1a      	ldr	r2, [pc, #104]	@ (80038ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	4a16      	ldr	r2, [pc, #88]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800388a:	68d2      	ldr	r2, [r2, #12]
 800388c:	0a12      	lsrs	r2, r2, #8
 800388e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003892:	fb02 f303 	mul.w	r3, r2, r3
 8003896:	617b      	str	r3, [r7, #20]
      break;
 8003898:	e00c      	b.n	80038b4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800389a:	4a13      	ldr	r2, [pc, #76]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a2:	4a10      	ldr	r2, [pc, #64]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038a4:	68d2      	ldr	r2, [r2, #12]
 80038a6:	0a12      	lsrs	r2, r2, #8
 80038a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038ac:	fb02 f303 	mul.w	r3, r2, r3
 80038b0:	617b      	str	r3, [r7, #20]
      break;
 80038b2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038b4:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	0e5b      	lsrs	r3, r3, #25
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	3301      	adds	r3, #1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	613b      	str	r3, [r7, #16]
 80038ce:	e001      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80038d4:	693b      	ldr	r3, [r7, #16]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40021000 	.word	0x40021000
 80038e8:	00f42400 	.word	0x00f42400
 80038ec:	007a1200 	.word	0x007a1200

080038f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b087      	sub	sp, #28
 80038f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003900:	4b1b      	ldr	r3, [pc, #108]	@ (8003970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	091b      	lsrs	r3, r3, #4
 8003906:	f003 030f 	and.w	r3, r3, #15
 800390a:	3301      	adds	r3, #1
 800390c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b03      	cmp	r3, #3
 8003912:	d10c      	bne.n	800392e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003914:	4a17      	ldr	r2, [pc, #92]	@ (8003974 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	fbb2 f3f3 	udiv	r3, r2, r3
 800391c:	4a14      	ldr	r2, [pc, #80]	@ (8003970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800391e:	68d2      	ldr	r2, [r2, #12]
 8003920:	0a12      	lsrs	r2, r2, #8
 8003922:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003926:	fb02 f303 	mul.w	r3, r2, r3
 800392a:	617b      	str	r3, [r7, #20]
    break;
 800392c:	e00c      	b.n	8003948 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800392e:	4a12      	ldr	r2, [pc, #72]	@ (8003978 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	fbb2 f3f3 	udiv	r3, r2, r3
 8003936:	4a0e      	ldr	r2, [pc, #56]	@ (8003970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003938:	68d2      	ldr	r2, [r2, #12]
 800393a:	0a12      	lsrs	r2, r2, #8
 800393c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003940:	fb02 f303 	mul.w	r3, r2, r3
 8003944:	617b      	str	r3, [r7, #20]
    break;
 8003946:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003948:	4b09      	ldr	r3, [pc, #36]	@ (8003970 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	0e5b      	lsrs	r3, r3, #25
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	3301      	adds	r3, #1
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003960:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003962:	687b      	ldr	r3, [r7, #4]
}
 8003964:	4618      	mov	r0, r3
 8003966:	371c      	adds	r7, #28
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	40021000 	.word	0x40021000
 8003974:	007a1200 	.word	0x007a1200
 8003978:	00f42400 	.word	0x00f42400

0800397c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef const *PeriphClkInit)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003984:	2300      	movs	r3, #0
 8003986:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003988:	2300      	movs	r3, #0
 800398a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 8098 	beq.w	8003aca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800399a:	2300      	movs	r3, #0
 800399c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800399e:	4b43      	ldr	r3, [pc, #268]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10d      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039aa:	4b40      	ldr	r3, [pc, #256]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ae:	4a3f      	ldr	r2, [pc, #252]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039b6:	4b3d      	ldr	r3, [pc, #244]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c2:	2301      	movs	r3, #1
 80039c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039c6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a39      	ldr	r2, [pc, #228]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039d2:	f7fc ff69 	bl	80008a8 <HAL_GetTick>
 80039d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039d8:	e009      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039da:	f7fc ff65 	bl	80008a8 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d902      	bls.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	74fb      	strb	r3, [r7, #19]
        break;
 80039ec:	e005      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039ee:	4b30      	ldr	r3, [pc, #192]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0ef      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80039fa:	7cfb      	ldrb	r3, [r7, #19]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d159      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a00:	4b2a      	ldr	r3, [pc, #168]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a0a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d01e      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d019      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a1c:	4b23      	ldr	r3, [pc, #140]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a28:	4b20      	ldr	r3, [pc, #128]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a38:	4b1c      	ldr	r3, [pc, #112]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a48:	4a18      	ldr	r2, [pc, #96]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d016      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5a:	f7fc ff25 	bl	80008a8 <HAL_GetTick>
 8003a5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a60:	e00b      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7fc ff21 	bl	80008a8 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d902      	bls.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	74fb      	strb	r3, [r7, #19]
            break;
 8003a78:	e006      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0ec      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10b      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a8e:	4b07      	ldr	r3, [pc, #28]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a9c:	4903      	ldr	r1, [pc, #12]	@ (8003aac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003aa6:	7cfb      	ldrb	r3, [r7, #19]
 8003aa8:	74bb      	strb	r3, [r7, #18]
 8003aaa:	e005      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab4:	7cfb      	ldrb	r3, [r7, #19]
 8003ab6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ab8:	7c7b      	ldrb	r3, [r7, #17]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d105      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003abe:	4ba7      	ldr	r3, [pc, #668]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac2:	4aa6      	ldr	r2, [pc, #664]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ad6:	4ba1      	ldr	r3, [pc, #644]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003adc:	f023 0203 	bic.w	r2, r3, #3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	499d      	ldr	r1, [pc, #628]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00a      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003af8:	4b98      	ldr	r3, [pc, #608]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afe:	f023 020c 	bic.w	r2, r3, #12
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	4995      	ldr	r1, [pc, #596]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b1a:	4b90      	ldr	r3, [pc, #576]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	498c      	ldr	r1, [pc, #560]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b3c:	4b87      	ldr	r3, [pc, #540]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	4984      	ldr	r1, [pc, #528]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b5e:	4b7f      	ldr	r3, [pc, #508]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	497b      	ldr	r1, [pc, #492]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00a      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b80:	4b76      	ldr	r3, [pc, #472]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b86:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	4973      	ldr	r1, [pc, #460]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ba2:	4b6e      	ldr	r3, [pc, #440]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	496a      	ldr	r1, [pc, #424]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bc4:	4b65      	ldr	r3, [pc, #404]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4962      	ldr	r1, [pc, #392]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003be6:	4b5d      	ldr	r3, [pc, #372]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	4959      	ldr	r1, [pc, #356]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c08:	4b54      	ldr	r3, [pc, #336]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c0e:	f023 0203 	bic.w	r2, r3, #3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	4951      	ldr	r1, [pc, #324]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c2a:	4b4c      	ldr	r3, [pc, #304]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c38:	4948      	ldr	r1, [pc, #288]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d015      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c4c:	4b43      	ldr	r3, [pc, #268]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	4940      	ldr	r1, [pc, #256]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c6a:	d105      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	4a3a      	ldr	r2, [pc, #232]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c76:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d015      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c84:	4b35      	ldr	r3, [pc, #212]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c92:	4932      	ldr	r1, [pc, #200]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ca2:	d105      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	4a2c      	ldr	r2, [pc, #176]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003caa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d015      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003cbc:	4b27      	ldr	r3, [pc, #156]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cca:	4924      	ldr	r1, [pc, #144]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cda:	d105      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	4a1e      	ldr	r2, [pc, #120]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ce2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ce6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d015      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cf4:	4b19      	ldr	r3, [pc, #100]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d02:	4916      	ldr	r1, [pc, #88]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d12:	d105      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d14:	4b11      	ldr	r3, [pc, #68]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4a10      	ldr	r2, [pc, #64]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d1e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d019      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3a:	4908      	ldr	r1, [pc, #32]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d4a:	d109      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d4c:	4b03      	ldr	r3, [pc, #12]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4a02      	ldr	r2, [pc, #8]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d56:	60d3      	str	r3, [r2, #12]
 8003d58:	e002      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003d5a:	bf00      	nop
 8003d5c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d015      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d6c:	4b29      	ldr	r3, [pc, #164]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	4926      	ldr	r1, [pc, #152]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d8a:	d105      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003d8c:	4b21      	ldr	r3, [pc, #132]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	4a20      	ldr	r2, [pc, #128]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d96:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d015      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003da4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db2:	4918      	ldr	r1, [pc, #96]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc2:	d105      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003dc4:	4b13      	ldr	r3, [pc, #76]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d015      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003dde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003de2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dea:	490a      	ldr	r1, [pc, #40]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dfa:	d105      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dfc:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	4a04      	ldr	r2, [pc, #16]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003e08:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3718      	adds	r7, #24
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40021000 	.word	0x40021000

08003e18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e28:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003e2c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3714      	adds	r7, #20
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b085      	sub	sp, #20
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e4e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003e52:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	4013      	ands	r3, r2
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	1d3b      	adds	r3, r7, #4
 8003e86:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3714      	adds	r7, #20
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b0a7      	sub	sp, #156	@ 0x9c
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4413      	add	r3, r2
 8003ed2:	881b      	ldrh	r3, [r3, #0]
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ede:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	78db      	ldrb	r3, [r3, #3]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d81f      	bhi.n	8003f2a <USB_ActivateEndpoint+0x72>
 8003eea:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <USB_ActivateEndpoint+0x38>)
 8003eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef0:	08003f01 	.word	0x08003f01
 8003ef4:	08003f1d 	.word	0x08003f1d
 8003ef8:	08003f33 	.word	0x08003f33
 8003efc:	08003f0f 	.word	0x08003f0f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003f00:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003f04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f08:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003f0c:	e012      	b.n	8003f34 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003f0e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003f12:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003f16:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003f1a:	e00b      	b.n	8003f34 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003f1c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003f20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f24:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003f28:	e004      	b.n	8003f34 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8003f30:	e000      	b.n	8003f34 <USB_ActivateEndpoint+0x7c>
      break;
 8003f32:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	441a      	add	r2, r3
 8003f3e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003f42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	b21b      	sxth	r3, r3
 8003f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6e:	b21a      	sxth	r2, r3
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	b21b      	sxth	r3, r3
 8003f76:	4313      	orrs	r3, r2
 8003f78:	b21b      	sxth	r3, r3
 8003f7a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	441a      	add	r2, r3
 8003f88:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	7b1b      	ldrb	r3, [r3, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f040 8180 	bne.w	80042aa <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	785b      	ldrb	r3, [r3, #1]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 8084 	beq.w	80040bc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	61bb      	str	r3, [r7, #24]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	00da      	lsls	r2, r3, #3
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	88db      	ldrh	r3, [r3, #6]
 8003fdc:	085b      	lsrs	r3, r3, #1
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	881b      	ldrh	r3, [r3, #0]
 8003ff4:	827b      	strh	r3, [r7, #18]
 8003ff6:	8a7b      	ldrh	r3, [r7, #18]
 8003ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d01b      	beq.n	8004038 <USB_ActivateEndpoint+0x180>
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4413      	add	r3, r2
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	b29b      	uxth	r3, r3
 800400e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004016:	823b      	strh	r3, [r7, #16]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	441a      	add	r2, r3
 8004022:	8a3b      	ldrh	r3, [r7, #16]
 8004024:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004028:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800402c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004030:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004034:	b29b      	uxth	r3, r3
 8004036:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	78db      	ldrb	r3, [r3, #3]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d020      	beq.n	8004082 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	881b      	ldrh	r3, [r3, #0]
 800404c:	b29b      	uxth	r3, r3
 800404e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004052:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004056:	81bb      	strh	r3, [r7, #12]
 8004058:	89bb      	ldrh	r3, [r7, #12]
 800405a:	f083 0320 	eor.w	r3, r3, #32
 800405e:	81bb      	strh	r3, [r7, #12]
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	441a      	add	r2, r3
 800406a:	89bb      	ldrh	r3, [r7, #12]
 800406c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004070:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004074:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800407c:	b29b      	uxth	r3, r3
 800407e:	8013      	strh	r3, [r2, #0]
 8004080:	e3f9      	b.n	8004876 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	881b      	ldrh	r3, [r3, #0]
 800408e:	b29b      	uxth	r3, r3
 8004090:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004098:	81fb      	strh	r3, [r7, #14]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	441a      	add	r2, r3
 80040a4:	89fb      	ldrh	r3, [r7, #14]
 80040a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	8013      	strh	r3, [r2, #0]
 80040ba:	e3dc      	b.n	8004876 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	633b      	str	r3, [r7, #48]	@ 0x30
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040cc:	4413      	add	r3, r2
 80040ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	00da      	lsls	r2, r3, #3
 80040d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d8:	4413      	add	r3, r2
 80040da:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80040de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	88db      	ldrh	r3, [r3, #6]
 80040e4:	085b      	lsrs	r3, r3, #1
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ee:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004100:	4413      	add	r3, r2
 8004102:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	00da      	lsls	r2, r3, #3
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	4413      	add	r3, r2
 800410e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004112:	627b      	str	r3, [r7, #36]	@ 0x24
 8004114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	b29b      	uxth	r3, r3
 800411a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800411e:	b29a      	uxth	r2, r3
 8004120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004122:	801a      	strh	r2, [r3, #0]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10a      	bne.n	8004142 <USB_ActivateEndpoint+0x28a>
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	b29b      	uxth	r3, r3
 8004132:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004136:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800413a:	b29a      	uxth	r2, r3
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	801a      	strh	r2, [r3, #0]
 8004140:	e041      	b.n	80041c6 <USB_ActivateEndpoint+0x30e>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	2b3e      	cmp	r3, #62	@ 0x3e
 8004148:	d81c      	bhi.n	8004184 <USB_ActivateEndpoint+0x2cc>
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	085b      	lsrs	r3, r3, #1
 8004150:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d004      	beq.n	800416a <USB_ActivateEndpoint+0x2b2>
 8004160:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004164:	3301      	adds	r3, #1
 8004166:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800416a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416c:	881b      	ldrh	r3, [r3, #0]
 800416e:	b29a      	uxth	r2, r3
 8004170:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004174:	b29b      	uxth	r3, r3
 8004176:	029b      	lsls	r3, r3, #10
 8004178:	b29b      	uxth	r3, r3
 800417a:	4313      	orrs	r3, r2
 800417c:	b29a      	uxth	r2, r3
 800417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004180:	801a      	strh	r2, [r3, #0]
 8004182:	e020      	b.n	80041c6 <USB_ActivateEndpoint+0x30e>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	095b      	lsrs	r3, r3, #5
 800418a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 031f 	and.w	r3, r3, #31
 8004196:	2b00      	cmp	r3, #0
 8004198:	d104      	bne.n	80041a4 <USB_ActivateEndpoint+0x2ec>
 800419a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800419e:	3b01      	subs	r3, #1
 80041a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	029b      	lsls	r3, r3, #10
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	4313      	orrs	r3, r2
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4413      	add	r3, r2
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80041d4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80041d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d01b      	beq.n	8004216 <USB_ActivateEndpoint+0x35e>
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041f4:	843b      	strh	r3, [r7, #32]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	441a      	add	r2, r3
 8004200:	8c3b      	ldrh	r3, [r7, #32]
 8004202:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004206:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800420a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800420e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004212:	b29b      	uxth	r3, r3
 8004214:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d124      	bne.n	8004268 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	b29b      	uxth	r3, r3
 800422c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004234:	83bb      	strh	r3, [r7, #28]
 8004236:	8bbb      	ldrh	r3, [r7, #28]
 8004238:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800423c:	83bb      	strh	r3, [r7, #28]
 800423e:	8bbb      	ldrh	r3, [r7, #28]
 8004240:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004244:	83bb      	strh	r3, [r7, #28]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	441a      	add	r2, r3
 8004250:	8bbb      	ldrh	r3, [r7, #28]
 8004252:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004256:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800425a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800425e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004262:	b29b      	uxth	r3, r3
 8004264:	8013      	strh	r3, [r2, #0]
 8004266:	e306      	b.n	8004876 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	b29b      	uxth	r3, r3
 8004276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800427a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427e:	83fb      	strh	r3, [r7, #30]
 8004280:	8bfb      	ldrh	r3, [r7, #30]
 8004282:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004286:	83fb      	strh	r3, [r7, #30]
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	441a      	add	r2, r3
 8004292:	8bfb      	ldrh	r3, [r7, #30]
 8004294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800429c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	8013      	strh	r3, [r2, #0]
 80042a8:	e2e5      	b.n	8004876 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	78db      	ldrb	r3, [r3, #3]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d11e      	bne.n	80042f0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	441a      	add	r2, r3
 80042d6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80042da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042e2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80042e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	8013      	strh	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004306:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	441a      	add	r2, r3
 8004314:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800431c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004328:	b29b      	uxth	r3, r3
 800432a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004336:	b29b      	uxth	r3, r3
 8004338:	461a      	mov	r2, r3
 800433a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800433c:	4413      	add	r3, r2
 800433e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	00da      	lsls	r2, r3, #3
 8004346:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004348:	4413      	add	r3, r2
 800434a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800434e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	891b      	ldrh	r3, [r3, #8]
 8004354:	085b      	lsrs	r3, r3, #1
 8004356:	b29b      	uxth	r3, r3
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800435e:	801a      	strh	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	677b      	str	r3, [r7, #116]	@ 0x74
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800436a:	b29b      	uxth	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004370:	4413      	add	r3, r2
 8004372:	677b      	str	r3, [r7, #116]	@ 0x74
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	00da      	lsls	r2, r3, #3
 800437a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800437c:	4413      	add	r3, r2
 800437e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004382:	673b      	str	r3, [r7, #112]	@ 0x70
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	895b      	ldrh	r3, [r3, #10]
 8004388:	085b      	lsrs	r3, r3, #1
 800438a:	b29b      	uxth	r3, r3
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	b29a      	uxth	r2, r3
 8004390:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004392:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	785b      	ldrb	r3, [r3, #1]
 8004398:	2b00      	cmp	r3, #0
 800439a:	f040 81af 	bne.w	80046fc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	881b      	ldrh	r3, [r3, #0]
 80043aa:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80043ae:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80043b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d01d      	beq.n	80043f6 <USB_ActivateEndpoint+0x53e>
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	4413      	add	r3, r2
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043d0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	441a      	add	r2, r3
 80043de:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80043e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	4413      	add	r3, r2
 8004400:	881b      	ldrh	r3, [r3, #0]
 8004402:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8004406:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800440a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440e:	2b00      	cmp	r3, #0
 8004410:	d01d      	beq.n	800444e <USB_ActivateEndpoint+0x596>
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4413      	add	r3, r2
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	b29b      	uxth	r3, r3
 8004420:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004424:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004428:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	441a      	add	r2, r3
 8004436:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800443a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800443e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004446:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800444a:	b29b      	uxth	r3, r3
 800444c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	785b      	ldrb	r3, [r3, #1]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d16b      	bne.n	800452e <USB_ActivateEndpoint+0x676>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004460:	b29b      	uxth	r3, r3
 8004462:	461a      	mov	r2, r3
 8004464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004466:	4413      	add	r3, r2
 8004468:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	00da      	lsls	r2, r3, #3
 8004470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004472:	4413      	add	r3, r2
 8004474:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004478:	64bb      	str	r3, [r7, #72]	@ 0x48
 800447a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800447c:	881b      	ldrh	r3, [r3, #0]
 800447e:	b29b      	uxth	r3, r3
 8004480:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004484:	b29a      	uxth	r2, r3
 8004486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004488:	801a      	strh	r2, [r3, #0]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10a      	bne.n	80044a8 <USB_ActivateEndpoint+0x5f0>
 8004492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004494:	881b      	ldrh	r3, [r3, #0]
 8004496:	b29b      	uxth	r3, r3
 8004498:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800449c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044a4:	801a      	strh	r2, [r3, #0]
 80044a6:	e05d      	b.n	8004564 <USB_ActivateEndpoint+0x6ac>
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80044ae:	d81c      	bhi.n	80044ea <USB_ActivateEndpoint+0x632>
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	691b      	ldr	r3, [r3, #16]
 80044b4:	085b      	lsrs	r3, r3, #1
 80044b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d004      	beq.n	80044d0 <USB_ActivateEndpoint+0x618>
 80044c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044ca:	3301      	adds	r3, #1
 80044cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80044d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d2:	881b      	ldrh	r3, [r3, #0]
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044da:	b29b      	uxth	r3, r3
 80044dc:	029b      	lsls	r3, r3, #10
 80044de:	b29b      	uxth	r3, r3
 80044e0:	4313      	orrs	r3, r2
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e6:	801a      	strh	r2, [r3, #0]
 80044e8:	e03c      	b.n	8004564 <USB_ActivateEndpoint+0x6ac>
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	f003 031f 	and.w	r3, r3, #31
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d104      	bne.n	800450a <USB_ActivateEndpoint+0x652>
 8004500:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004504:	3b01      	subs	r3, #1
 8004506:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800450a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	b29a      	uxth	r2, r3
 8004510:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004514:	b29b      	uxth	r3, r3
 8004516:	029b      	lsls	r3, r3, #10
 8004518:	b29b      	uxth	r3, r3
 800451a:	4313      	orrs	r3, r2
 800451c:	b29b      	uxth	r3, r3
 800451e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004522:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004526:	b29a      	uxth	r2, r3
 8004528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800452a:	801a      	strh	r2, [r3, #0]
 800452c:	e01a      	b.n	8004564 <USB_ActivateEndpoint+0x6ac>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	785b      	ldrb	r3, [r3, #1]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d116      	bne.n	8004564 <USB_ActivateEndpoint+0x6ac>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	657b      	str	r3, [r7, #84]	@ 0x54
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004540:	b29b      	uxth	r3, r3
 8004542:	461a      	mov	r2, r3
 8004544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004546:	4413      	add	r3, r2
 8004548:	657b      	str	r3, [r7, #84]	@ 0x54
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	00da      	lsls	r2, r3, #3
 8004550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004552:	4413      	add	r3, r2
 8004554:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004558:	653b      	str	r3, [r7, #80]	@ 0x50
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	b29a      	uxth	r2, r3
 8004560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004562:	801a      	strh	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	647b      	str	r3, [r7, #68]	@ 0x44
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	785b      	ldrb	r3, [r3, #1]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d16b      	bne.n	8004648 <USB_ActivateEndpoint+0x790>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800457a:	b29b      	uxth	r3, r3
 800457c:	461a      	mov	r2, r3
 800457e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004580:	4413      	add	r3, r2
 8004582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	00da      	lsls	r2, r3, #3
 800458a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800458c:	4413      	add	r3, r2
 800458e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004592:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800459e:	b29a      	uxth	r2, r3
 80045a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a2:	801a      	strh	r2, [r3, #0]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <USB_ActivateEndpoint+0x70a>
 80045ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045be:	801a      	strh	r2, [r3, #0]
 80045c0:	e05b      	b.n	800467a <USB_ActivateEndpoint+0x7c2>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80045c8:	d81c      	bhi.n	8004604 <USB_ActivateEndpoint+0x74c>
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	085b      	lsrs	r3, r3, #1
 80045d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d004      	beq.n	80045ea <USB_ActivateEndpoint+0x732>
 80045e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045e4:	3301      	adds	r3, #1
 80045e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ec:	881b      	ldrh	r3, [r3, #0]
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	029b      	lsls	r3, r3, #10
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	4313      	orrs	r3, r2
 80045fc:	b29a      	uxth	r2, r3
 80045fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004600:	801a      	strh	r2, [r3, #0]
 8004602:	e03a      	b.n	800467a <USB_ActivateEndpoint+0x7c2>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	095b      	lsrs	r3, r3, #5
 800460a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f003 031f 	and.w	r3, r3, #31
 8004616:	2b00      	cmp	r3, #0
 8004618:	d104      	bne.n	8004624 <USB_ActivateEndpoint+0x76c>
 800461a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800461e:	3b01      	subs	r3, #1
 8004620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004626:	881b      	ldrh	r3, [r3, #0]
 8004628:	b29a      	uxth	r2, r3
 800462a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800462e:	b29b      	uxth	r3, r3
 8004630:	029b      	lsls	r3, r3, #10
 8004632:	b29b      	uxth	r3, r3
 8004634:	4313      	orrs	r3, r2
 8004636:	b29b      	uxth	r3, r3
 8004638:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800463c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004640:	b29a      	uxth	r2, r3
 8004642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004644:	801a      	strh	r2, [r3, #0]
 8004646:	e018      	b.n	800467a <USB_ActivateEndpoint+0x7c2>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	785b      	ldrb	r3, [r3, #1]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d114      	bne.n	800467a <USB_ActivateEndpoint+0x7c2>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004656:	b29b      	uxth	r3, r3
 8004658:	461a      	mov	r2, r3
 800465a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800465c:	4413      	add	r3, r2
 800465e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	00da      	lsls	r2, r3, #3
 8004666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004668:	4413      	add	r3, r2
 800466a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800466e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	b29a      	uxth	r2, r3
 8004676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004678:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	881b      	ldrh	r3, [r3, #0]
 8004686:	b29b      	uxth	r3, r3
 8004688:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800468c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004690:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004692:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004694:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004698:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800469a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800469c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80046a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	441a      	add	r2, r3
 80046ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80046ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046be:	b29b      	uxth	r3, r3
 80046c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	881b      	ldrh	r3, [r3, #0]
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046d8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	441a      	add	r2, r3
 80046e4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80046e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	8013      	strh	r3, [r2, #0]
 80046fa:	e0bc      	b.n	8004876 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800470c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01d      	beq.n	8004754 <USB_ActivateEndpoint+0x89c>
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	881b      	ldrh	r3, [r3, #0]
 8004724:	b29b      	uxth	r3, r3
 8004726:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800472a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800472e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	441a      	add	r2, r3
 800473c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004748:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800474c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004750:	b29b      	uxth	r3, r3
 8004752:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4413      	add	r3, r2
 800475e:	881b      	ldrh	r3, [r3, #0]
 8004760:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004764:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d01d      	beq.n	80047ac <USB_ActivateEndpoint+0x8f4>
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	881b      	ldrh	r3, [r3, #0]
 800477c:	b29b      	uxth	r3, r3
 800477e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004786:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	441a      	add	r2, r3
 8004794:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004798:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800479c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	78db      	ldrb	r3, [r3, #3]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d024      	beq.n	80047fe <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80047ce:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80047d2:	f083 0320 	eor.w	r3, r3, #32
 80047d6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	441a      	add	r2, r3
 80047e4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80047e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	8013      	strh	r3, [r2, #0]
 80047fc:	e01d      	b.n	800483a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	b29b      	uxth	r3, r3
 800480c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004814:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	441a      	add	r2, r3
 8004822:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800482a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800482e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004836:	b29b      	uxth	r3, r3
 8004838:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	881b      	ldrh	r3, [r3, #0]
 8004846:	b29b      	uxth	r3, r3
 8004848:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800484c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004850:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	441a      	add	r2, r3
 800485e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800486a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800486e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004872:	b29b      	uxth	r3, r3
 8004874:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004876:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800487a:	4618      	mov	r0, r3
 800487c:	379c      	adds	r7, #156	@ 0x9c
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop

08004888 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004888:	b480      	push	{r7}
 800488a:	b08d      	sub	sp, #52	@ 0x34
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	7b1b      	ldrb	r3, [r3, #12]
 8004896:	2b00      	cmp	r3, #0
 8004898:	f040 808e 	bne.w	80049b8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	785b      	ldrb	r3, [r3, #1]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d044      	beq.n	800492e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	81bb      	strh	r3, [r7, #12]
 80048b2:	89bb      	ldrh	r3, [r7, #12]
 80048b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d01b      	beq.n	80048f4 <USB_DeactivateEndpoint+0x6c>
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d2:	817b      	strh	r3, [r7, #10]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	441a      	add	r2, r3
 80048de:	897b      	ldrh	r3, [r7, #10]
 80048e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	881b      	ldrh	r3, [r3, #0]
 8004900:	b29b      	uxth	r3, r3
 8004902:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004906:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800490a:	813b      	strh	r3, [r7, #8]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	441a      	add	r2, r3
 8004916:	893b      	ldrh	r3, [r7, #8]
 8004918:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800491c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004928:	b29b      	uxth	r3, r3
 800492a:	8013      	strh	r3, [r2, #0]
 800492c:	e192      	b.n	8004c54 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	881b      	ldrh	r3, [r3, #0]
 800493a:	827b      	strh	r3, [r7, #18]
 800493c:	8a7b      	ldrh	r3, [r7, #18]
 800493e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01b      	beq.n	800497e <USB_DeactivateEndpoint+0xf6>
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	b29b      	uxth	r3, r3
 8004954:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004958:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800495c:	823b      	strh	r3, [r7, #16]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	441a      	add	r2, r3
 8004968:	8a3b      	ldrh	r3, [r7, #16]
 800496a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800496e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004972:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004976:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800497a:	b29b      	uxth	r3, r3
 800497c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	881b      	ldrh	r3, [r3, #0]
 800498a:	b29b      	uxth	r3, r3
 800498c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004994:	81fb      	strh	r3, [r7, #14]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	441a      	add	r2, r3
 80049a0:	89fb      	ldrh	r3, [r7, #14]
 80049a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	8013      	strh	r3, [r2, #0]
 80049b6:	e14d      	b.n	8004c54 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	785b      	ldrb	r3, [r3, #1]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f040 80a5 	bne.w	8004b0c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	843b      	strh	r3, [r7, #32]
 80049d0:	8c3b      	ldrh	r3, [r7, #32]
 80049d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d01b      	beq.n	8004a12 <USB_DeactivateEndpoint+0x18a>
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	881b      	ldrh	r3, [r3, #0]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f0:	83fb      	strh	r3, [r7, #30]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	441a      	add	r2, r3
 80049fc:	8bfb      	ldrh	r3, [r7, #30]
 80049fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	4413      	add	r3, r2
 8004a1c:	881b      	ldrh	r3, [r3, #0]
 8004a1e:	83bb      	strh	r3, [r7, #28]
 8004a20:	8bbb      	ldrh	r3, [r7, #28]
 8004a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d01b      	beq.n	8004a62 <USB_DeactivateEndpoint+0x1da>
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	4413      	add	r3, r2
 8004a34:	881b      	ldrh	r3, [r3, #0]
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a40:	837b      	strh	r3, [r7, #26]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	441a      	add	r2, r3
 8004a4c:	8b7b      	ldrh	r3, [r7, #26]
 8004a4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a5a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4413      	add	r3, r2
 8004a6c:	881b      	ldrh	r3, [r3, #0]
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a78:	833b      	strh	r3, [r7, #24]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	441a      	add	r2, r3
 8004a84:	8b3b      	ldrh	r3, [r7, #24]
 8004a86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004aac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab0:	82fb      	strh	r3, [r7, #22]
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	441a      	add	r2, r3
 8004abc:	8afb      	ldrh	r3, [r7, #22]
 8004abe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ac2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4413      	add	r3, r2
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ae4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ae8:	82bb      	strh	r3, [r7, #20]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	441a      	add	r2, r3
 8004af4:	8abb      	ldrh	r3, [r7, #20]
 8004af6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004afa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004afe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	8013      	strh	r3, [r2, #0]
 8004b0a:	e0a3      	b.n	8004c54 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	881b      	ldrh	r3, [r3, #0]
 8004b18:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004b1a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01b      	beq.n	8004b5c <USB_DeactivateEndpoint+0x2d4>
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4413      	add	r3, r2
 8004b2e:	881b      	ldrh	r3, [r3, #0]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b3a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	441a      	add	r2, r3
 8004b46:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004b48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004b6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01b      	beq.n	8004bac <USB_DeactivateEndpoint+0x324>
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	881b      	ldrh	r3, [r3, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	441a      	add	r2, r3
 8004b96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004b98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ba0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ba4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	4413      	add	r3, r2
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	441a      	add	r2, r3
 8004bce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004bd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	881b      	ldrh	r3, [r3, #0]
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bfa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	441a      	add	r2, r3
 8004c06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004c08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c32:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	441a      	add	r2, r3
 8004c3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004c40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3734      	adds	r7, #52	@ 0x34
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b0ac      	sub	sp, #176	@ 0xb0
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	785b      	ldrb	r3, [r3, #1]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	f040 84ca 	bne.w	800560a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	699a      	ldr	r2, [r3, #24]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d904      	bls.n	8004c8c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c8a:	e003      	b.n	8004c94 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	7b1b      	ldrb	r3, [r3, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d122      	bne.n	8004ce2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	6959      	ldr	r1, [r3, #20]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	88da      	ldrh	r2, [r3, #6]
 8004ca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 febd 	bl	8005a2a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	613b      	str	r3, [r7, #16]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	00da      	lsls	r2, r3, #3
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	801a      	strh	r2, [r3, #0]
 8004cde:	f000 bc6f 	b.w	80055c0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	78db      	ldrb	r3, [r3, #3]
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	f040 831e 	bne.w	8005328 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	6a1a      	ldr	r2, [r3, #32]
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	f240 82cf 	bls.w	8005298 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4413      	add	r3, r2
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d10:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	441a      	add	r2, r3
 8004d1e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004d22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d2a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	6a1a      	ldr	r2, [r3, #32]
 8004d3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d3e:	1ad2      	subs	r2, r2, r3
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	881b      	ldrh	r3, [r3, #0]
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f000 814f 	beq.w	8004ffa <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	785b      	ldrb	r3, [r3, #1]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d16b      	bne.n	8004e40 <USB_EPStartXfer+0x1de>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d78:	4413      	add	r3, r2
 8004d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	00da      	lsls	r2, r3, #3
 8004d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d84:	4413      	add	r3, r2
 8004d86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	881b      	ldrh	r3, [r3, #0]
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9a:	801a      	strh	r2, [r3, #0]
 8004d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10a      	bne.n	8004dba <USB_EPStartXfer+0x158>
 8004da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da6:	881b      	ldrh	r3, [r3, #0]
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	801a      	strh	r2, [r3, #0]
 8004db8:	e05b      	b.n	8004e72 <USB_EPStartXfer+0x210>
 8004dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8004dc0:	d81c      	bhi.n	8004dfc <USB_EPStartXfer+0x19a>
 8004dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dc6:	085b      	lsrs	r3, r3, #1
 8004dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004dcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d004      	beq.n	8004de2 <USB_EPStartXfer+0x180>
 8004dd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ddc:	3301      	adds	r3, #1
 8004dde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	029b      	lsls	r3, r3, #10
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	4313      	orrs	r3, r2
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df8:	801a      	strh	r2, [r3, #0]
 8004dfa:	e03a      	b.n	8004e72 <USB_EPStartXfer+0x210>
 8004dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e0a:	f003 031f 	and.w	r3, r3, #31
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d104      	bne.n	8004e1c <USB_EPStartXfer+0x1ba>
 8004e12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e16:	3b01      	subs	r3, #1
 8004e18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	881b      	ldrh	r3, [r3, #0]
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	029b      	lsls	r3, r3, #10
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3c:	801a      	strh	r2, [r3, #0]
 8004e3e:	e018      	b.n	8004e72 <USB_EPStartXfer+0x210>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	785b      	ldrb	r3, [r3, #1]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d114      	bne.n	8004e72 <USB_EPStartXfer+0x210>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	461a      	mov	r2, r3
 8004e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e54:	4413      	add	r3, r2
 8004e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	781b      	ldrb	r3, [r3, #0]
 8004e5c:	00da      	lsls	r2, r3, #3
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e60:	4413      	add	r3, r2
 8004e62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	895b      	ldrh	r3, [r3, #10]
 8004e76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	6959      	ldr	r1, [r3, #20]
 8004e7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 fdce 	bl	8005a2a <USB_WritePMA>
            ep->xfer_buff += len;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e96:	441a      	add	r2, r3
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	6a1a      	ldr	r2, [r3, #32]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d907      	bls.n	8004eb8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	6a1a      	ldr	r2, [r3, #32]
 8004eac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eb0:	1ad2      	subs	r2, r2, r3
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	621a      	str	r2, [r3, #32]
 8004eb6:	e006      	b.n	8004ec6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	785b      	ldrb	r3, [r3, #1]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d16b      	bne.n	8004fa6 <USB_EPStartXfer+0x344>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	61bb      	str	r3, [r7, #24]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	4413      	add	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	00da      	lsls	r2, r3, #3
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	4413      	add	r3, r2
 8004eec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	801a      	strh	r2, [r3, #0]
 8004f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10a      	bne.n	8004f20 <USB_EPStartXfer+0x2be>
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	881b      	ldrh	r3, [r3, #0]
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	801a      	strh	r2, [r3, #0]
 8004f1e:	e05d      	b.n	8004fdc <USB_EPStartXfer+0x37a>
 8004f20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f24:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f26:	d81c      	bhi.n	8004f62 <USB_EPStartXfer+0x300>
 8004f28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f2c:	085b      	lsrs	r3, r3, #1
 8004f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d004      	beq.n	8004f48 <USB_EPStartXfer+0x2e6>
 8004f3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f42:	3301      	adds	r3, #1
 8004f44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	881b      	ldrh	r3, [r3, #0]
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	029b      	lsls	r3, r3, #10
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	801a      	strh	r2, [r3, #0]
 8004f60:	e03c      	b.n	8004fdc <USB_EPStartXfer+0x37a>
 8004f62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d104      	bne.n	8004f82 <USB_EPStartXfer+0x320>
 8004f78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	029b      	lsls	r3, r3, #10
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	4313      	orrs	r3, r2
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	801a      	strh	r2, [r3, #0]
 8004fa4:	e01a      	b.n	8004fdc <USB_EPStartXfer+0x37a>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	785b      	ldrb	r3, [r3, #1]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d116      	bne.n	8004fdc <USB_EPStartXfer+0x37a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	623b      	str	r3, [r7, #32]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	461a      	mov	r2, r3
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	623b      	str	r3, [r7, #32]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	00da      	lsls	r2, r3, #3
 8004fc8:	6a3b      	ldr	r3, [r7, #32]
 8004fca:	4413      	add	r3, r2
 8004fcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004fd0:	61fb      	str	r3, [r7, #28]
 8004fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	891b      	ldrh	r3, [r3, #8]
 8004fe0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	6959      	ldr	r1, [r3, #20]
 8004fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fd19 	bl	8005a2a <USB_WritePMA>
 8004ff8:	e2e2      	b.n	80055c0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	785b      	ldrb	r3, [r3, #1]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d16b      	bne.n	80050da <USB_EPStartXfer+0x478>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800500c:	b29b      	uxth	r3, r3
 800500e:	461a      	mov	r2, r3
 8005010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005012:	4413      	add	r3, r2
 8005014:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	00da      	lsls	r2, r3, #3
 800501c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800501e:	4413      	add	r3, r2
 8005020:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005024:	647b      	str	r3, [r7, #68]	@ 0x44
 8005026:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	b29b      	uxth	r3, r3
 800502c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005030:	b29a      	uxth	r2, r3
 8005032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005034:	801a      	strh	r2, [r3, #0]
 8005036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10a      	bne.n	8005054 <USB_EPStartXfer+0x3f2>
 800503e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005040:	881b      	ldrh	r3, [r3, #0]
 8005042:	b29b      	uxth	r3, r3
 8005044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800504c:	b29a      	uxth	r2, r3
 800504e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005050:	801a      	strh	r2, [r3, #0]
 8005052:	e05d      	b.n	8005110 <USB_EPStartXfer+0x4ae>
 8005054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005058:	2b3e      	cmp	r3, #62	@ 0x3e
 800505a:	d81c      	bhi.n	8005096 <USB_EPStartXfer+0x434>
 800505c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005060:	085b      	lsrs	r3, r3, #1
 8005062:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d004      	beq.n	800507c <USB_EPStartXfer+0x41a>
 8005072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005076:	3301      	adds	r3, #1
 8005078:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800507c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507e:	881b      	ldrh	r3, [r3, #0]
 8005080:	b29a      	uxth	r2, r3
 8005082:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005086:	b29b      	uxth	r3, r3
 8005088:	029b      	lsls	r3, r3, #10
 800508a:	b29b      	uxth	r3, r3
 800508c:	4313      	orrs	r3, r2
 800508e:	b29a      	uxth	r2, r3
 8005090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005092:	801a      	strh	r2, [r3, #0]
 8005094:	e03c      	b.n	8005110 <USB_EPStartXfer+0x4ae>
 8005096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050a4:	f003 031f 	and.w	r3, r3, #31
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d104      	bne.n	80050b6 <USB_EPStartXfer+0x454>
 80050ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050b0:	3b01      	subs	r3, #1
 80050b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	029b      	lsls	r3, r3, #10
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	4313      	orrs	r3, r2
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050d6:	801a      	strh	r2, [r3, #0]
 80050d8:	e01a      	b.n	8005110 <USB_EPStartXfer+0x4ae>
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	785b      	ldrb	r3, [r3, #1]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d116      	bne.n	8005110 <USB_EPStartXfer+0x4ae>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	461a      	mov	r2, r3
 80050f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050f2:	4413      	add	r3, r2
 80050f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	00da      	lsls	r2, r3, #3
 80050fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050fe:	4413      	add	r3, r2
 8005100:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005106:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800510a:	b29a      	uxth	r2, r3
 800510c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800510e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	891b      	ldrh	r3, [r3, #8]
 8005114:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	6959      	ldr	r1, [r3, #20]
 800511c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005120:	b29b      	uxth	r3, r3
 8005122:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fc7f 	bl	8005a2a <USB_WritePMA>
            ep->xfer_buff += len;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	695a      	ldr	r2, [r3, #20]
 8005130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005134:	441a      	add	r2, r3
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6a1a      	ldr	r2, [r3, #32]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	429a      	cmp	r2, r3
 8005144:	d907      	bls.n	8005156 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	6a1a      	ldr	r2, [r3, #32]
 800514a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800514e:	1ad2      	subs	r2, r2, r3
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	621a      	str	r2, [r3, #32]
 8005154:	e006      	b.n	8005164 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2200      	movs	r2, #0
 8005162:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	643b      	str	r3, [r7, #64]	@ 0x40
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d16b      	bne.n	8005248 <USB_EPStartXfer+0x5e6>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800517a:	b29b      	uxth	r3, r3
 800517c:	461a      	mov	r2, r3
 800517e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005180:	4413      	add	r3, r2
 8005182:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	00da      	lsls	r2, r3, #3
 800518a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518c:	4413      	add	r3, r2
 800518e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005192:	637b      	str	r3, [r7, #52]	@ 0x34
 8005194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005196:	881b      	ldrh	r3, [r3, #0]
 8005198:	b29b      	uxth	r3, r3
 800519a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800519e:	b29a      	uxth	r2, r3
 80051a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051a2:	801a      	strh	r2, [r3, #0]
 80051a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10a      	bne.n	80051c2 <USB_EPStartXfer+0x560>
 80051ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051be:	801a      	strh	r2, [r3, #0]
 80051c0:	e05b      	b.n	800527a <USB_EPStartXfer+0x618>
 80051c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80051c8:	d81c      	bhi.n	8005204 <USB_EPStartXfer+0x5a2>
 80051ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051ce:	085b      	lsrs	r3, r3, #1
 80051d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d004      	beq.n	80051ea <USB_EPStartXfer+0x588>
 80051e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051e4:	3301      	adds	r3, #1
 80051e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ec:	881b      	ldrh	r3, [r3, #0]
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	029b      	lsls	r3, r3, #10
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	4313      	orrs	r3, r2
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	e03a      	b.n	800527a <USB_EPStartXfer+0x618>
 8005204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005208:	095b      	lsrs	r3, r3, #5
 800520a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800520e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005212:	f003 031f 	and.w	r3, r3, #31
 8005216:	2b00      	cmp	r3, #0
 8005218:	d104      	bne.n	8005224 <USB_EPStartXfer+0x5c2>
 800521a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800521e:	3b01      	subs	r3, #1
 8005220:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005226:	881b      	ldrh	r3, [r3, #0]
 8005228:	b29a      	uxth	r2, r3
 800522a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800522e:	b29b      	uxth	r3, r3
 8005230:	029b      	lsls	r3, r3, #10
 8005232:	b29b      	uxth	r3, r3
 8005234:	4313      	orrs	r3, r2
 8005236:	b29b      	uxth	r3, r3
 8005238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800523c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005240:	b29a      	uxth	r2, r3
 8005242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005244:	801a      	strh	r2, [r3, #0]
 8005246:	e018      	b.n	800527a <USB_EPStartXfer+0x618>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	785b      	ldrb	r3, [r3, #1]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d114      	bne.n	800527a <USB_EPStartXfer+0x618>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005256:	b29b      	uxth	r3, r3
 8005258:	461a      	mov	r2, r3
 800525a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800525c:	4413      	add	r3, r2
 800525e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	00da      	lsls	r2, r3, #3
 8005266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005268:	4413      	add	r3, r2
 800526a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800526e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005274:	b29a      	uxth	r2, r3
 8005276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005278:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	895b      	ldrh	r3, [r3, #10]
 800527e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6959      	ldr	r1, [r3, #20]
 8005286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800528a:	b29b      	uxth	r3, r3
 800528c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 fbca 	bl	8005a2a <USB_WritePMA>
 8005296:	e193      	b.n	80055c0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80052b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	441a      	add	r2, r3
 80052c4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80052c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	461a      	mov	r2, r3
 80052ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052ec:	4413      	add	r3, r2
 80052ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	00da      	lsls	r2, r3, #3
 80052f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052f8:	4413      	add	r3, r2
 80052fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80052fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005300:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005304:	b29a      	uxth	r2, r3
 8005306:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005308:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	891b      	ldrh	r3, [r3, #8]
 800530e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	6959      	ldr	r1, [r3, #20]
 8005316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800531a:	b29b      	uxth	r3, r3
 800531c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fb82 	bl	8005a2a <USB_WritePMA>
 8005326:	e14b      	b.n	80055c0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	6a1a      	ldr	r2, [r3, #32]
 800532c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005330:	1ad2      	subs	r2, r2, r3
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	4413      	add	r3, r2
 8005340:	881b      	ldrh	r3, [r3, #0]
 8005342:	b29b      	uxth	r3, r3
 8005344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 809a 	beq.w	8005482 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	673b      	str	r3, [r7, #112]	@ 0x70
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	785b      	ldrb	r3, [r3, #1]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d16b      	bne.n	8005432 <USB_EPStartXfer+0x7d0>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005364:	b29b      	uxth	r3, r3
 8005366:	461a      	mov	r2, r3
 8005368:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800536a:	4413      	add	r3, r2
 800536c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	00da      	lsls	r2, r3, #3
 8005374:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005376:	4413      	add	r3, r2
 8005378:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800537c:	667b      	str	r3, [r7, #100]	@ 0x64
 800537e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005380:	881b      	ldrh	r3, [r3, #0]
 8005382:	b29b      	uxth	r3, r3
 8005384:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005388:	b29a      	uxth	r2, r3
 800538a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800538c:	801a      	strh	r2, [r3, #0]
 800538e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10a      	bne.n	80053ac <USB_EPStartXfer+0x74a>
 8005396:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005398:	881b      	ldrh	r3, [r3, #0]
 800539a:	b29b      	uxth	r3, r3
 800539c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053a8:	801a      	strh	r2, [r3, #0]
 80053aa:	e05b      	b.n	8005464 <USB_EPStartXfer+0x802>
 80053ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80053b2:	d81c      	bhi.n	80053ee <USB_EPStartXfer+0x78c>
 80053b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053b8:	085b      	lsrs	r3, r3, #1
 80053ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d004      	beq.n	80053d4 <USB_EPStartXfer+0x772>
 80053ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053ce:	3301      	adds	r3, #1
 80053d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	b29a      	uxth	r2, r3
 80053da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053de:	b29b      	uxth	r3, r3
 80053e0:	029b      	lsls	r3, r3, #10
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	4313      	orrs	r3, r2
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053ea:	801a      	strh	r2, [r3, #0]
 80053ec:	e03a      	b.n	8005464 <USB_EPStartXfer+0x802>
 80053ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053f2:	095b      	lsrs	r3, r3, #5
 80053f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053fc:	f003 031f 	and.w	r3, r3, #31
 8005400:	2b00      	cmp	r3, #0
 8005402:	d104      	bne.n	800540e <USB_EPStartXfer+0x7ac>
 8005404:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005408:	3b01      	subs	r3, #1
 800540a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800540e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005410:	881b      	ldrh	r3, [r3, #0]
 8005412:	b29a      	uxth	r2, r3
 8005414:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005418:	b29b      	uxth	r3, r3
 800541a:	029b      	lsls	r3, r3, #10
 800541c:	b29b      	uxth	r3, r3
 800541e:	4313      	orrs	r3, r2
 8005420:	b29b      	uxth	r3, r3
 8005422:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005426:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800542a:	b29a      	uxth	r2, r3
 800542c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800542e:	801a      	strh	r2, [r3, #0]
 8005430:	e018      	b.n	8005464 <USB_EPStartXfer+0x802>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d114      	bne.n	8005464 <USB_EPStartXfer+0x802>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005440:	b29b      	uxth	r3, r3
 8005442:	461a      	mov	r2, r3
 8005444:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005446:	4413      	add	r3, r2
 8005448:	673b      	str	r3, [r7, #112]	@ 0x70
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	00da      	lsls	r2, r3, #3
 8005450:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005452:	4413      	add	r3, r2
 8005454:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005458:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800545a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800545e:	b29a      	uxth	r2, r3
 8005460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005462:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	895b      	ldrh	r3, [r3, #10]
 8005468:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	6959      	ldr	r1, [r3, #20]
 8005470:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005474:	b29b      	uxth	r3, r3
 8005476:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fad5 	bl	8005a2a <USB_WritePMA>
 8005480:	e09e      	b.n	80055c0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	785b      	ldrb	r3, [r3, #1]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d16b      	bne.n	8005562 <USB_EPStartXfer+0x900>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005494:	b29b      	uxth	r3, r3
 8005496:	461a      	mov	r2, r3
 8005498:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800549a:	4413      	add	r3, r2
 800549c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	00da      	lsls	r2, r3, #3
 80054a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054a6:	4413      	add	r3, r2
 80054a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80054ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054b0:	881b      	ldrh	r3, [r3, #0]
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054bc:	801a      	strh	r2, [r3, #0]
 80054be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10a      	bne.n	80054dc <USB_EPStartXfer+0x87a>
 80054c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054c8:	881b      	ldrh	r3, [r3, #0]
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054d8:	801a      	strh	r2, [r3, #0]
 80054da:	e063      	b.n	80055a4 <USB_EPStartXfer+0x942>
 80054dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80054e2:	d81c      	bhi.n	800551e <USB_EPStartXfer+0x8bc>
 80054e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054e8:	085b      	lsrs	r3, r3, #1
 80054ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d004      	beq.n	8005504 <USB_EPStartXfer+0x8a2>
 80054fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054fe:	3301      	adds	r3, #1
 8005500:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005504:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005506:	881b      	ldrh	r3, [r3, #0]
 8005508:	b29a      	uxth	r2, r3
 800550a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800550e:	b29b      	uxth	r3, r3
 8005510:	029b      	lsls	r3, r3, #10
 8005512:	b29b      	uxth	r3, r3
 8005514:	4313      	orrs	r3, r2
 8005516:	b29a      	uxth	r2, r3
 8005518:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800551a:	801a      	strh	r2, [r3, #0]
 800551c:	e042      	b.n	80055a4 <USB_EPStartXfer+0x942>
 800551e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005522:	095b      	lsrs	r3, r3, #5
 8005524:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	2b00      	cmp	r3, #0
 8005532:	d104      	bne.n	800553e <USB_EPStartXfer+0x8dc>
 8005534:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005538:	3b01      	subs	r3, #1
 800553a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800553e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005540:	881b      	ldrh	r3, [r3, #0]
 8005542:	b29a      	uxth	r2, r3
 8005544:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005548:	b29b      	uxth	r3, r3
 800554a:	029b      	lsls	r3, r3, #10
 800554c:	b29b      	uxth	r3, r3
 800554e:	4313      	orrs	r3, r2
 8005550:	b29b      	uxth	r3, r3
 8005552:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005556:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800555a:	b29a      	uxth	r2, r3
 800555c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800555e:	801a      	strh	r2, [r3, #0]
 8005560:	e020      	b.n	80055a4 <USB_EPStartXfer+0x942>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d11c      	bne.n	80055a4 <USB_EPStartXfer+0x942>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005576:	b29b      	uxth	r3, r3
 8005578:	461a      	mov	r2, r3
 800557a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800557e:	4413      	add	r3, r2
 8005580:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	00da      	lsls	r2, r3, #3
 800558a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800558e:	4413      	add	r3, r2
 8005590:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005594:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800559c:	b29a      	uxth	r2, r3
 800559e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80055a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	891b      	ldrh	r3, [r3, #8]
 80055a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	6959      	ldr	r1, [r3, #20]
 80055b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 fa35 	bl	8005a2a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055d6:	817b      	strh	r3, [r7, #10]
 80055d8:	897b      	ldrh	r3, [r7, #10]
 80055da:	f083 0310 	eor.w	r3, r3, #16
 80055de:	817b      	strh	r3, [r7, #10]
 80055e0:	897b      	ldrh	r3, [r7, #10]
 80055e2:	f083 0320 	eor.w	r3, r3, #32
 80055e6:	817b      	strh	r3, [r7, #10]
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	441a      	add	r2, r3
 80055f2:	897b      	ldrh	r3, [r7, #10]
 80055f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005604:	b29b      	uxth	r3, r3
 8005606:	8013      	strh	r3, [r2, #0]
 8005608:	e0d5      	b.n	80057b6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	7b1b      	ldrb	r3, [r3, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d156      	bne.n	80056c0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d122      	bne.n	8005660 <USB_EPStartXfer+0x9fe>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	78db      	ldrb	r3, [r3, #3]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d11e      	bne.n	8005660 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	881b      	ldrh	r3, [r3, #0]
 800562e:	b29b      	uxth	r3, r3
 8005630:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005634:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005638:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	441a      	add	r2, r3
 8005646:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800564a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800564e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005652:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800565a:	b29b      	uxth	r3, r3
 800565c:	8013      	strh	r3, [r2, #0]
 800565e:	e01d      	b.n	800569c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	b29b      	uxth	r3, r3
 800566e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005676:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	441a      	add	r2, r3
 8005684:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005688:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800568c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005690:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005698:	b29b      	uxth	r3, r3
 800569a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	699a      	ldr	r2, [r3, #24]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d907      	bls.n	80056b8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	699a      	ldr	r2, [r3, #24]
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	1ad2      	subs	r2, r2, r3
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	619a      	str	r2, [r3, #24]
 80056b6:	e054      	b.n	8005762 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2200      	movs	r2, #0
 80056bc:	619a      	str	r2, [r3, #24]
 80056be:	e050      	b.n	8005762 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	78db      	ldrb	r3, [r3, #3]
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d142      	bne.n	800574e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d048      	beq.n	8005762 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	881b      	ldrh	r3, [r3, #0]
 80056dc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80056e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80056e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d005      	beq.n	80056f8 <USB_EPStartXfer+0xa96>
 80056ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80056f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d10b      	bne.n	8005710 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80056f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80056fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005700:	2b00      	cmp	r3, #0
 8005702:	d12e      	bne.n	8005762 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005704:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800570c:	2b00      	cmp	r3, #0
 800570e:	d128      	bne.n	8005762 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	881b      	ldrh	r3, [r3, #0]
 800571c:	b29b      	uxth	r3, r3
 800571e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005726:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	441a      	add	r2, r3
 8005734:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800573c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005744:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005748:	b29b      	uxth	r3, r3
 800574a:	8013      	strh	r3, [r2, #0]
 800574c:	e009      	b.n	8005762 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	78db      	ldrb	r3, [r3, #3]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d103      	bne.n	800575e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2200      	movs	r2, #0
 800575a:	619a      	str	r2, [r3, #24]
 800575c:	e001      	b.n	8005762 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e02a      	b.n	80057b8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	881b      	ldrh	r3, [r3, #0]
 800576e:	b29b      	uxth	r3, r3
 8005770:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005778:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800577c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005780:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005784:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005788:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800578c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005790:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	441a      	add	r2, r3
 800579e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80057a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	37b0      	adds	r7, #176	@ 0xb0
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	785b      	ldrb	r3, [r3, #1]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d020      	beq.n	8005814 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	881b      	ldrh	r3, [r3, #0]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057e8:	81bb      	strh	r3, [r7, #12]
 80057ea:	89bb      	ldrh	r3, [r7, #12]
 80057ec:	f083 0310 	eor.w	r3, r3, #16
 80057f0:	81bb      	strh	r3, [r7, #12]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	441a      	add	r2, r3
 80057fc:	89bb      	ldrh	r3, [r7, #12]
 80057fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005802:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005806:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800580a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800580e:	b29b      	uxth	r3, r3
 8005810:	8013      	strh	r3, [r2, #0]
 8005812:	e01f      	b.n	8005854 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	b29b      	uxth	r3, r3
 8005822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800582a:	81fb      	strh	r3, [r7, #14]
 800582c:	89fb      	ldrh	r3, [r7, #14]
 800582e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005832:	81fb      	strh	r3, [r7, #14]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	441a      	add	r2, r3
 800583e:	89fb      	ldrh	r3, [r7, #14]
 8005840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800584c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005850:	b29b      	uxth	r3, r3
 8005852:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr

08005862 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005862:	b480      	push	{r7}
 8005864:	b087      	sub	sp, #28
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
 800586a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	785b      	ldrb	r3, [r3, #1]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d04c      	beq.n	800590e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	881b      	ldrh	r3, [r3, #0]
 8005880:	823b      	strh	r3, [r7, #16]
 8005882:	8a3b      	ldrh	r3, [r7, #16]
 8005884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005888:	2b00      	cmp	r3, #0
 800588a:	d01b      	beq.n	80058c4 <USB_EPClearStall+0x62>
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	b29b      	uxth	r3, r3
 800589a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800589e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a2:	81fb      	strh	r3, [r7, #14]
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	441a      	add	r2, r3
 80058ae:	89fb      	ldrh	r3, [r7, #14]
 80058b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	78db      	ldrb	r3, [r3, #3]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d06c      	beq.n	80059a6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	881b      	ldrh	r3, [r3, #0]
 80058d8:	b29b      	uxth	r3, r3
 80058da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e2:	81bb      	strh	r3, [r7, #12]
 80058e4:	89bb      	ldrh	r3, [r7, #12]
 80058e6:	f083 0320 	eor.w	r3, r3, #32
 80058ea:	81bb      	strh	r3, [r7, #12]
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	441a      	add	r2, r3
 80058f6:	89bb      	ldrh	r3, [r7, #12]
 80058f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005908:	b29b      	uxth	r3, r3
 800590a:	8013      	strh	r3, [r2, #0]
 800590c:	e04b      	b.n	80059a6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	82fb      	strh	r3, [r7, #22]
 800591c:	8afb      	ldrh	r3, [r7, #22]
 800591e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d01b      	beq.n	800595e <USB_EPClearStall+0xfc>
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	881b      	ldrh	r3, [r3, #0]
 8005932:	b29b      	uxth	r3, r3
 8005934:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800593c:	82bb      	strh	r3, [r7, #20]
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	441a      	add	r2, r3
 8005948:	8abb      	ldrh	r3, [r7, #20]
 800594a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800594e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005952:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800595a:	b29b      	uxth	r3, r3
 800595c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	881b      	ldrh	r3, [r3, #0]
 800596a:	b29b      	uxth	r3, r3
 800596c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005970:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005974:	827b      	strh	r3, [r7, #18]
 8005976:	8a7b      	ldrh	r3, [r7, #18]
 8005978:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800597c:	827b      	strh	r3, [r7, #18]
 800597e:	8a7b      	ldrh	r3, [r7, #18]
 8005980:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005984:	827b      	strh	r3, [r7, #18]
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	441a      	add	r2, r3
 8005990:	8a7b      	ldrh	r3, [r7, #18]
 8005992:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005996:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800599a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800599e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	371c      	adds	r7, #28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d103      	bne.n	80059ce <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2280      	movs	r2, #128	@ 0x80
 80059ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b08b      	sub	sp, #44	@ 0x2c
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	4611      	mov	r1, r2
 8005a36:	461a      	mov	r2, r3
 8005a38:	460b      	mov	r3, r1
 8005a3a:	80fb      	strh	r3, [r7, #6]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005a40:	88bb      	ldrh	r3, [r7, #4]
 8005a42:	3301      	adds	r3, #1
 8005a44:	085b      	lsrs	r3, r3, #1
 8005a46:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a50:	88fa      	ldrh	r2, [r7, #6]
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a5a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a60:	e01c      	b.n	8005a9c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b21b      	sxth	r3, r3
 8005a70:	021b      	lsls	r3, r3, #8
 8005a72:	b21a      	sxth	r2, r3
 8005a74:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	b21b      	sxth	r3, r3
 8005a7c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	8a7a      	ldrh	r2, [r7, #18]
 8005a82:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005a84:	6a3b      	ldr	r3, [r7, #32]
 8005a86:	3302      	adds	r3, #2
 8005a88:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	3301      	adds	r3, #1
 8005a94:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1df      	bne.n	8005a62 <USB_WritePMA+0x38>
  }
}
 8005aa2:	bf00      	nop
 8005aa4:	bf00      	nop
 8005aa6:	372c      	adds	r7, #44	@ 0x2c
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b08b      	sub	sp, #44	@ 0x2c
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	4611      	mov	r1, r2
 8005abc:	461a      	mov	r2, r3
 8005abe:	460b      	mov	r3, r1
 8005ac0:	80fb      	strh	r3, [r7, #6]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005ac6:	88bb      	ldrh	r3, [r7, #4]
 8005ac8:	085b      	lsrs	r3, r3, #1
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005ad6:	88fa      	ldrh	r2, [r7, #6]
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ae0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae6:	e018      	b.n	8005b1a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	881b      	ldrh	r3, [r3, #0]
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	3302      	adds	r3, #2
 8005af4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	3301      	adds	r3, #1
 8005b02:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	0a1b      	lsrs	r3, r3, #8
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	3301      	adds	r3, #1
 8005b12:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b16:	3b01      	subs	r3, #1
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1e3      	bne.n	8005ae8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005b20:	88bb      	ldrh	r3, [r7, #4]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d007      	beq.n	8005b3c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	881b      	ldrh	r3, [r3, #0]
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	701a      	strb	r2, [r3, #0]
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	372c      	adds	r7, #44	@ 0x2c
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005b54:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005b58:	f002 f8fc 	bl	8007d54 <USBD_static_malloc>
 8005b5c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d105      	bne.n	8005b70 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e066      	b.n	8005c3e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	7c1b      	ldrb	r3, [r3, #16]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d119      	bne.n	8005bb4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005b80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b84:	2202      	movs	r2, #2
 8005b86:	2181      	movs	r1, #129	@ 0x81
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f001 ff8a 	bl	8007aa2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005b94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b98:	2202      	movs	r2, #2
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f001 ff80 	bl	8007aa2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2210      	movs	r2, #16
 8005bae:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8005bb2:	e016      	b.n	8005be2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005bb4:	2340      	movs	r3, #64	@ 0x40
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	2181      	movs	r1, #129	@ 0x81
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f001 ff71 	bl	8007aa2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005bc6:	2340      	movs	r3, #64	@ 0x40
 8005bc8:	2202      	movs	r2, #2
 8005bca:	2101      	movs	r1, #1
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f001 ff68 	bl	8007aa2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2210      	movs	r2, #16
 8005bde:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005be2:	2308      	movs	r3, #8
 8005be4:	2203      	movs	r2, #3
 8005be6:	2182      	movs	r1, #130	@ 0x82
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f001 ff5a 	bl	8007aa2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	7c1b      	ldrb	r3, [r3, #16]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d109      	bne.n	8005c2c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c22:	2101      	movs	r1, #1
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f002 f82b 	bl	8007c80 <USBD_LL_PrepareReceive>
 8005c2a:	e007      	b.n	8005c3c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c32:	2340      	movs	r3, #64	@ 0x40
 8005c34:	2101      	movs	r1, #1
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f002 f822 	bl	8007c80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}

08005c46 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005c46:	b580      	push	{r7, lr}
 8005c48:	b082      	sub	sp, #8
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
 8005c4e:	460b      	mov	r3, r1
 8005c50:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005c52:	2181      	movs	r1, #129	@ 0x81
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f001 ff4a 	bl	8007aee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005c60:	2101      	movs	r1, #1
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f001 ff43 	bl	8007aee <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005c70:	2182      	movs	r1, #130	@ 0x82
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f001 ff3b 	bl	8007aee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00e      	beq.n	8005cb0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f002 f864 	bl	8007d70 <USBD_static_free>
    pdev->pClassData = NULL;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
	...

08005cbc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005ccc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e0af      	b.n	8005e44 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d03f      	beq.n	8005d70 <USBD_CDC_Setup+0xb4>
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	f040 809f 	bne.w	8005e34 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	88db      	ldrh	r3, [r3, #6]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d02e      	beq.n	8005d5c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	b25b      	sxtb	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	da16      	bge.n	8005d36 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8005d14:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	88d2      	ldrh	r2, [r2, #6]
 8005d1a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	88db      	ldrh	r3, [r3, #6]
 8005d20:	2b07      	cmp	r3, #7
 8005d22:	bf28      	it	cs
 8005d24:	2307      	movcs	r3, #7
 8005d26:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	89fa      	ldrh	r2, [r7, #14]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f001 facf 	bl	80072d2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8005d34:	e085      	b.n	8005e42 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	785a      	ldrb	r2, [r3, #1]
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	88db      	ldrh	r3, [r3, #6]
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005d4c:	6939      	ldr	r1, [r7, #16]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	88db      	ldrh	r3, [r3, #6]
 8005d52:	461a      	mov	r2, r3
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f001 fae8 	bl	800732a <USBD_CtlPrepareRx>
      break;
 8005d5a:	e072      	b.n	8005e42 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	7850      	ldrb	r0, [r2, #1]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	6839      	ldr	r1, [r7, #0]
 8005d6c:	4798      	blx	r3
      break;
 8005d6e:	e068      	b.n	8005e42 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	785b      	ldrb	r3, [r3, #1]
 8005d74:	2b0b      	cmp	r3, #11
 8005d76:	d852      	bhi.n	8005e1e <USBD_CDC_Setup+0x162>
 8005d78:	a201      	add	r2, pc, #4	@ (adr r2, 8005d80 <USBD_CDC_Setup+0xc4>)
 8005d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7e:	bf00      	nop
 8005d80:	08005db1 	.word	0x08005db1
 8005d84:	08005e2d 	.word	0x08005e2d
 8005d88:	08005e1f 	.word	0x08005e1f
 8005d8c:	08005e1f 	.word	0x08005e1f
 8005d90:	08005e1f 	.word	0x08005e1f
 8005d94:	08005e1f 	.word	0x08005e1f
 8005d98:	08005e1f 	.word	0x08005e1f
 8005d9c:	08005e1f 	.word	0x08005e1f
 8005da0:	08005e1f 	.word	0x08005e1f
 8005da4:	08005e1f 	.word	0x08005e1f
 8005da8:	08005ddb 	.word	0x08005ddb
 8005dac:	08005e05 	.word	0x08005e05
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b03      	cmp	r3, #3
 8005dba:	d107      	bne.n	8005dcc <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005dbc:	f107 030a 	add.w	r3, r7, #10
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f001 fa84 	bl	80072d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005dca:	e032      	b.n	8005e32 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f001 fa0e 	bl	80071f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	75fb      	strb	r3, [r7, #23]
          break;
 8005dd8:	e02b      	b.n	8005e32 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b03      	cmp	r3, #3
 8005de4:	d107      	bne.n	8005df6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005de6:	f107 030d 	add.w	r3, r7, #13
 8005dea:	2201      	movs	r2, #1
 8005dec:	4619      	mov	r1, r3
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f001 fa6f 	bl	80072d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005df4:	e01d      	b.n	8005e32 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005df6:	6839      	ldr	r1, [r7, #0]
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f001 f9f9 	bl	80071f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	75fb      	strb	r3, [r7, #23]
          break;
 8005e02:	e016      	b.n	8005e32 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b03      	cmp	r3, #3
 8005e0e:	d00f      	beq.n	8005e30 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f001 f9ec 	bl	80071f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005e1c:	e008      	b.n	8005e30 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005e1e:	6839      	ldr	r1, [r7, #0]
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f001 f9e5 	bl	80071f0 <USBD_CtlError>
          ret = USBD_FAIL;
 8005e26:	2303      	movs	r3, #3
 8005e28:	75fb      	strb	r3, [r7, #23]
          break;
 8005e2a:	e002      	b.n	8005e32 <USBD_CDC_Setup+0x176>
          break;
 8005e2c:	bf00      	nop
 8005e2e:	e008      	b.n	8005e42 <USBD_CDC_Setup+0x186>
          break;
 8005e30:	bf00      	nop
      }
      break;
 8005e32:	e006      	b.n	8005e42 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8005e34:	6839      	ldr	r1, [r7, #0]
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f001 f9da 	bl	80071f0 <USBD_CtlError>
      ret = USBD_FAIL;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	75fb      	strb	r3, [r7, #23]
      break;
 8005e40:	bf00      	nop
  }

  return (uint8_t)ret;
 8005e42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3718      	adds	r7, #24
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	460b      	mov	r3, r1
 8005e56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8005e5e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e04f      	b.n	8005f0e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005e74:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005e76:	78fa      	ldrb	r2, [r7, #3]
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	440b      	add	r3, r1
 8005e84:	3318      	adds	r3, #24
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d029      	beq.n	8005ee0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005e8c:	78fa      	ldrb	r2, [r7, #3]
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	440b      	add	r3, r1
 8005e9a:	3318      	adds	r3, #24
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	78f9      	ldrb	r1, [r7, #3]
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	440b      	add	r3, r1
 8005ea8:	00db      	lsls	r3, r3, #3
 8005eaa:	4403      	add	r3, r0
 8005eac:	3320      	adds	r3, #32
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	fbb2 f1f3 	udiv	r1, r2, r3
 8005eb4:	fb01 f303 	mul.w	r3, r1, r3
 8005eb8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d110      	bne.n	8005ee0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	6879      	ldr	r1, [r7, #4]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	440b      	add	r3, r1
 8005ecc:	3318      	adds	r3, #24
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005ed2:	78f9      	ldrb	r1, [r7, #3]
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f001 feb0 	bl	8007c3e <USBD_LL_Transmit>
 8005ede:	e015      	b.n	8005f0c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00b      	beq.n	8005f0c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005f02:	68ba      	ldr	r2, [r7, #8]
 8005f04:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005f08:	78fa      	ldrb	r2, [r7, #3]
 8005f0a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b084      	sub	sp, #16
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005f28:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e015      	b.n	8005f64 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005f38:	78fb      	ldrb	r3, [r7, #3]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f001 fec0 	bl	8007cc2 <USBD_LL_GetRxDataSize>
 8005f42:	4602      	mov	r2, r0
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005f5e:	4611      	mov	r1, r2
 8005f60:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005f7a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e01a      	b.n	8005fbc <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d014      	beq.n	8005fba <USBD_CDC_EP0_RxReady+0x4e>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005f96:	2bff      	cmp	r3, #255	@ 0xff
 8005f98:	d00f      	beq.n	8005fba <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8005fa8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005fb0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	22ff      	movs	r2, #255	@ 0xff
 8005fb6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2243      	movs	r2, #67	@ 0x43
 8005fd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005fd2:	4b03      	ldr	r3, [pc, #12]	@ (8005fe0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr
 8005fe0:	20000094 	.word	0x20000094

08005fe4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2243      	movs	r2, #67	@ 0x43
 8005ff0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005ff2:	4b03      	ldr	r3, [pc, #12]	@ (8006000 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr
 8006000:	20000050 	.word	0x20000050

08006004 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2243      	movs	r2, #67	@ 0x43
 8006010:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006012:	4b03      	ldr	r3, [pc, #12]	@ (8006020 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006014:	4618      	mov	r0, r3
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr
 8006020:	200000d8 	.word	0x200000d8

08006024 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	220a      	movs	r2, #10
 8006030:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006032:	4b03      	ldr	r3, [pc, #12]	@ (8006040 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006034:	4618      	mov	r0, r3
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	2000000c 	.word	0x2000000c

08006044 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006054:	2303      	movs	r3, #3
 8006056:	e004      	b.n	8006062 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	683a      	ldr	r2, [r7, #0]
 800605c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800606e:	b480      	push	{r7}
 8006070:	b087      	sub	sp, #28
 8006072:	af00      	add	r7, sp, #0
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006080:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006088:	2303      	movs	r3, #3
 800608a:	e008      	b.n	800609e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80060ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d101      	bne.n	80060c6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e004      	b.n	80060d0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3714      	adds	r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80060ea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80060ec:	2301      	movs	r3, #1
 80060ee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e01a      	b.n	8006134 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006104:	2b00      	cmp	r3, #0
 8006106:	d114      	bne.n	8006132 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2201      	movs	r2, #1
 800610c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006126:	2181      	movs	r1, #129	@ 0x81
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f001 fd88 	bl	8007c3e <USBD_LL_Transmit>

    ret = USBD_OK;
 800612e:	2300      	movs	r3, #0
 8006130:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006132:	7bfb      	ldrb	r3, [r7, #15]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800614a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006156:	2303      	movs	r3, #3
 8006158:	e016      	b.n	8006188 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	7c1b      	ldrb	r3, [r3, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d109      	bne.n	8006176 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006168:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800616c:	2101      	movs	r1, #1
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f001 fd86 	bl	8007c80 <USBD_LL_PrepareReceive>
 8006174:	e007      	b.n	8006186 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800617c:	2340      	movs	r3, #64	@ 0x40
 800617e:	2101      	movs	r1, #1
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f001 fd7d 	bl	8007c80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b086      	sub	sp, #24
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	4613      	mov	r3, r2
 800619c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e01f      	b.n	80061e8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	68ba      	ldr	r2, [r7, #8]
 80061ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	79fa      	ldrb	r2, [r7, #7]
 80061da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f001 fbe5 	bl	80079ac <USBD_LL_Init>
 80061e2:	4603      	mov	r3, r0
 80061e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80061e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3718      	adds	r7, #24
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006204:	2303      	movs	r3, #3
 8006206:	e016      	b.n	8006236 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	683a      	ldr	r2, [r7, #0]
 800620c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00b      	beq.n	8006234 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006224:	f107 020e 	add.w	r2, r7, #14
 8006228:	4610      	mov	r0, r2
 800622a:	4798      	blx	r3
 800622c:	4602      	mov	r2, r0
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b082      	sub	sp, #8
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f001 fc10 	bl	8007a6c <USBD_LL_Start>
 800624c:	4603      	mov	r3, r0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3708      	adds	r7, #8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	460b      	mov	r3, r1
 8006276:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006278:	2303      	movs	r3, #3
 800627a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006282:	2b00      	cmp	r3, #0
 8006284:	d009      	beq.n	800629a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	78fa      	ldrb	r2, [r7, #3]
 8006290:	4611      	mov	r1, r2
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	4798      	blx	r3
 8006296:	4603      	mov	r3, r0
 8006298:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800629a:	7bfb      	ldrb	r3, [r7, #15]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d007      	beq.n	80062ca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	78fa      	ldrb	r2, [r7, #3]
 80062c4:	4611      	mov	r1, r2
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	4798      	blx	r3
  }

  return USBD_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80062e4:	6839      	ldr	r1, [r7, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 ff48 	bl	800717c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80062fa:	461a      	mov	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006308:	f003 031f 	and.w	r3, r3, #31
 800630c:	2b02      	cmp	r3, #2
 800630e:	d01a      	beq.n	8006346 <USBD_LL_SetupStage+0x72>
 8006310:	2b02      	cmp	r3, #2
 8006312:	d822      	bhi.n	800635a <USBD_LL_SetupStage+0x86>
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <USBD_LL_SetupStage+0x4a>
 8006318:	2b01      	cmp	r3, #1
 800631a:	d00a      	beq.n	8006332 <USBD_LL_SetupStage+0x5e>
 800631c:	e01d      	b.n	800635a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006324:	4619      	mov	r1, r3
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 f9f0 	bl	800670c <USBD_StdDevReq>
 800632c:	4603      	mov	r3, r0
 800632e:	73fb      	strb	r3, [r7, #15]
      break;
 8006330:	e020      	b.n	8006374 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006338:	4619      	mov	r1, r3
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 fa54 	bl	80067e8 <USBD_StdItfReq>
 8006340:	4603      	mov	r3, r0
 8006342:	73fb      	strb	r3, [r7, #15]
      break;
 8006344:	e016      	b.n	8006374 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800634c:	4619      	mov	r1, r3
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 fa93 	bl	800687a <USBD_StdEPReq>
 8006354:	4603      	mov	r3, r0
 8006356:	73fb      	strb	r3, [r7, #15]
      break;
 8006358:	e00c      	b.n	8006374 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006360:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006364:	b2db      	uxtb	r3, r3
 8006366:	4619      	mov	r1, r3
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f001 fbdf 	bl	8007b2c <USBD_LL_StallEP>
 800636e:	4603      	mov	r3, r0
 8006370:	73fb      	strb	r3, [r7, #15]
      break;
 8006372:	bf00      	nop
  }

  return ret;
 8006374:	7bfb      	ldrb	r3, [r7, #15]
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b086      	sub	sp, #24
 8006382:	af00      	add	r7, sp, #0
 8006384:	60f8      	str	r0, [r7, #12]
 8006386:	460b      	mov	r3, r1
 8006388:	607a      	str	r2, [r7, #4]
 800638a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800638c:	7afb      	ldrb	r3, [r7, #11]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d138      	bne.n	8006404 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006398:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d14a      	bne.n	800643a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d913      	bls.n	80063d8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	1ad2      	subs	r2, r2, r3
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	4293      	cmp	r3, r2
 80063c8:	bf28      	it	cs
 80063ca:	4613      	movcs	r3, r2
 80063cc:	461a      	mov	r2, r3
 80063ce:	6879      	ldr	r1, [r7, #4]
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 ffc7 	bl	8007364 <USBD_CtlContinueRx>
 80063d6:	e030      	b.n	800643a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d10b      	bne.n	80063fc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d005      	beq.n	80063fc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f000 ffc2 	bl	8007386 <USBD_CtlSendStatus>
 8006402:	e01a      	b.n	800643a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b03      	cmp	r3, #3
 800640e:	d114      	bne.n	800643a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00e      	beq.n	800643a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	7afa      	ldrb	r2, [r7, #11]
 8006426:	4611      	mov	r1, r2
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	4798      	blx	r3
 800642c:	4603      	mov	r3, r0
 800642e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006430:	7dfb      	ldrb	r3, [r7, #23]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006436:	7dfb      	ldrb	r3, [r7, #23]
 8006438:	e000      	b.n	800643c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	460b      	mov	r3, r1
 800644e:	607a      	str	r2, [r7, #4]
 8006450:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006452:	7afb      	ldrb	r3, [r7, #11]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d16b      	bne.n	8006530 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	3314      	adds	r3, #20
 800645c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006464:	2b02      	cmp	r3, #2
 8006466:	d156      	bne.n	8006516 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	689a      	ldr	r2, [r3, #8]
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	429a      	cmp	r2, r3
 8006472:	d914      	bls.n	800649e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	689a      	ldr	r2, [r3, #8]
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	1ad2      	subs	r2, r2, r3
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	461a      	mov	r2, r3
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 ff3c 	bl	8007308 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006490:	2300      	movs	r3, #0
 8006492:	2200      	movs	r2, #0
 8006494:	2100      	movs	r1, #0
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f001 fbf2 	bl	8007c80 <USBD_LL_PrepareReceive>
 800649c:	e03b      	b.n	8006516 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	68da      	ldr	r2, [r3, #12]
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d11c      	bne.n	80064e4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d316      	bcc.n	80064e4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d20f      	bcs.n	80064e4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80064c4:	2200      	movs	r2, #0
 80064c6:	2100      	movs	r1, #0
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 ff1d 	bl	8007308 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80064d6:	2300      	movs	r3, #0
 80064d8:	2200      	movs	r2, #0
 80064da:	2100      	movs	r1, #0
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f001 fbcf 	bl	8007c80 <USBD_LL_PrepareReceive>
 80064e2:	e018      	b.n	8006516 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d10b      	bne.n	8006508 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006508:	2180      	movs	r1, #128	@ 0x80
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f001 fb0e 	bl	8007b2c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 ff4b 	bl	80073ac <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800651c:	2b01      	cmp	r3, #1
 800651e:	d122      	bne.n	8006566 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f7ff fe98 	bl	8006256 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800652e:	e01a      	b.n	8006566 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b03      	cmp	r3, #3
 800653a:	d114      	bne.n	8006566 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00e      	beq.n	8006566 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	7afa      	ldrb	r2, [r7, #11]
 8006552:	4611      	mov	r1, r2
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	4798      	blx	r3
 8006558:	4603      	mov	r3, r0
 800655a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800655c:	7dfb      	ldrb	r3, [r7, #23]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006562:	7dfb      	ldrb	r3, [r7, #23]
 8006564:	e000      	b.n	8006568 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d101      	bne.n	80065a4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e02f      	b.n	8006604 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00f      	beq.n	80065ce <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d009      	beq.n	80065ce <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	6852      	ldr	r2, [r2, #4]
 80065c6:	b2d2      	uxtb	r2, r2
 80065c8:	4611      	mov	r1, r2
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065ce:	2340      	movs	r3, #64	@ 0x40
 80065d0:	2200      	movs	r2, #0
 80065d2:	2100      	movs	r1, #0
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f001 fa64 	bl	8007aa2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2201      	movs	r2, #1
 80065de:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2240      	movs	r2, #64	@ 0x40
 80065e6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065ea:	2340      	movs	r3, #64	@ 0x40
 80065ec:	2200      	movs	r2, #0
 80065ee:	2180      	movs	r1, #128	@ 0x80
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f001 fa56 	bl	8007aa2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2240      	movs	r2, #64	@ 0x40
 8006600:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	78fa      	ldrb	r2, [r7, #3]
 800661c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800663a:	b2da      	uxtb	r2, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2204      	movs	r2, #4
 8006646:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b04      	cmp	r3, #4
 800666a:	d106      	bne.n	800667a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006672:	b2da      	uxtb	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800669a:	2303      	movs	r3, #3
 800669c:	e012      	b.n	80066c4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b03      	cmp	r3, #3
 80066a8:	d10b      	bne.n	80066c2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066b0:	69db      	ldr	r3, [r3, #28]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d005      	beq.n	80066c2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b087      	sub	sp, #28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	3301      	adds	r3, #1
 80066e2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80066ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80066ee:	021b      	lsls	r3, r3, #8
 80066f0:	b21a      	sxth	r2, r3
 80066f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	b21b      	sxth	r3, r3
 80066fa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80066fc:	89fb      	ldrh	r3, [r7, #14]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	371c      	adds	r7, #28
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
	...

0800670c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	781b      	ldrb	r3, [r3, #0]
 800671e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006722:	2b40      	cmp	r3, #64	@ 0x40
 8006724:	d005      	beq.n	8006732 <USBD_StdDevReq+0x26>
 8006726:	2b40      	cmp	r3, #64	@ 0x40
 8006728:	d853      	bhi.n	80067d2 <USBD_StdDevReq+0xc6>
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00b      	beq.n	8006746 <USBD_StdDevReq+0x3a>
 800672e:	2b20      	cmp	r3, #32
 8006730:	d14f      	bne.n	80067d2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	6839      	ldr	r1, [r7, #0]
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	4798      	blx	r3
 8006740:	4603      	mov	r3, r0
 8006742:	73fb      	strb	r3, [r7, #15]
      break;
 8006744:	e04a      	b.n	80067dc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	785b      	ldrb	r3, [r3, #1]
 800674a:	2b09      	cmp	r3, #9
 800674c:	d83b      	bhi.n	80067c6 <USBD_StdDevReq+0xba>
 800674e:	a201      	add	r2, pc, #4	@ (adr r2, 8006754 <USBD_StdDevReq+0x48>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	080067a9 	.word	0x080067a9
 8006758:	080067bd 	.word	0x080067bd
 800675c:	080067c7 	.word	0x080067c7
 8006760:	080067b3 	.word	0x080067b3
 8006764:	080067c7 	.word	0x080067c7
 8006768:	08006787 	.word	0x08006787
 800676c:	0800677d 	.word	0x0800677d
 8006770:	080067c7 	.word	0x080067c7
 8006774:	0800679f 	.word	0x0800679f
 8006778:	08006791 	.word	0x08006791
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800677c:	6839      	ldr	r1, [r7, #0]
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 f9de 	bl	8006b40 <USBD_GetDescriptor>
          break;
 8006784:	e024      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006786:	6839      	ldr	r1, [r7, #0]
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 fb6d 	bl	8006e68 <USBD_SetAddress>
          break;
 800678e:	e01f      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006790:	6839      	ldr	r1, [r7, #0]
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fbac 	bl	8006ef0 <USBD_SetConfig>
 8006798:	4603      	mov	r3, r0
 800679a:	73fb      	strb	r3, [r7, #15]
          break;
 800679c:	e018      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800679e:	6839      	ldr	r1, [r7, #0]
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 fc4b 	bl	800703c <USBD_GetConfig>
          break;
 80067a6:	e013      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fc7c 	bl	80070a8 <USBD_GetStatus>
          break;
 80067b0:	e00e      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80067b2:	6839      	ldr	r1, [r7, #0]
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 fcab 	bl	8007110 <USBD_SetFeature>
          break;
 80067ba:	e009      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80067bc:	6839      	ldr	r1, [r7, #0]
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fcba 	bl	8007138 <USBD_ClrFeature>
          break;
 80067c4:	e004      	b.n	80067d0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80067c6:	6839      	ldr	r1, [r7, #0]
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 fd11 	bl	80071f0 <USBD_CtlError>
          break;
 80067ce:	bf00      	nop
      }
      break;
 80067d0:	e004      	b.n	80067dc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80067d2:	6839      	ldr	r1, [r7, #0]
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 fd0b 	bl	80071f0 <USBD_CtlError>
      break;
 80067da:	bf00      	nop
  }

  return ret;
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop

080067e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80067f2:	2300      	movs	r3, #0
 80067f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80067fe:	2b40      	cmp	r3, #64	@ 0x40
 8006800:	d005      	beq.n	800680e <USBD_StdItfReq+0x26>
 8006802:	2b40      	cmp	r3, #64	@ 0x40
 8006804:	d82f      	bhi.n	8006866 <USBD_StdItfReq+0x7e>
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <USBD_StdItfReq+0x26>
 800680a:	2b20      	cmp	r3, #32
 800680c:	d12b      	bne.n	8006866 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006814:	b2db      	uxtb	r3, r3
 8006816:	3b01      	subs	r3, #1
 8006818:	2b02      	cmp	r3, #2
 800681a:	d81d      	bhi.n	8006858 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	889b      	ldrh	r3, [r3, #4]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b01      	cmp	r3, #1
 8006824:	d813      	bhi.n	800684e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	6839      	ldr	r1, [r7, #0]
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	4798      	blx	r3
 8006834:	4603      	mov	r3, r0
 8006836:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	88db      	ldrh	r3, [r3, #6]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d110      	bne.n	8006862 <USBD_StdItfReq+0x7a>
 8006840:	7bfb      	ldrb	r3, [r7, #15]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10d      	bne.n	8006862 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fd9d 	bl	8007386 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800684c:	e009      	b.n	8006862 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800684e:	6839      	ldr	r1, [r7, #0]
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fccd 	bl	80071f0 <USBD_CtlError>
          break;
 8006856:	e004      	b.n	8006862 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006858:	6839      	ldr	r1, [r7, #0]
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 fcc8 	bl	80071f0 <USBD_CtlError>
          break;
 8006860:	e000      	b.n	8006864 <USBD_StdItfReq+0x7c>
          break;
 8006862:	bf00      	nop
      }
      break;
 8006864:	e004      	b.n	8006870 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006866:	6839      	ldr	r1, [r7, #0]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fcc1 	bl	80071f0 <USBD_CtlError>
      break;
 800686e:	bf00      	nop
  }

  return ret;
 8006870:	7bfb      	ldrb	r3, [r7, #15]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b084      	sub	sp, #16
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	889b      	ldrh	r3, [r3, #4]
 800688c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006896:	2b40      	cmp	r3, #64	@ 0x40
 8006898:	d007      	beq.n	80068aa <USBD_StdEPReq+0x30>
 800689a:	2b40      	cmp	r3, #64	@ 0x40
 800689c:	f200 8145 	bhi.w	8006b2a <USBD_StdEPReq+0x2b0>
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d00c      	beq.n	80068be <USBD_StdEPReq+0x44>
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	f040 8140 	bne.w	8006b2a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	6839      	ldr	r1, [r7, #0]
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	4798      	blx	r3
 80068b8:	4603      	mov	r3, r0
 80068ba:	73fb      	strb	r3, [r7, #15]
      break;
 80068bc:	e13a      	b.n	8006b34 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	785b      	ldrb	r3, [r3, #1]
 80068c2:	2b03      	cmp	r3, #3
 80068c4:	d007      	beq.n	80068d6 <USBD_StdEPReq+0x5c>
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	f300 8129 	bgt.w	8006b1e <USBD_StdEPReq+0x2a4>
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d07f      	beq.n	80069d0 <USBD_StdEPReq+0x156>
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d03c      	beq.n	800694e <USBD_StdEPReq+0xd4>
 80068d4:	e123      	b.n	8006b1e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d002      	beq.n	80068e8 <USBD_StdEPReq+0x6e>
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d016      	beq.n	8006914 <USBD_StdEPReq+0x9a>
 80068e6:	e02c      	b.n	8006942 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068e8:	7bbb      	ldrb	r3, [r7, #14]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d00d      	beq.n	800690a <USBD_StdEPReq+0x90>
 80068ee:	7bbb      	ldrb	r3, [r7, #14]
 80068f0:	2b80      	cmp	r3, #128	@ 0x80
 80068f2:	d00a      	beq.n	800690a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80068f4:	7bbb      	ldrb	r3, [r7, #14]
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f001 f917 	bl	8007b2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80068fe:	2180      	movs	r1, #128	@ 0x80
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f001 f913 	bl	8007b2c <USBD_LL_StallEP>
 8006906:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006908:	e020      	b.n	800694c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800690a:	6839      	ldr	r1, [r7, #0]
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 fc6f 	bl	80071f0 <USBD_CtlError>
              break;
 8006912:	e01b      	b.n	800694c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	885b      	ldrh	r3, [r3, #2]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10e      	bne.n	800693a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800691c:	7bbb      	ldrb	r3, [r7, #14]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00b      	beq.n	800693a <USBD_StdEPReq+0xc0>
 8006922:	7bbb      	ldrb	r3, [r7, #14]
 8006924:	2b80      	cmp	r3, #128	@ 0x80
 8006926:	d008      	beq.n	800693a <USBD_StdEPReq+0xc0>
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	88db      	ldrh	r3, [r3, #6]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d104      	bne.n	800693a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006930:	7bbb      	ldrb	r3, [r7, #14]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f001 f8f9 	bl	8007b2c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fd23 	bl	8007386 <USBD_CtlSendStatus>

              break;
 8006940:	e004      	b.n	800694c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006942:	6839      	ldr	r1, [r7, #0]
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 fc53 	bl	80071f0 <USBD_CtlError>
              break;
 800694a:	bf00      	nop
          }
          break;
 800694c:	e0ec      	b.n	8006b28 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d002      	beq.n	8006960 <USBD_StdEPReq+0xe6>
 800695a:	2b03      	cmp	r3, #3
 800695c:	d016      	beq.n	800698c <USBD_StdEPReq+0x112>
 800695e:	e030      	b.n	80069c2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006960:	7bbb      	ldrb	r3, [r7, #14]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00d      	beq.n	8006982 <USBD_StdEPReq+0x108>
 8006966:	7bbb      	ldrb	r3, [r7, #14]
 8006968:	2b80      	cmp	r3, #128	@ 0x80
 800696a:	d00a      	beq.n	8006982 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800696c:	7bbb      	ldrb	r3, [r7, #14]
 800696e:	4619      	mov	r1, r3
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f001 f8db 	bl	8007b2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006976:	2180      	movs	r1, #128	@ 0x80
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f001 f8d7 	bl	8007b2c <USBD_LL_StallEP>
 800697e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006980:	e025      	b.n	80069ce <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006982:	6839      	ldr	r1, [r7, #0]
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fc33 	bl	80071f0 <USBD_CtlError>
              break;
 800698a:	e020      	b.n	80069ce <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	885b      	ldrh	r3, [r3, #2]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d11b      	bne.n	80069cc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006994:	7bbb      	ldrb	r3, [r7, #14]
 8006996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800699a:	2b00      	cmp	r3, #0
 800699c:	d004      	beq.n	80069a8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800699e:	7bbb      	ldrb	r3, [r7, #14]
 80069a0:	4619      	mov	r1, r3
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f001 f8e1 	bl	8007b6a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fcec 	bl	8007386 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	6839      	ldr	r1, [r7, #0]
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	4798      	blx	r3
 80069bc:	4603      	mov	r3, r0
 80069be:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80069c0:	e004      	b.n	80069cc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80069c2:	6839      	ldr	r1, [r7, #0]
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fc13 	bl	80071f0 <USBD_CtlError>
              break;
 80069ca:	e000      	b.n	80069ce <USBD_StdEPReq+0x154>
              break;
 80069cc:	bf00      	nop
          }
          break;
 80069ce:	e0ab      	b.n	8006b28 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d002      	beq.n	80069e2 <USBD_StdEPReq+0x168>
 80069dc:	2b03      	cmp	r3, #3
 80069de:	d032      	beq.n	8006a46 <USBD_StdEPReq+0x1cc>
 80069e0:	e097      	b.n	8006b12 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80069e2:	7bbb      	ldrb	r3, [r7, #14]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d007      	beq.n	80069f8 <USBD_StdEPReq+0x17e>
 80069e8:	7bbb      	ldrb	r3, [r7, #14]
 80069ea:	2b80      	cmp	r3, #128	@ 0x80
 80069ec:	d004      	beq.n	80069f8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80069ee:	6839      	ldr	r1, [r7, #0]
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fbfd 	bl	80071f0 <USBD_CtlError>
                break;
 80069f6:	e091      	b.n	8006b1c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	da0b      	bge.n	8006a18 <USBD_StdEPReq+0x19e>
 8006a00:	7bbb      	ldrb	r3, [r7, #14]
 8006a02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a06:	4613      	mov	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	3310      	adds	r3, #16
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	4413      	add	r3, r2
 8006a14:	3304      	adds	r3, #4
 8006a16:	e00b      	b.n	8006a30 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a18:	7bbb      	ldrb	r3, [r7, #14]
 8006a1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a1e:	4613      	mov	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4413      	add	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	3304      	adds	r3, #4
 8006a30:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2200      	movs	r2, #0
 8006a36:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fc47 	bl	80072d2 <USBD_CtlSendData>
              break;
 8006a44:	e06a      	b.n	8006b1c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006a46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	da11      	bge.n	8006a72 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006a4e:	7bbb      	ldrb	r3, [r7, #14]
 8006a50:	f003 020f 	and.w	r2, r3, #15
 8006a54:	6879      	ldr	r1, [r7, #4]
 8006a56:	4613      	mov	r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	440b      	add	r3, r1
 8006a60:	3324      	adds	r3, #36	@ 0x24
 8006a62:	881b      	ldrh	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d117      	bne.n	8006a98 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006a68:	6839      	ldr	r1, [r7, #0]
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 fbc0 	bl	80071f0 <USBD_CtlError>
                  break;
 8006a70:	e054      	b.n	8006b1c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006a72:	7bbb      	ldrb	r3, [r7, #14]
 8006a74:	f003 020f 	and.w	r2, r3, #15
 8006a78:	6879      	ldr	r1, [r7, #4]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	440b      	add	r3, r1
 8006a84:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d104      	bne.n	8006a98 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006a8e:	6839      	ldr	r1, [r7, #0]
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 fbad 	bl	80071f0 <USBD_CtlError>
                  break;
 8006a96:	e041      	b.n	8006b1c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	da0b      	bge.n	8006ab8 <USBD_StdEPReq+0x23e>
 8006aa0:	7bbb      	ldrb	r3, [r7, #14]
 8006aa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	3310      	adds	r3, #16
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	e00b      	b.n	8006ad0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006ab8:	7bbb      	ldrb	r3, [r7, #14]
 8006aba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006abe:	4613      	mov	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	4413      	add	r3, r2
 8006ace:	3304      	adds	r3, #4
 8006ad0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006ad2:	7bbb      	ldrb	r3, [r7, #14]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <USBD_StdEPReq+0x264>
 8006ad8:	7bbb      	ldrb	r3, [r7, #14]
 8006ada:	2b80      	cmp	r3, #128	@ 0x80
 8006adc:	d103      	bne.n	8006ae6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	e00e      	b.n	8006b04 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006ae6:	7bbb      	ldrb	r3, [r7, #14]
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f001 f85c 	bl	8007ba8 <USBD_LL_IsStallEP>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2201      	movs	r2, #1
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	e002      	b.n	8006b04 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	2200      	movs	r2, #0
 8006b02:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2202      	movs	r2, #2
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fbe1 	bl	80072d2 <USBD_CtlSendData>
              break;
 8006b10:	e004      	b.n	8006b1c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006b12:	6839      	ldr	r1, [r7, #0]
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 fb6b 	bl	80071f0 <USBD_CtlError>
              break;
 8006b1a:	bf00      	nop
          }
          break;
 8006b1c:	e004      	b.n	8006b28 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006b1e:	6839      	ldr	r1, [r7, #0]
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fb65 	bl	80071f0 <USBD_CtlError>
          break;
 8006b26:	bf00      	nop
      }
      break;
 8006b28:	e004      	b.n	8006b34 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006b2a:	6839      	ldr	r1, [r7, #0]
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fb5f 	bl	80071f0 <USBD_CtlError>
      break;
 8006b32:	bf00      	nop
  }

  return ret;
 8006b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3710      	adds	r7, #16
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006b52:	2300      	movs	r3, #0
 8006b54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	885b      	ldrh	r3, [r3, #2]
 8006b5a:	0a1b      	lsrs	r3, r3, #8
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	2b0e      	cmp	r3, #14
 8006b62:	f200 8152 	bhi.w	8006e0a <USBD_GetDescriptor+0x2ca>
 8006b66:	a201      	add	r2, pc, #4	@ (adr r2, 8006b6c <USBD_GetDescriptor+0x2c>)
 8006b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6c:	08006bdd 	.word	0x08006bdd
 8006b70:	08006bf5 	.word	0x08006bf5
 8006b74:	08006c35 	.word	0x08006c35
 8006b78:	08006e0b 	.word	0x08006e0b
 8006b7c:	08006e0b 	.word	0x08006e0b
 8006b80:	08006dab 	.word	0x08006dab
 8006b84:	08006dd7 	.word	0x08006dd7
 8006b88:	08006e0b 	.word	0x08006e0b
 8006b8c:	08006e0b 	.word	0x08006e0b
 8006b90:	08006e0b 	.word	0x08006e0b
 8006b94:	08006e0b 	.word	0x08006e0b
 8006b98:	08006e0b 	.word	0x08006e0b
 8006b9c:	08006e0b 	.word	0x08006e0b
 8006ba0:	08006e0b 	.word	0x08006e0b
 8006ba4:	08006ba9 	.word	0x08006ba9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00b      	beq.n	8006bcc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bba:	69db      	ldr	r3, [r3, #28]
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	7c12      	ldrb	r2, [r2, #16]
 8006bc0:	f107 0108 	add.w	r1, r7, #8
 8006bc4:	4610      	mov	r0, r2
 8006bc6:	4798      	blx	r3
 8006bc8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006bca:	e126      	b.n	8006e1a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 fb0e 	bl	80071f0 <USBD_CtlError>
        err++;
 8006bd4:	7afb      	ldrb	r3, [r7, #11]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	72fb      	strb	r3, [r7, #11]
      break;
 8006bda:	e11e      	b.n	8006e1a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	7c12      	ldrb	r2, [r2, #16]
 8006be8:	f107 0108 	add.w	r1, r7, #8
 8006bec:	4610      	mov	r0, r2
 8006bee:	4798      	blx	r3
 8006bf0:	60f8      	str	r0, [r7, #12]
      break;
 8006bf2:	e112      	b.n	8006e1a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	7c1b      	ldrb	r3, [r3, #16]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10d      	bne.n	8006c18 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c04:	f107 0208 	add.w	r2, r7, #8
 8006c08:	4610      	mov	r0, r2
 8006c0a:	4798      	blx	r3
 8006c0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3301      	adds	r3, #1
 8006c12:	2202      	movs	r2, #2
 8006c14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006c16:	e100      	b.n	8006e1a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	f107 0208 	add.w	r2, r7, #8
 8006c24:	4610      	mov	r0, r2
 8006c26:	4798      	blx	r3
 8006c28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	2202      	movs	r2, #2
 8006c30:	701a      	strb	r2, [r3, #0]
      break;
 8006c32:	e0f2      	b.n	8006e1a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	885b      	ldrh	r3, [r3, #2]
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b05      	cmp	r3, #5
 8006c3c:	f200 80ac 	bhi.w	8006d98 <USBD_GetDescriptor+0x258>
 8006c40:	a201      	add	r2, pc, #4	@ (adr r2, 8006c48 <USBD_GetDescriptor+0x108>)
 8006c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c46:	bf00      	nop
 8006c48:	08006c61 	.word	0x08006c61
 8006c4c:	08006c95 	.word	0x08006c95
 8006c50:	08006cc9 	.word	0x08006cc9
 8006c54:	08006cfd 	.word	0x08006cfd
 8006c58:	08006d31 	.word	0x08006d31
 8006c5c:	08006d65 	.word	0x08006d65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00b      	beq.n	8006c84 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	7c12      	ldrb	r2, [r2, #16]
 8006c78:	f107 0108 	add.w	r1, r7, #8
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	4798      	blx	r3
 8006c80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c82:	e091      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fab2 	bl	80071f0 <USBD_CtlError>
            err++;
 8006c8c:	7afb      	ldrb	r3, [r7, #11]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	72fb      	strb	r3, [r7, #11]
          break;
 8006c92:	e089      	b.n	8006da8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00b      	beq.n	8006cb8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	7c12      	ldrb	r2, [r2, #16]
 8006cac:	f107 0108 	add.w	r1, r7, #8
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	4798      	blx	r3
 8006cb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cb6:	e077      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006cb8:	6839      	ldr	r1, [r7, #0]
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 fa98 	bl	80071f0 <USBD_CtlError>
            err++;
 8006cc0:	7afb      	ldrb	r3, [r7, #11]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	72fb      	strb	r3, [r7, #11]
          break;
 8006cc6:	e06f      	b.n	8006da8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00b      	beq.n	8006cec <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	7c12      	ldrb	r2, [r2, #16]
 8006ce0:	f107 0108 	add.w	r1, r7, #8
 8006ce4:	4610      	mov	r0, r2
 8006ce6:	4798      	blx	r3
 8006ce8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006cea:	e05d      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fa7e 	bl	80071f0 <USBD_CtlError>
            err++;
 8006cf4:	7afb      	ldrb	r3, [r7, #11]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	72fb      	strb	r3, [r7, #11]
          break;
 8006cfa:	e055      	b.n	8006da8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00b      	beq.n	8006d20 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	687a      	ldr	r2, [r7, #4]
 8006d12:	7c12      	ldrb	r2, [r2, #16]
 8006d14:	f107 0108 	add.w	r1, r7, #8
 8006d18:	4610      	mov	r0, r2
 8006d1a:	4798      	blx	r3
 8006d1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d1e:	e043      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d20:	6839      	ldr	r1, [r7, #0]
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fa64 	bl	80071f0 <USBD_CtlError>
            err++;
 8006d28:	7afb      	ldrb	r3, [r7, #11]
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	72fb      	strb	r3, [r7, #11]
          break;
 8006d2e:	e03b      	b.n	8006da8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00b      	beq.n	8006d54 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	7c12      	ldrb	r2, [r2, #16]
 8006d48:	f107 0108 	add.w	r1, r7, #8
 8006d4c:	4610      	mov	r0, r2
 8006d4e:	4798      	blx	r3
 8006d50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d52:	e029      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d54:	6839      	ldr	r1, [r7, #0]
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 fa4a 	bl	80071f0 <USBD_CtlError>
            err++;
 8006d5c:	7afb      	ldrb	r3, [r7, #11]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	72fb      	strb	r3, [r7, #11]
          break;
 8006d62:	e021      	b.n	8006da8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00b      	beq.n	8006d88 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d76:	699b      	ldr	r3, [r3, #24]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	7c12      	ldrb	r2, [r2, #16]
 8006d7c:	f107 0108 	add.w	r1, r7, #8
 8006d80:	4610      	mov	r0, r2
 8006d82:	4798      	blx	r3
 8006d84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d86:	e00f      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d88:	6839      	ldr	r1, [r7, #0]
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fa30 	bl	80071f0 <USBD_CtlError>
            err++;
 8006d90:	7afb      	ldrb	r3, [r7, #11]
 8006d92:	3301      	adds	r3, #1
 8006d94:	72fb      	strb	r3, [r7, #11]
          break;
 8006d96:	e007      	b.n	8006da8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 fa28 	bl	80071f0 <USBD_CtlError>
          err++;
 8006da0:	7afb      	ldrb	r3, [r7, #11]
 8006da2:	3301      	adds	r3, #1
 8006da4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006da6:	bf00      	nop
      }
      break;
 8006da8:	e037      	b.n	8006e1a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	7c1b      	ldrb	r3, [r3, #16]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d109      	bne.n	8006dc6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dba:	f107 0208 	add.w	r2, r7, #8
 8006dbe:	4610      	mov	r0, r2
 8006dc0:	4798      	blx	r3
 8006dc2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006dc4:	e029      	b.n	8006e1a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006dc6:	6839      	ldr	r1, [r7, #0]
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fa11 	bl	80071f0 <USBD_CtlError>
        err++;
 8006dce:	7afb      	ldrb	r3, [r7, #11]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	72fb      	strb	r3, [r7, #11]
      break;
 8006dd4:	e021      	b.n	8006e1a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	7c1b      	ldrb	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10d      	bne.n	8006dfa <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de6:	f107 0208 	add.w	r2, r7, #8
 8006dea:	4610      	mov	r0, r2
 8006dec:	4798      	blx	r3
 8006dee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	3301      	adds	r3, #1
 8006df4:	2207      	movs	r2, #7
 8006df6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006df8:	e00f      	b.n	8006e1a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006dfa:	6839      	ldr	r1, [r7, #0]
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 f9f7 	bl	80071f0 <USBD_CtlError>
        err++;
 8006e02:	7afb      	ldrb	r3, [r7, #11]
 8006e04:	3301      	adds	r3, #1
 8006e06:	72fb      	strb	r3, [r7, #11]
      break;
 8006e08:	e007      	b.n	8006e1a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006e0a:	6839      	ldr	r1, [r7, #0]
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f9ef 	bl	80071f0 <USBD_CtlError>
      err++;
 8006e12:	7afb      	ldrb	r3, [r7, #11]
 8006e14:	3301      	adds	r3, #1
 8006e16:	72fb      	strb	r3, [r7, #11]
      break;
 8006e18:	bf00      	nop
  }

  if (err != 0U)
 8006e1a:	7afb      	ldrb	r3, [r7, #11]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d11e      	bne.n	8006e5e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	88db      	ldrh	r3, [r3, #6]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d016      	beq.n	8006e56 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006e28:	893b      	ldrh	r3, [r7, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00e      	beq.n	8006e4c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	88da      	ldrh	r2, [r3, #6]
 8006e32:	893b      	ldrh	r3, [r7, #8]
 8006e34:	4293      	cmp	r3, r2
 8006e36:	bf28      	it	cs
 8006e38:	4613      	movcs	r3, r2
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006e3e:	893b      	ldrh	r3, [r7, #8]
 8006e40:	461a      	mov	r2, r3
 8006e42:	68f9      	ldr	r1, [r7, #12]
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 fa44 	bl	80072d2 <USBD_CtlSendData>
 8006e4a:	e009      	b.n	8006e60 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006e4c:	6839      	ldr	r1, [r7, #0]
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 f9ce 	bl	80071f0 <USBD_CtlError>
 8006e54:	e004      	b.n	8006e60 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fa95 	bl	8007386 <USBD_CtlSendStatus>
 8006e5c:	e000      	b.n	8006e60 <USBD_GetDescriptor+0x320>
    return;
 8006e5e:	bf00      	nop
  }
}
 8006e60:	3710      	adds	r7, #16
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop

08006e68 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	889b      	ldrh	r3, [r3, #4]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d131      	bne.n	8006ede <USBD_SetAddress+0x76>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	88db      	ldrh	r3, [r3, #6]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d12d      	bne.n	8006ede <USBD_SetAddress+0x76>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	885b      	ldrh	r3, [r3, #2]
 8006e86:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e88:	d829      	bhi.n	8006ede <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	885b      	ldrh	r3, [r3, #2]
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e94:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d104      	bne.n	8006eac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006ea2:	6839      	ldr	r1, [r7, #0]
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f9a3 	bl	80071f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006eaa:	e01d      	b.n	8006ee8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	7bfa      	ldrb	r2, [r7, #15]
 8006eb0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006eb4:	7bfb      	ldrb	r3, [r7, #15]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fea1 	bl	8007c00 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fa61 	bl	8007386 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006ec4:	7bfb      	ldrb	r3, [r7, #15]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d004      	beq.n	8006ed4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2202      	movs	r2, #2
 8006ece:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ed2:	e009      	b.n	8006ee8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006edc:	e004      	b.n	8006ee8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006ede:	6839      	ldr	r1, [r7, #0]
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f985 	bl	80071f0 <USBD_CtlError>
  }
}
 8006ee6:	bf00      	nop
 8006ee8:	bf00      	nop
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006efa:	2300      	movs	r3, #0
 8006efc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	885b      	ldrh	r3, [r3, #2]
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	4b4c      	ldr	r3, [pc, #304]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006f08:	4b4b      	ldr	r3, [pc, #300]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d905      	bls.n	8006f1c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006f10:	6839      	ldr	r1, [r7, #0]
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f96c 	bl	80071f0 <USBD_CtlError>
    return USBD_FAIL;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e088      	b.n	800702e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d002      	beq.n	8006f2e <USBD_SetConfig+0x3e>
 8006f28:	2b03      	cmp	r3, #3
 8006f2a:	d025      	beq.n	8006f78 <USBD_SetConfig+0x88>
 8006f2c:	e071      	b.n	8007012 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006f2e:	4b42      	ldr	r3, [pc, #264]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d01c      	beq.n	8006f70 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006f36:	4b40      	ldr	r3, [pc, #256]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006f40:	4b3d      	ldr	r3, [pc, #244]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	4619      	mov	r1, r3
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7ff f990 	bl	800626c <USBD_SetClassConfig>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006f50:	7bfb      	ldrb	r3, [r7, #15]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d004      	beq.n	8006f60 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006f56:	6839      	ldr	r1, [r7, #0]
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f949 	bl	80071f0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006f5e:	e065      	b.n	800702c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 fa10 	bl	8007386 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2203      	movs	r2, #3
 8006f6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006f6e:	e05d      	b.n	800702c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 fa08 	bl	8007386 <USBD_CtlSendStatus>
      break;
 8006f76:	e059      	b.n	800702c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006f78:	4b2f      	ldr	r3, [pc, #188]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d112      	bne.n	8006fa6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2202      	movs	r2, #2
 8006f84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006f88:	4b2b      	ldr	r3, [pc, #172]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006f92:	4b29      	ldr	r3, [pc, #164]	@ (8007038 <USBD_SetConfig+0x148>)
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	4619      	mov	r1, r3
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7ff f983 	bl	80062a4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f9f1 	bl	8007386 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006fa4:	e042      	b.n	800702c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006fa6:	4b24      	ldr	r3, [pc, #144]	@ (8007038 <USBD_SetConfig+0x148>)
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d02a      	beq.n	800700a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7ff f971 	bl	80062a4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8007038 <USBD_SetConfig+0x148>)
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8007038 <USBD_SetConfig+0x148>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7ff f94a 	bl	800626c <USBD_SetClassConfig>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006fdc:	7bfb      	ldrb	r3, [r7, #15]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00f      	beq.n	8007002 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 f903 	bl	80071f0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7ff f956 	bl	80062a4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2202      	movs	r2, #2
 8006ffc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007000:	e014      	b.n	800702c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f9bf 	bl	8007386 <USBD_CtlSendStatus>
      break;
 8007008:	e010      	b.n	800702c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f9bb 	bl	8007386 <USBD_CtlSendStatus>
      break;
 8007010:	e00c      	b.n	800702c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f8eb 	bl	80071f0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800701a:	4b07      	ldr	r3, [pc, #28]	@ (8007038 <USBD_SetConfig+0x148>)
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	4619      	mov	r1, r3
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f7ff f93f 	bl	80062a4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007026:	2303      	movs	r3, #3
 8007028:	73fb      	strb	r3, [r7, #15]
      break;
 800702a:	bf00      	nop
  }

  return ret;
 800702c:	7bfb      	ldrb	r3, [r7, #15]
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	2000028c 	.word	0x2000028c

0800703c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	88db      	ldrh	r3, [r3, #6]
 800704a:	2b01      	cmp	r3, #1
 800704c:	d004      	beq.n	8007058 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800704e:	6839      	ldr	r1, [r7, #0]
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f8cd 	bl	80071f0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007056:	e023      	b.n	80070a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800705e:	b2db      	uxtb	r3, r3
 8007060:	2b02      	cmp	r3, #2
 8007062:	dc02      	bgt.n	800706a <USBD_GetConfig+0x2e>
 8007064:	2b00      	cmp	r3, #0
 8007066:	dc03      	bgt.n	8007070 <USBD_GetConfig+0x34>
 8007068:	e015      	b.n	8007096 <USBD_GetConfig+0x5a>
 800706a:	2b03      	cmp	r3, #3
 800706c:	d00b      	beq.n	8007086 <USBD_GetConfig+0x4a>
 800706e:	e012      	b.n	8007096 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3308      	adds	r3, #8
 800707a:	2201      	movs	r2, #1
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f927 	bl	80072d2 <USBD_CtlSendData>
        break;
 8007084:	e00c      	b.n	80070a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	3304      	adds	r3, #4
 800708a:	2201      	movs	r2, #1
 800708c:	4619      	mov	r1, r3
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f91f 	bl	80072d2 <USBD_CtlSendData>
        break;
 8007094:	e004      	b.n	80070a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007096:	6839      	ldr	r1, [r7, #0]
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 f8a9 	bl	80071f0 <USBD_CtlError>
        break;
 800709e:	bf00      	nop
}
 80070a0:	bf00      	nop
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	3b01      	subs	r3, #1
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d81e      	bhi.n	80070fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	88db      	ldrh	r3, [r3, #6]
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d004      	beq.n	80070d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80070c8:	6839      	ldr	r1, [r7, #0]
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f890 	bl	80071f0 <USBD_CtlError>
        break;
 80070d0:	e01a      	b.n	8007108 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d005      	beq.n	80070ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f043 0202 	orr.w	r2, r3, #2
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	330c      	adds	r3, #12
 80070f2:	2202      	movs	r2, #2
 80070f4:	4619      	mov	r1, r3
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 f8eb 	bl	80072d2 <USBD_CtlSendData>
      break;
 80070fc:	e004      	b.n	8007108 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 f875 	bl	80071f0 <USBD_CtlError>
      break;
 8007106:	bf00      	nop
  }
}
 8007108:	bf00      	nop
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	885b      	ldrh	r3, [r3, #2]
 800711e:	2b01      	cmp	r3, #1
 8007120:	d106      	bne.n	8007130 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2201      	movs	r2, #1
 8007126:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f92b 	bl	8007386 <USBD_CtlSendStatus>
  }
}
 8007130:	bf00      	nop
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007148:	b2db      	uxtb	r3, r3
 800714a:	3b01      	subs	r3, #1
 800714c:	2b02      	cmp	r3, #2
 800714e:	d80b      	bhi.n	8007168 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	885b      	ldrh	r3, [r3, #2]
 8007154:	2b01      	cmp	r3, #1
 8007156:	d10c      	bne.n	8007172 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f910 	bl	8007386 <USBD_CtlSendStatus>
      }
      break;
 8007166:	e004      	b.n	8007172 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007168:	6839      	ldr	r1, [r7, #0]
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f840 	bl	80071f0 <USBD_CtlError>
      break;
 8007170:	e000      	b.n	8007174 <USBD_ClrFeature+0x3c>
      break;
 8007172:	bf00      	nop
  }
}
 8007174:	bf00      	nop
 8007176:	3708      	adds	r7, #8
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	781a      	ldrb	r2, [r3, #0]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	3301      	adds	r3, #1
 8007196:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	781a      	ldrb	r2, [r3, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	3301      	adds	r3, #1
 80071a4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f7ff fa90 	bl	80066cc <SWAPBYTE>
 80071ac:	4603      	mov	r3, r0
 80071ae:	461a      	mov	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	3301      	adds	r3, #1
 80071b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	3301      	adds	r3, #1
 80071be:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f7ff fa83 	bl	80066cc <SWAPBYTE>
 80071c6:	4603      	mov	r3, r0
 80071c8:	461a      	mov	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	3301      	adds	r3, #1
 80071d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3301      	adds	r3, #1
 80071d8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f7ff fa76 	bl	80066cc <SWAPBYTE>
 80071e0:	4603      	mov	r3, r0
 80071e2:	461a      	mov	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	80da      	strh	r2, [r3, #6]
}
 80071e8:	bf00      	nop
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80071fa:	2180      	movs	r1, #128	@ 0x80
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fc95 	bl	8007b2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007202:	2100      	movs	r1, #0
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fc91 	bl	8007b2c <USBD_LL_StallEP>
}
 800720a:	bf00      	nop
 800720c:	3708      	adds	r7, #8
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b086      	sub	sp, #24
 8007216:	af00      	add	r7, sp, #0
 8007218:	60f8      	str	r0, [r7, #12]
 800721a:	60b9      	str	r1, [r7, #8]
 800721c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d036      	beq.n	8007296 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800722c:	6938      	ldr	r0, [r7, #16]
 800722e:	f000 f836 	bl	800729e <USBD_GetLen>
 8007232:	4603      	mov	r3, r0
 8007234:	3301      	adds	r3, #1
 8007236:	b29b      	uxth	r3, r3
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007240:	7dfb      	ldrb	r3, [r7, #23]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	4413      	add	r3, r2
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	7812      	ldrb	r2, [r2, #0]
 800724a:	701a      	strb	r2, [r3, #0]
  idx++;
 800724c:	7dfb      	ldrb	r3, [r7, #23]
 800724e:	3301      	adds	r3, #1
 8007250:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007252:	7dfb      	ldrb	r3, [r7, #23]
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	4413      	add	r3, r2
 8007258:	2203      	movs	r2, #3
 800725a:	701a      	strb	r2, [r3, #0]
  idx++;
 800725c:	7dfb      	ldrb	r3, [r7, #23]
 800725e:	3301      	adds	r3, #1
 8007260:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007262:	e013      	b.n	800728c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007264:	7dfb      	ldrb	r3, [r7, #23]
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	4413      	add	r3, r2
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	7812      	ldrb	r2, [r2, #0]
 800726e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	3301      	adds	r3, #1
 8007274:	613b      	str	r3, [r7, #16]
    idx++;
 8007276:	7dfb      	ldrb	r3, [r7, #23]
 8007278:	3301      	adds	r3, #1
 800727a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800727c:	7dfb      	ldrb	r3, [r7, #23]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	4413      	add	r3, r2
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]
    idx++;
 8007286:	7dfb      	ldrb	r3, [r7, #23]
 8007288:	3301      	adds	r3, #1
 800728a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1e7      	bne.n	8007264 <USBD_GetString+0x52>
 8007294:	e000      	b.n	8007298 <USBD_GetString+0x86>
    return;
 8007296:	bf00      	nop
  }
}
 8007298:	3718      	adds	r7, #24
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800729e:	b480      	push	{r7}
 80072a0:	b085      	sub	sp, #20
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80072a6:	2300      	movs	r3, #0
 80072a8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80072ae:	e005      	b.n	80072bc <USBD_GetLen+0x1e>
  {
    len++;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	3301      	adds	r3, #1
 80072b4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	3301      	adds	r3, #1
 80072ba:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1f5      	bne.n	80072b0 <USBD_GetLen+0x12>
  }

  return len;
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80072d2:	b580      	push	{r7, lr}
 80072d4:	b084      	sub	sp, #16
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	60f8      	str	r0, [r7, #12]
 80072da:	60b9      	str	r1, [r7, #8]
 80072dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2202      	movs	r2, #2
 80072e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	2100      	movs	r1, #0
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 fca0 	bl	8007c3e <USBD_LL_Transmit>

  return USBD_OK;
 80072fe:	2300      	movs	r3, #0
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	68ba      	ldr	r2, [r7, #8]
 8007318:	2100      	movs	r1, #0
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 fc8f 	bl	8007c3e <USBD_LL_Transmit>

  return USBD_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	60f8      	str	r0, [r7, #12]
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2203      	movs	r2, #3
 800733a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	2100      	movs	r1, #0
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 fc93 	bl	8007c80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	2100      	movs	r1, #0
 8007376:	68f8      	ldr	r0, [r7, #12]
 8007378:	f000 fc82 	bl	8007c80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}

08007386 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007386:	b580      	push	{r7, lr}
 8007388:	b082      	sub	sp, #8
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2204      	movs	r2, #4
 8007392:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007396:	2300      	movs	r3, #0
 8007398:	2200      	movs	r2, #0
 800739a:	2100      	movs	r1, #0
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 fc4e 	bl	8007c3e <USBD_LL_Transmit>

  return USBD_OK;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2205      	movs	r2, #5
 80073b8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073bc:	2300      	movs	r3, #0
 80073be:	2200      	movs	r2, #0
 80073c0:	2100      	movs	r1, #0
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fc5c 	bl	8007c80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3708      	adds	r7, #8
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
	...

080073d4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80073d8:	2200      	movs	r2, #0
 80073da:	4912      	ldr	r1, [pc, #72]	@ (8007424 <MX_USB_Device_Init+0x50>)
 80073dc:	4812      	ldr	r0, [pc, #72]	@ (8007428 <MX_USB_Device_Init+0x54>)
 80073de:	f7fe fed7 	bl	8006190 <USBD_Init>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d001      	beq.n	80073ec <MX_USB_Device_Init+0x18>
    Error_Handler();
 80073e8:	f7f9 f8ca 	bl	8000580 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80073ec:	490f      	ldr	r1, [pc, #60]	@ (800742c <MX_USB_Device_Init+0x58>)
 80073ee:	480e      	ldr	r0, [pc, #56]	@ (8007428 <MX_USB_Device_Init+0x54>)
 80073f0:	f7fe fefe 	bl	80061f0 <USBD_RegisterClass>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80073fa:	f7f9 f8c1 	bl	8000580 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80073fe:	490c      	ldr	r1, [pc, #48]	@ (8007430 <MX_USB_Device_Init+0x5c>)
 8007400:	4809      	ldr	r0, [pc, #36]	@ (8007428 <MX_USB_Device_Init+0x54>)
 8007402:	f7fe fe1f 	bl	8006044 <USBD_CDC_RegisterInterface>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800740c:	f7f9 f8b8 	bl	8000580 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8007410:	4805      	ldr	r0, [pc, #20]	@ (8007428 <MX_USB_Device_Init+0x54>)
 8007412:	f7fe ff14 	bl	800623e <USBD_Start>
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d001      	beq.n	8007420 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800741c:	f7f9 f8b0 	bl	8000580 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8007420:	bf00      	nop
 8007422:	bd80      	pop	{r7, pc}
 8007424:	20000130 	.word	0x20000130
 8007428:	20000290 	.word	0x20000290
 800742c:	20000018 	.word	0x20000018
 8007430:	2000011c 	.word	0x2000011c

08007434 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007438:	2200      	movs	r2, #0
 800743a:	4905      	ldr	r1, [pc, #20]	@ (8007450 <CDC_Init_FS+0x1c>)
 800743c:	4805      	ldr	r0, [pc, #20]	@ (8007454 <CDC_Init_FS+0x20>)
 800743e:	f7fe fe16 	bl	800606e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007442:	4905      	ldr	r1, [pc, #20]	@ (8007458 <CDC_Init_FS+0x24>)
 8007444:	4803      	ldr	r0, [pc, #12]	@ (8007454 <CDC_Init_FS+0x20>)
 8007446:	f7fe fe30 	bl	80060aa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800744a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800744c:	4618      	mov	r0, r3
 800744e:	bd80      	pop	{r7, pc}
 8007450:	20000d60 	.word	0x20000d60
 8007454:	20000290 	.word	0x20000290
 8007458:	20000560 	.word	0x20000560

0800745c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800745c:	b480      	push	{r7}
 800745e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007460:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007462:	4618      	mov	r0, r3
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	4603      	mov	r3, r0
 8007474:	6039      	str	r1, [r7, #0]
 8007476:	71fb      	strb	r3, [r7, #7]
 8007478:	4613      	mov	r3, r2
 800747a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2b23      	cmp	r3, #35	@ 0x23
 8007480:	d84a      	bhi.n	8007518 <CDC_Control_FS+0xac>
 8007482:	a201      	add	r2, pc, #4	@ (adr r2, 8007488 <CDC_Control_FS+0x1c>)
 8007484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007488:	08007519 	.word	0x08007519
 800748c:	08007519 	.word	0x08007519
 8007490:	08007519 	.word	0x08007519
 8007494:	08007519 	.word	0x08007519
 8007498:	08007519 	.word	0x08007519
 800749c:	08007519 	.word	0x08007519
 80074a0:	08007519 	.word	0x08007519
 80074a4:	08007519 	.word	0x08007519
 80074a8:	08007519 	.word	0x08007519
 80074ac:	08007519 	.word	0x08007519
 80074b0:	08007519 	.word	0x08007519
 80074b4:	08007519 	.word	0x08007519
 80074b8:	08007519 	.word	0x08007519
 80074bc:	08007519 	.word	0x08007519
 80074c0:	08007519 	.word	0x08007519
 80074c4:	08007519 	.word	0x08007519
 80074c8:	08007519 	.word	0x08007519
 80074cc:	08007519 	.word	0x08007519
 80074d0:	08007519 	.word	0x08007519
 80074d4:	08007519 	.word	0x08007519
 80074d8:	08007519 	.word	0x08007519
 80074dc:	08007519 	.word	0x08007519
 80074e0:	08007519 	.word	0x08007519
 80074e4:	08007519 	.word	0x08007519
 80074e8:	08007519 	.word	0x08007519
 80074ec:	08007519 	.word	0x08007519
 80074f0:	08007519 	.word	0x08007519
 80074f4:	08007519 	.word	0x08007519
 80074f8:	08007519 	.word	0x08007519
 80074fc:	08007519 	.word	0x08007519
 8007500:	08007519 	.word	0x08007519
 8007504:	08007519 	.word	0x08007519
 8007508:	08007519 	.word	0x08007519
 800750c:	08007519 	.word	0x08007519
 8007510:	08007519 	.word	0x08007519
 8007514:	08007519 	.word	0x08007519
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007518:	bf00      	nop
  }

  return (USBD_OK);
 800751a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800751c:	4618      	mov	r0, r3
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007532:	6879      	ldr	r1, [r7, #4]
 8007534:	4805      	ldr	r0, [pc, #20]	@ (800754c <CDC_Receive_FS+0x24>)
 8007536:	f7fe fdb8 	bl	80060aa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800753a:	4804      	ldr	r0, [pc, #16]	@ (800754c <CDC_Receive_FS+0x24>)
 800753c:	f7fe fdfe 	bl	800613c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007540:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007542:	4618      	mov	r0, r3
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000290 	.word	0x20000290

08007550 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	460b      	mov	r3, r1
 800755a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800755c:	2300      	movs	r3, #0
 800755e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007560:	4b0d      	ldr	r3, [pc, #52]	@ (8007598 <CDC_Transmit_FS+0x48>)
 8007562:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007566:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007572:	2301      	movs	r3, #1
 8007574:	e00b      	b.n	800758e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007576:	887b      	ldrh	r3, [r7, #2]
 8007578:	461a      	mov	r2, r3
 800757a:	6879      	ldr	r1, [r7, #4]
 800757c:	4806      	ldr	r0, [pc, #24]	@ (8007598 <CDC_Transmit_FS+0x48>)
 800757e:	f7fe fd76 	bl	800606e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007582:	4805      	ldr	r0, [pc, #20]	@ (8007598 <CDC_Transmit_FS+0x48>)
 8007584:	f7fe fdaa 	bl	80060dc <USBD_CDC_TransmitPacket>
 8007588:	4603      	mov	r3, r0
 800758a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	20000290 	.word	0x20000290

0800759c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800759c:	b480      	push	{r7}
 800759e:	b087      	sub	sp, #28
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	60f8      	str	r0, [r7, #12]
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	4613      	mov	r3, r2
 80075a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80075ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	371c      	adds	r7, #28
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
	...

080075c0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	6039      	str	r1, [r7, #0]
 80075ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2212      	movs	r2, #18
 80075d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80075d2:	4b03      	ldr	r3, [pc, #12]	@ (80075e0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	20000150 	.word	0x20000150

080075e4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	4603      	mov	r3, r0
 80075ec:	6039      	str	r1, [r7, #0]
 80075ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	2204      	movs	r2, #4
 80075f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80075f6:	4b03      	ldr	r3, [pc, #12]	@ (8007604 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	20000164 	.word	0x20000164

08007608 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	4603      	mov	r3, r0
 8007610:	6039      	str	r1, [r7, #0]
 8007612:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007614:	79fb      	ldrb	r3, [r7, #7]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d105      	bne.n	8007626 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800761a:	683a      	ldr	r2, [r7, #0]
 800761c:	4907      	ldr	r1, [pc, #28]	@ (800763c <USBD_CDC_ProductStrDescriptor+0x34>)
 800761e:	4808      	ldr	r0, [pc, #32]	@ (8007640 <USBD_CDC_ProductStrDescriptor+0x38>)
 8007620:	f7ff fdf7 	bl	8007212 <USBD_GetString>
 8007624:	e004      	b.n	8007630 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	4904      	ldr	r1, [pc, #16]	@ (800763c <USBD_CDC_ProductStrDescriptor+0x34>)
 800762a:	4805      	ldr	r0, [pc, #20]	@ (8007640 <USBD_CDC_ProductStrDescriptor+0x38>)
 800762c:	f7ff fdf1 	bl	8007212 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007630:	4b02      	ldr	r3, [pc, #8]	@ (800763c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	20001560 	.word	0x20001560
 8007640:	080087d4 	.word	0x080087d4

08007644 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	4603      	mov	r3, r0
 800764c:	6039      	str	r1, [r7, #0]
 800764e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007650:	683a      	ldr	r2, [r7, #0]
 8007652:	4904      	ldr	r1, [pc, #16]	@ (8007664 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8007654:	4804      	ldr	r0, [pc, #16]	@ (8007668 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8007656:	f7ff fddc 	bl	8007212 <USBD_GetString>
  return USBD_StrDesc;
 800765a:	4b02      	ldr	r3, [pc, #8]	@ (8007664 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	20001560 	.word	0x20001560
 8007668:	080087ec 	.word	0x080087ec

0800766c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	6039      	str	r1, [r7, #0]
 8007676:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	221a      	movs	r2, #26
 800767c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800767e:	f000 f843 	bl	8007708 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8007682:	4b02      	ldr	r3, [pc, #8]	@ (800768c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	20000168 	.word	0x20000168

08007690 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	4603      	mov	r3, r0
 8007698:	6039      	str	r1, [r7, #0]
 800769a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800769c:	79fb      	ldrb	r3, [r7, #7]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d105      	bne.n	80076ae <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80076a2:	683a      	ldr	r2, [r7, #0]
 80076a4:	4907      	ldr	r1, [pc, #28]	@ (80076c4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80076a6:	4808      	ldr	r0, [pc, #32]	@ (80076c8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80076a8:	f7ff fdb3 	bl	8007212 <USBD_GetString>
 80076ac:	e004      	b.n	80076b8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80076ae:	683a      	ldr	r2, [r7, #0]
 80076b0:	4904      	ldr	r1, [pc, #16]	@ (80076c4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80076b2:	4805      	ldr	r0, [pc, #20]	@ (80076c8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80076b4:	f7ff fdad 	bl	8007212 <USBD_GetString>
  }
  return USBD_StrDesc;
 80076b8:	4b02      	ldr	r3, [pc, #8]	@ (80076c4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	20001560 	.word	0x20001560
 80076c8:	08008800 	.word	0x08008800

080076cc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	4603      	mov	r3, r0
 80076d4:	6039      	str	r1, [r7, #0]
 80076d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80076d8:	79fb      	ldrb	r3, [r7, #7]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d105      	bne.n	80076ea <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	4907      	ldr	r1, [pc, #28]	@ (8007700 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80076e2:	4808      	ldr	r0, [pc, #32]	@ (8007704 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80076e4:	f7ff fd95 	bl	8007212 <USBD_GetString>
 80076e8:	e004      	b.n	80076f4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80076ea:	683a      	ldr	r2, [r7, #0]
 80076ec:	4904      	ldr	r1, [pc, #16]	@ (8007700 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80076ee:	4805      	ldr	r0, [pc, #20]	@ (8007704 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80076f0:	f7ff fd8f 	bl	8007212 <USBD_GetString>
  }
  return USBD_StrDesc;
 80076f4:	4b02      	ldr	r3, [pc, #8]	@ (8007700 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3708      	adds	r7, #8
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}
 80076fe:	bf00      	nop
 8007700:	20001560 	.word	0x20001560
 8007704:	0800880c 	.word	0x0800880c

08007708 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800770e:	4b0f      	ldr	r3, [pc, #60]	@ (800774c <Get_SerialNum+0x44>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007714:	4b0e      	ldr	r3, [pc, #56]	@ (8007750 <Get_SerialNum+0x48>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800771a:	4b0e      	ldr	r3, [pc, #56]	@ (8007754 <Get_SerialNum+0x4c>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4413      	add	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d009      	beq.n	8007742 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800772e:	2208      	movs	r2, #8
 8007730:	4909      	ldr	r1, [pc, #36]	@ (8007758 <Get_SerialNum+0x50>)
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f000 f814 	bl	8007760 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007738:	2204      	movs	r2, #4
 800773a:	4908      	ldr	r1, [pc, #32]	@ (800775c <Get_SerialNum+0x54>)
 800773c:	68b8      	ldr	r0, [r7, #8]
 800773e:	f000 f80f 	bl	8007760 <IntToUnicode>
  }
}
 8007742:	bf00      	nop
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	1fff7590 	.word	0x1fff7590
 8007750:	1fff7594 	.word	0x1fff7594
 8007754:	1fff7598 	.word	0x1fff7598
 8007758:	2000016a 	.word	0x2000016a
 800775c:	2000017a 	.word	0x2000017a

08007760 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007760:	b480      	push	{r7}
 8007762:	b087      	sub	sp, #28
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	4613      	mov	r3, r2
 800776c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800776e:	2300      	movs	r3, #0
 8007770:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007772:	2300      	movs	r3, #0
 8007774:	75fb      	strb	r3, [r7, #23]
 8007776:	e027      	b.n	80077c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	0f1b      	lsrs	r3, r3, #28
 800777c:	2b09      	cmp	r3, #9
 800777e:	d80b      	bhi.n	8007798 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	0f1b      	lsrs	r3, r3, #28
 8007784:	b2da      	uxtb	r2, r3
 8007786:	7dfb      	ldrb	r3, [r7, #23]
 8007788:	005b      	lsls	r3, r3, #1
 800778a:	4619      	mov	r1, r3
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	440b      	add	r3, r1
 8007790:	3230      	adds	r2, #48	@ 0x30
 8007792:	b2d2      	uxtb	r2, r2
 8007794:	701a      	strb	r2, [r3, #0]
 8007796:	e00a      	b.n	80077ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	0f1b      	lsrs	r3, r3, #28
 800779c:	b2da      	uxtb	r2, r3
 800779e:	7dfb      	ldrb	r3, [r7, #23]
 80077a0:	005b      	lsls	r3, r3, #1
 80077a2:	4619      	mov	r1, r3
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	440b      	add	r3, r1
 80077a8:	3237      	adds	r2, #55	@ 0x37
 80077aa:	b2d2      	uxtb	r2, r2
 80077ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	011b      	lsls	r3, r3, #4
 80077b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80077b4:	7dfb      	ldrb	r3, [r7, #23]
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	3301      	adds	r3, #1
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	4413      	add	r3, r2
 80077be:	2200      	movs	r2, #0
 80077c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80077c2:	7dfb      	ldrb	r3, [r7, #23]
 80077c4:	3301      	adds	r3, #1
 80077c6:	75fb      	strb	r3, [r7, #23]
 80077c8:	7dfa      	ldrb	r2, [r7, #23]
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d3d3      	bcc.n	8007778 <IntToUnicode+0x18>
  }
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	371c      	adds	r7, #28
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
	...

080077e0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b098      	sub	sp, #96	@ 0x60
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80077e8:	f107 030c 	add.w	r3, r7, #12
 80077ec:	2254      	movs	r2, #84	@ 0x54
 80077ee:	2100      	movs	r1, #0
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fb2f 	bl	8007e54 <memset>
  if(pcdHandle->Instance==USB)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a15      	ldr	r2, [pc, #84]	@ (8007850 <HAL_PCD_MspInit+0x70>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d123      	bne.n	8007848 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007804:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8007806:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800780a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800780c:	f107 030c 	add.w	r3, r7, #12
 8007810:	4618      	mov	r0, r3
 8007812:	f7fc f8b3 	bl	800397c <HAL_RCCEx_PeriphCLKConfig>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800781c:	f7f8 feb0 	bl	8000580 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007820:	4b0c      	ldr	r3, [pc, #48]	@ (8007854 <HAL_PCD_MspInit+0x74>)
 8007822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007824:	4a0b      	ldr	r2, [pc, #44]	@ (8007854 <HAL_PCD_MspInit+0x74>)
 8007826:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800782a:	6593      	str	r3, [r2, #88]	@ 0x58
 800782c:	4b09      	ldr	r3, [pc, #36]	@ (8007854 <HAL_PCD_MspInit+0x74>)
 800782e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007830:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007834:	60bb      	str	r3, [r7, #8]
 8007836:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007838:	2200      	movs	r2, #0
 800783a:	2100      	movs	r1, #0
 800783c:	2014      	movs	r0, #20
 800783e:	f7f9 f93c 	bl	8000aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8007842:	2014      	movs	r0, #20
 8007844:	f7f9 f953 	bl	8000aee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007848:	bf00      	nop
 800784a:	3760      	adds	r7, #96	@ 0x60
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40005c00 	.word	0x40005c00
 8007854:	40021000 	.word	0x40021000

08007858 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800786c:	4619      	mov	r1, r3
 800786e:	4610      	mov	r0, r2
 8007870:	f7fe fd30 	bl	80062d4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800788e:	78fa      	ldrb	r2, [r7, #3]
 8007890:	6879      	ldr	r1, [r7, #4]
 8007892:	4613      	mov	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4413      	add	r3, r2
 8007898:	00db      	lsls	r3, r3, #3
 800789a:	440b      	add	r3, r1
 800789c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	78fb      	ldrb	r3, [r7, #3]
 80078a4:	4619      	mov	r1, r3
 80078a6:	f7fe fd6a 	bl	800637e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80078aa:	bf00      	nop
 80078ac:	3708      	adds	r7, #8
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078b2:	b580      	push	{r7, lr}
 80078b4:	b082      	sub	sp, #8
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
 80078ba:	460b      	mov	r3, r1
 80078bc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80078c4:	78fa      	ldrb	r2, [r7, #3]
 80078c6:	6879      	ldr	r1, [r7, #4]
 80078c8:	4613      	mov	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	00db      	lsls	r3, r3, #3
 80078d0:	440b      	add	r3, r1
 80078d2:	3324      	adds	r3, #36	@ 0x24
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	78fb      	ldrb	r3, [r7, #3]
 80078d8:	4619      	mov	r1, r3
 80078da:	f7fe fdb3 	bl	8006444 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80078de:	bf00      	nop
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b082      	sub	sp, #8
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80078f4:	4618      	mov	r0, r3
 80078f6:	f7fe fec7 	bl	8006688 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80078fa:	bf00      	nop
 80078fc:	3708      	adds	r7, #8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800790a:	2301      	movs	r3, #1
 800790c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	795b      	ldrb	r3, [r3, #5]
 8007912:	2b02      	cmp	r3, #2
 8007914:	d001      	beq.n	800791a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007916:	f7f8 fe33 	bl	8000580 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007920:	7bfa      	ldrb	r2, [r7, #15]
 8007922:	4611      	mov	r1, r2
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe fe71 	bl	800660c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007930:	4618      	mov	r0, r3
 8007932:	f7fe fe1d 	bl	8006570 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8007936:	bf00      	nop
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
	...

08007940 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800794e:	4618      	mov	r0, r3
 8007950:	f7fe fe6c 	bl	800662c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	7a5b      	ldrb	r3, [r3, #9]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d005      	beq.n	8007968 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800795c:	4b04      	ldr	r3, [pc, #16]	@ (8007970 <HAL_PCD_SuspendCallback+0x30>)
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	4a03      	ldr	r2, [pc, #12]	@ (8007970 <HAL_PCD_SuspendCallback+0x30>)
 8007962:	f043 0306 	orr.w	r3, r3, #6
 8007966:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8007968:	bf00      	nop
 800796a:	3708      	adds	r7, #8
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	e000ed00 	.word	0xe000ed00

08007974 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	7a5b      	ldrb	r3, [r3, #9]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d007      	beq.n	8007994 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007984:	4b08      	ldr	r3, [pc, #32]	@ (80079a8 <HAL_PCD_ResumeCallback+0x34>)
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	4a07      	ldr	r2, [pc, #28]	@ (80079a8 <HAL_PCD_ResumeCallback+0x34>)
 800798a:	f023 0306 	bic.w	r3, r3, #6
 800798e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007990:	f000 f9f8 	bl	8007d84 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe fe5c 	bl	8006658 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	e000ed00 	.word	0xe000ed00

080079ac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80079b4:	4a2b      	ldr	r2, [pc, #172]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a29      	ldr	r2, [pc, #164]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079c0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80079c4:	4b27      	ldr	r3, [pc, #156]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079c6:	4a28      	ldr	r2, [pc, #160]	@ (8007a68 <USBD_LL_Init+0xbc>)
 80079c8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80079ca:	4b26      	ldr	r3, [pc, #152]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079cc:	2208      	movs	r2, #8
 80079ce:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80079d0:	4b24      	ldr	r3, [pc, #144]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079d2:	2202      	movs	r2, #2
 80079d4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80079d6:	4b23      	ldr	r3, [pc, #140]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079d8:	2202      	movs	r2, #2
 80079da:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80079dc:	4b21      	ldr	r3, [pc, #132]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079de:	2200      	movs	r2, #0
 80079e0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80079e2:	4b20      	ldr	r3, [pc, #128]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079e4:	2200      	movs	r2, #0
 80079e6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80079e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80079ee:	4b1d      	ldr	r3, [pc, #116]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80079f4:	481b      	ldr	r0, [pc, #108]	@ (8007a64 <USBD_LL_Init+0xb8>)
 80079f6:	f7f9 fccf 	bl	8001398 <HAL_PCD_Init>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8007a00:	f7f8 fdbe 	bl	8000580 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007a0a:	2318      	movs	r3, #24
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2100      	movs	r1, #0
 8007a10:	f7fb f99d 	bl	8002d4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007a1a:	2358      	movs	r3, #88	@ 0x58
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	2180      	movs	r1, #128	@ 0x80
 8007a20:	f7fb f995 	bl	8002d4e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007a2a:	23c0      	movs	r3, #192	@ 0xc0
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	2181      	movs	r1, #129	@ 0x81
 8007a30:	f7fb f98d 	bl	8002d4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007a3a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8007a3e:	2200      	movs	r2, #0
 8007a40:	2101      	movs	r1, #1
 8007a42:	f7fb f984 	bl	8002d4e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a50:	2200      	movs	r2, #0
 8007a52:	2182      	movs	r1, #130	@ 0x82
 8007a54:	f7fb f97b 	bl	8002d4e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	20001760 	.word	0x20001760
 8007a68:	40005c00 	.word	0x40005c00

08007a6c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a74:	2300      	movs	r3, #0
 8007a76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7f9 fd56 	bl	8001534 <HAL_PCD_Start>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f000 f97e 	bl	8007d90 <USBD_Get_USB_Status>
 8007a94:	4603      	mov	r3, r0
 8007a96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a98:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3710      	adds	r7, #16
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	4608      	mov	r0, r1
 8007aac:	4611      	mov	r1, r2
 8007aae:	461a      	mov	r2, r3
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	70fb      	strb	r3, [r7, #3]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70bb      	strb	r3, [r7, #2]
 8007ab8:	4613      	mov	r3, r2
 8007aba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007abc:	2300      	movs	r3, #0
 8007abe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007aca:	78bb      	ldrb	r3, [r7, #2]
 8007acc:	883a      	ldrh	r2, [r7, #0]
 8007ace:	78f9      	ldrb	r1, [r7, #3]
 8007ad0:	f7f9 fe9d 	bl	800180e <HAL_PCD_EP_Open>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
 8007ada:	4618      	mov	r0, r3
 8007adc:	f000 f958 	bl	8007d90 <USBD_Get_USB_Status>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ae4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
 8007af6:	460b      	mov	r3, r1
 8007af8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007afa:	2300      	movs	r3, #0
 8007afc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007afe:	2300      	movs	r3, #0
 8007b00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007b08:	78fa      	ldrb	r2, [r7, #3]
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7f9 fedd 	bl	80018cc <HAL_PCD_EP_Close>
 8007b12:	4603      	mov	r3, r0
 8007b14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b16:	7bfb      	ldrb	r3, [r7, #15]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 f939 	bl	8007d90 <USBD_Get_USB_Status>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b22:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	460b      	mov	r3, r1
 8007b36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007b46:	78fa      	ldrb	r2, [r7, #3]
 8007b48:	4611      	mov	r1, r2
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7f9 ff86 	bl	8001a5c <HAL_PCD_EP_SetStall>
 8007b50:	4603      	mov	r3, r0
 8007b52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b54:	7bfb      	ldrb	r3, [r7, #15]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 f91a 	bl	8007d90 <USBD_Get_USB_Status>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b60:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b084      	sub	sp, #16
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007b84:	78fa      	ldrb	r2, [r7, #3]
 8007b86:	4611      	mov	r1, r2
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7f9 ffb9 	bl	8001b00 <HAL_PCD_EP_ClrStall>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f000 f8fb 	bl	8007d90 <USBD_Get_USB_Status>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007bba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007bbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	da0b      	bge.n	8007bdc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007bc4:	78fb      	ldrb	r3, [r7, #3]
 8007bc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007bca:	68f9      	ldr	r1, [r7, #12]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4413      	add	r3, r2
 8007bd2:	00db      	lsls	r3, r3, #3
 8007bd4:	440b      	add	r3, r1
 8007bd6:	3312      	adds	r3, #18
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	e00b      	b.n	8007bf4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007bdc:	78fb      	ldrb	r3, [r7, #3]
 8007bde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007be2:	68f9      	ldr	r1, [r7, #12]
 8007be4:	4613      	mov	r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	4413      	add	r3, r2
 8007bea:	00db      	lsls	r3, r3, #3
 8007bec:	440b      	add	r3, r1
 8007bee:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8007bf2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	460b      	mov	r3, r1
 8007c0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007c1a:	78fa      	ldrb	r2, [r7, #3]
 8007c1c:	4611      	mov	r1, r2
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7f9 fdd1 	bl	80017c6 <HAL_PCD_SetAddress>
 8007c24:	4603      	mov	r3, r0
 8007c26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c28:	7bfb      	ldrb	r3, [r7, #15]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 f8b0 	bl	8007d90 <USBD_Get_USB_Status>
 8007c30:	4603      	mov	r3, r0
 8007c32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c34:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b086      	sub	sp, #24
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	607a      	str	r2, [r7, #4]
 8007c48:	603b      	str	r3, [r7, #0]
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007c5c:	7af9      	ldrb	r1, [r7, #11]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	f7f9 fec4 	bl	80019ee <HAL_PCD_EP_Transmit>
 8007c66:	4603      	mov	r3, r0
 8007c68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c6a:	7dfb      	ldrb	r3, [r7, #23]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f000 f88f 	bl	8007d90 <USBD_Get_USB_Status>
 8007c72:	4603      	mov	r3, r0
 8007c74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007c76:	7dbb      	ldrb	r3, [r7, #22]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	607a      	str	r2, [r7, #4]
 8007c8a:	603b      	str	r3, [r7, #0]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007c9e:	7af9      	ldrb	r1, [r7, #11]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	f7f9 fe5a 	bl	800195c <HAL_PCD_EP_Receive>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cac:	7dfb      	ldrb	r3, [r7, #23]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f000 f86e 	bl	8007d90 <USBD_Get_USB_Status>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007cb8:	7dbb      	ldrb	r3, [r7, #22]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b082      	sub	sp, #8
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	460b      	mov	r3, r1
 8007ccc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007cd4:	78fa      	ldrb	r2, [r7, #3]
 8007cd6:	4611      	mov	r1, r2
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7f9 fe70 	bl	80019be <HAL_PCD_EP_GetRxCount>
 8007cde:	4603      	mov	r3, r0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8007cf4:	78fb      	ldrb	r3, [r7, #3]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <HAL_PCDEx_LPM_Callback+0x18>
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d013      	beq.n	8007d26 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8007cfe:	e023      	b.n	8007d48 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	7a5b      	ldrb	r3, [r3, #9]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d007      	beq.n	8007d18 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007d08:	f000 f83c 	bl	8007d84 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007d0c:	4b10      	ldr	r3, [pc, #64]	@ (8007d50 <HAL_PCDEx_LPM_Callback+0x68>)
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	4a0f      	ldr	r2, [pc, #60]	@ (8007d50 <HAL_PCDEx_LPM_Callback+0x68>)
 8007d12:	f023 0306 	bic.w	r3, r3, #6
 8007d16:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7fe fc9a 	bl	8006658 <USBD_LL_Resume>
    break;
 8007d24:	e010      	b.n	8007d48 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7fe fc7d 	bl	800662c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	7a5b      	ldrb	r3, [r3, #9]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007d3a:	4b05      	ldr	r3, [pc, #20]	@ (8007d50 <HAL_PCDEx_LPM_Callback+0x68>)
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	4a04      	ldr	r2, [pc, #16]	@ (8007d50 <HAL_PCDEx_LPM_Callback+0x68>)
 8007d40:	f043 0306 	orr.w	r3, r3, #6
 8007d44:	6113      	str	r3, [r2, #16]
    break;
 8007d46:	bf00      	nop
}
 8007d48:	bf00      	nop
 8007d4a:	3708      	adds	r7, #8
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	e000ed00 	.word	0xe000ed00

08007d54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007d5c:	4b03      	ldr	r3, [pc, #12]	@ (8007d6c <USBD_static_malloc+0x18>)
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	370c      	adds	r7, #12
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	20001a3c 	.word	0x20001a3c

08007d70 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]

}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007d88:	f7f8 fb50 	bl	800042c <SystemClock_Config>
}
 8007d8c:	bf00      	nop
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b085      	sub	sp, #20
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	4603      	mov	r3, r0
 8007d98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007d9e:	79fb      	ldrb	r3, [r7, #7]
 8007da0:	2b03      	cmp	r3, #3
 8007da2:	d817      	bhi.n	8007dd4 <USBD_Get_USB_Status+0x44>
 8007da4:	a201      	add	r2, pc, #4	@ (adr r2, 8007dac <USBD_Get_USB_Status+0x1c>)
 8007da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007daa:	bf00      	nop
 8007dac:	08007dbd 	.word	0x08007dbd
 8007db0:	08007dc3 	.word	0x08007dc3
 8007db4:	08007dc9 	.word	0x08007dc9
 8007db8:	08007dcf 	.word	0x08007dcf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
    break;
 8007dc0:	e00b      	b.n	8007dda <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	73fb      	strb	r3, [r7, #15]
    break;
 8007dc6:	e008      	b.n	8007dda <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	73fb      	strb	r3, [r7, #15]
    break;
 8007dcc:	e005      	b.n	8007dda <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007dce:	2303      	movs	r3, #3
 8007dd0:	73fb      	strb	r3, [r7, #15]
    break;
 8007dd2:	e002      	b.n	8007dda <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	73fb      	strb	r3, [r7, #15]
    break;
 8007dd8:	bf00      	nop
  }
  return usb_status;
 8007dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <sniprintf>:
 8007de8:	b40c      	push	{r2, r3}
 8007dea:	b530      	push	{r4, r5, lr}
 8007dec:	4b18      	ldr	r3, [pc, #96]	@ (8007e50 <sniprintf+0x68>)
 8007dee:	1e0c      	subs	r4, r1, #0
 8007df0:	681d      	ldr	r5, [r3, #0]
 8007df2:	b09d      	sub	sp, #116	@ 0x74
 8007df4:	da08      	bge.n	8007e08 <sniprintf+0x20>
 8007df6:	238b      	movs	r3, #139	@ 0x8b
 8007df8:	602b      	str	r3, [r5, #0]
 8007dfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007dfe:	b01d      	add	sp, #116	@ 0x74
 8007e00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e04:	b002      	add	sp, #8
 8007e06:	4770      	bx	lr
 8007e08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007e10:	f04f 0300 	mov.w	r3, #0
 8007e14:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007e16:	bf14      	ite	ne
 8007e18:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007e1c:	4623      	moveq	r3, r4
 8007e1e:	9304      	str	r3, [sp, #16]
 8007e20:	9307      	str	r3, [sp, #28]
 8007e22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e26:	9002      	str	r0, [sp, #8]
 8007e28:	9006      	str	r0, [sp, #24]
 8007e2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007e2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e30:	ab21      	add	r3, sp, #132	@ 0x84
 8007e32:	a902      	add	r1, sp, #8
 8007e34:	4628      	mov	r0, r5
 8007e36:	9301      	str	r3, [sp, #4]
 8007e38:	f000 f89c 	bl	8007f74 <_svfiprintf_r>
 8007e3c:	1c43      	adds	r3, r0, #1
 8007e3e:	bfbc      	itt	lt
 8007e40:	238b      	movlt	r3, #139	@ 0x8b
 8007e42:	602b      	strlt	r3, [r5, #0]
 8007e44:	2c00      	cmp	r4, #0
 8007e46:	d0da      	beq.n	8007dfe <sniprintf+0x16>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	701a      	strb	r2, [r3, #0]
 8007e4e:	e7d6      	b.n	8007dfe <sniprintf+0x16>
 8007e50:	20000184 	.word	0x20000184

08007e54 <memset>:
 8007e54:	4402      	add	r2, r0
 8007e56:	4603      	mov	r3, r0
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d100      	bne.n	8007e5e <memset+0xa>
 8007e5c:	4770      	bx	lr
 8007e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e62:	e7f9      	b.n	8007e58 <memset+0x4>

08007e64 <__errno>:
 8007e64:	4b01      	ldr	r3, [pc, #4]	@ (8007e6c <__errno+0x8>)
 8007e66:	6818      	ldr	r0, [r3, #0]
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	20000184 	.word	0x20000184

08007e70 <__libc_init_array>:
 8007e70:	b570      	push	{r4, r5, r6, lr}
 8007e72:	4d0d      	ldr	r5, [pc, #52]	@ (8007ea8 <__libc_init_array+0x38>)
 8007e74:	4c0d      	ldr	r4, [pc, #52]	@ (8007eac <__libc_init_array+0x3c>)
 8007e76:	1b64      	subs	r4, r4, r5
 8007e78:	10a4      	asrs	r4, r4, #2
 8007e7a:	2600      	movs	r6, #0
 8007e7c:	42a6      	cmp	r6, r4
 8007e7e:	d109      	bne.n	8007e94 <__libc_init_array+0x24>
 8007e80:	4d0b      	ldr	r5, [pc, #44]	@ (8007eb0 <__libc_init_array+0x40>)
 8007e82:	4c0c      	ldr	r4, [pc, #48]	@ (8007eb4 <__libc_init_array+0x44>)
 8007e84:	f000 fc64 	bl	8008750 <_init>
 8007e88:	1b64      	subs	r4, r4, r5
 8007e8a:	10a4      	asrs	r4, r4, #2
 8007e8c:	2600      	movs	r6, #0
 8007e8e:	42a6      	cmp	r6, r4
 8007e90:	d105      	bne.n	8007e9e <__libc_init_array+0x2e>
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e98:	4798      	blx	r3
 8007e9a:	3601      	adds	r6, #1
 8007e9c:	e7ee      	b.n	8007e7c <__libc_init_array+0xc>
 8007e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ea2:	4798      	blx	r3
 8007ea4:	3601      	adds	r6, #1
 8007ea6:	e7f2      	b.n	8007e8e <__libc_init_array+0x1e>
 8007ea8:	08008878 	.word	0x08008878
 8007eac:	08008878 	.word	0x08008878
 8007eb0:	08008878 	.word	0x08008878
 8007eb4:	0800887c 	.word	0x0800887c

08007eb8 <__retarget_lock_acquire_recursive>:
 8007eb8:	4770      	bx	lr

08007eba <__retarget_lock_release_recursive>:
 8007eba:	4770      	bx	lr

08007ebc <__ssputs_r>:
 8007ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec0:	688e      	ldr	r6, [r1, #8]
 8007ec2:	461f      	mov	r7, r3
 8007ec4:	42be      	cmp	r6, r7
 8007ec6:	680b      	ldr	r3, [r1, #0]
 8007ec8:	4682      	mov	sl, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	4690      	mov	r8, r2
 8007ece:	d82d      	bhi.n	8007f2c <__ssputs_r+0x70>
 8007ed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ed4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ed8:	d026      	beq.n	8007f28 <__ssputs_r+0x6c>
 8007eda:	6965      	ldr	r5, [r4, #20]
 8007edc:	6909      	ldr	r1, [r1, #16]
 8007ede:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ee2:	eba3 0901 	sub.w	r9, r3, r1
 8007ee6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007eea:	1c7b      	adds	r3, r7, #1
 8007eec:	444b      	add	r3, r9
 8007eee:	106d      	asrs	r5, r5, #1
 8007ef0:	429d      	cmp	r5, r3
 8007ef2:	bf38      	it	cc
 8007ef4:	461d      	movcc	r5, r3
 8007ef6:	0553      	lsls	r3, r2, #21
 8007ef8:	d527      	bpl.n	8007f4a <__ssputs_r+0x8e>
 8007efa:	4629      	mov	r1, r5
 8007efc:	f000 f958 	bl	80081b0 <_malloc_r>
 8007f00:	4606      	mov	r6, r0
 8007f02:	b360      	cbz	r0, 8007f5e <__ssputs_r+0xa2>
 8007f04:	6921      	ldr	r1, [r4, #16]
 8007f06:	464a      	mov	r2, r9
 8007f08:	f000 fbc2 	bl	8008690 <memcpy>
 8007f0c:	89a3      	ldrh	r3, [r4, #12]
 8007f0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f16:	81a3      	strh	r3, [r4, #12]
 8007f18:	6126      	str	r6, [r4, #16]
 8007f1a:	6165      	str	r5, [r4, #20]
 8007f1c:	444e      	add	r6, r9
 8007f1e:	eba5 0509 	sub.w	r5, r5, r9
 8007f22:	6026      	str	r6, [r4, #0]
 8007f24:	60a5      	str	r5, [r4, #8]
 8007f26:	463e      	mov	r6, r7
 8007f28:	42be      	cmp	r6, r7
 8007f2a:	d900      	bls.n	8007f2e <__ssputs_r+0x72>
 8007f2c:	463e      	mov	r6, r7
 8007f2e:	6820      	ldr	r0, [r4, #0]
 8007f30:	4632      	mov	r2, r6
 8007f32:	4641      	mov	r1, r8
 8007f34:	f000 fb82 	bl	800863c <memmove>
 8007f38:	68a3      	ldr	r3, [r4, #8]
 8007f3a:	1b9b      	subs	r3, r3, r6
 8007f3c:	60a3      	str	r3, [r4, #8]
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	4433      	add	r3, r6
 8007f42:	6023      	str	r3, [r4, #0]
 8007f44:	2000      	movs	r0, #0
 8007f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f4a:	462a      	mov	r2, r5
 8007f4c:	f000 fb48 	bl	80085e0 <_realloc_r>
 8007f50:	4606      	mov	r6, r0
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d1e0      	bne.n	8007f18 <__ssputs_r+0x5c>
 8007f56:	6921      	ldr	r1, [r4, #16]
 8007f58:	4650      	mov	r0, sl
 8007f5a:	f000 fba7 	bl	80086ac <_free_r>
 8007f5e:	230c      	movs	r3, #12
 8007f60:	f8ca 3000 	str.w	r3, [sl]
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f6a:	81a3      	strh	r3, [r4, #12]
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f70:	e7e9      	b.n	8007f46 <__ssputs_r+0x8a>
	...

08007f74 <_svfiprintf_r>:
 8007f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f78:	4698      	mov	r8, r3
 8007f7a:	898b      	ldrh	r3, [r1, #12]
 8007f7c:	061b      	lsls	r3, r3, #24
 8007f7e:	b09d      	sub	sp, #116	@ 0x74
 8007f80:	4607      	mov	r7, r0
 8007f82:	460d      	mov	r5, r1
 8007f84:	4614      	mov	r4, r2
 8007f86:	d510      	bpl.n	8007faa <_svfiprintf_r+0x36>
 8007f88:	690b      	ldr	r3, [r1, #16]
 8007f8a:	b973      	cbnz	r3, 8007faa <_svfiprintf_r+0x36>
 8007f8c:	2140      	movs	r1, #64	@ 0x40
 8007f8e:	f000 f90f 	bl	80081b0 <_malloc_r>
 8007f92:	6028      	str	r0, [r5, #0]
 8007f94:	6128      	str	r0, [r5, #16]
 8007f96:	b930      	cbnz	r0, 8007fa6 <_svfiprintf_r+0x32>
 8007f98:	230c      	movs	r3, #12
 8007f9a:	603b      	str	r3, [r7, #0]
 8007f9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fa0:	b01d      	add	sp, #116	@ 0x74
 8007fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa6:	2340      	movs	r3, #64	@ 0x40
 8007fa8:	616b      	str	r3, [r5, #20]
 8007faa:	2300      	movs	r3, #0
 8007fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fae:	2320      	movs	r3, #32
 8007fb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fb8:	2330      	movs	r3, #48	@ 0x30
 8007fba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008158 <_svfiprintf_r+0x1e4>
 8007fbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fc2:	f04f 0901 	mov.w	r9, #1
 8007fc6:	4623      	mov	r3, r4
 8007fc8:	469a      	mov	sl, r3
 8007fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fce:	b10a      	cbz	r2, 8007fd4 <_svfiprintf_r+0x60>
 8007fd0:	2a25      	cmp	r2, #37	@ 0x25
 8007fd2:	d1f9      	bne.n	8007fc8 <_svfiprintf_r+0x54>
 8007fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8007fd8:	d00b      	beq.n	8007ff2 <_svfiprintf_r+0x7e>
 8007fda:	465b      	mov	r3, fp
 8007fdc:	4622      	mov	r2, r4
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4638      	mov	r0, r7
 8007fe2:	f7ff ff6b 	bl	8007ebc <__ssputs_r>
 8007fe6:	3001      	adds	r0, #1
 8007fe8:	f000 80a7 	beq.w	800813a <_svfiprintf_r+0x1c6>
 8007fec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fee:	445a      	add	r2, fp
 8007ff0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f000 809f 	beq.w	800813a <_svfiprintf_r+0x1c6>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008006:	f10a 0a01 	add.w	sl, sl, #1
 800800a:	9304      	str	r3, [sp, #16]
 800800c:	9307      	str	r3, [sp, #28]
 800800e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008012:	931a      	str	r3, [sp, #104]	@ 0x68
 8008014:	4654      	mov	r4, sl
 8008016:	2205      	movs	r2, #5
 8008018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800801c:	484e      	ldr	r0, [pc, #312]	@ (8008158 <_svfiprintf_r+0x1e4>)
 800801e:	f7f8 f8ff 	bl	8000220 <memchr>
 8008022:	9a04      	ldr	r2, [sp, #16]
 8008024:	b9d8      	cbnz	r0, 800805e <_svfiprintf_r+0xea>
 8008026:	06d0      	lsls	r0, r2, #27
 8008028:	bf44      	itt	mi
 800802a:	2320      	movmi	r3, #32
 800802c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008030:	0711      	lsls	r1, r2, #28
 8008032:	bf44      	itt	mi
 8008034:	232b      	movmi	r3, #43	@ 0x2b
 8008036:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800803a:	f89a 3000 	ldrb.w	r3, [sl]
 800803e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008040:	d015      	beq.n	800806e <_svfiprintf_r+0xfa>
 8008042:	9a07      	ldr	r2, [sp, #28]
 8008044:	4654      	mov	r4, sl
 8008046:	2000      	movs	r0, #0
 8008048:	f04f 0c0a 	mov.w	ip, #10
 800804c:	4621      	mov	r1, r4
 800804e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008052:	3b30      	subs	r3, #48	@ 0x30
 8008054:	2b09      	cmp	r3, #9
 8008056:	d94b      	bls.n	80080f0 <_svfiprintf_r+0x17c>
 8008058:	b1b0      	cbz	r0, 8008088 <_svfiprintf_r+0x114>
 800805a:	9207      	str	r2, [sp, #28]
 800805c:	e014      	b.n	8008088 <_svfiprintf_r+0x114>
 800805e:	eba0 0308 	sub.w	r3, r0, r8
 8008062:	fa09 f303 	lsl.w	r3, r9, r3
 8008066:	4313      	orrs	r3, r2
 8008068:	9304      	str	r3, [sp, #16]
 800806a:	46a2      	mov	sl, r4
 800806c:	e7d2      	b.n	8008014 <_svfiprintf_r+0xa0>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	1d19      	adds	r1, r3, #4
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	9103      	str	r1, [sp, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	bfbb      	ittet	lt
 800807a:	425b      	neglt	r3, r3
 800807c:	f042 0202 	orrlt.w	r2, r2, #2
 8008080:	9307      	strge	r3, [sp, #28]
 8008082:	9307      	strlt	r3, [sp, #28]
 8008084:	bfb8      	it	lt
 8008086:	9204      	strlt	r2, [sp, #16]
 8008088:	7823      	ldrb	r3, [r4, #0]
 800808a:	2b2e      	cmp	r3, #46	@ 0x2e
 800808c:	d10a      	bne.n	80080a4 <_svfiprintf_r+0x130>
 800808e:	7863      	ldrb	r3, [r4, #1]
 8008090:	2b2a      	cmp	r3, #42	@ 0x2a
 8008092:	d132      	bne.n	80080fa <_svfiprintf_r+0x186>
 8008094:	9b03      	ldr	r3, [sp, #12]
 8008096:	1d1a      	adds	r2, r3, #4
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	9203      	str	r2, [sp, #12]
 800809c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080a0:	3402      	adds	r4, #2
 80080a2:	9305      	str	r3, [sp, #20]
 80080a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008168 <_svfiprintf_r+0x1f4>
 80080a8:	7821      	ldrb	r1, [r4, #0]
 80080aa:	2203      	movs	r2, #3
 80080ac:	4650      	mov	r0, sl
 80080ae:	f7f8 f8b7 	bl	8000220 <memchr>
 80080b2:	b138      	cbz	r0, 80080c4 <_svfiprintf_r+0x150>
 80080b4:	9b04      	ldr	r3, [sp, #16]
 80080b6:	eba0 000a 	sub.w	r0, r0, sl
 80080ba:	2240      	movs	r2, #64	@ 0x40
 80080bc:	4082      	lsls	r2, r0
 80080be:	4313      	orrs	r3, r2
 80080c0:	3401      	adds	r4, #1
 80080c2:	9304      	str	r3, [sp, #16]
 80080c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c8:	4824      	ldr	r0, [pc, #144]	@ (800815c <_svfiprintf_r+0x1e8>)
 80080ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080ce:	2206      	movs	r2, #6
 80080d0:	f7f8 f8a6 	bl	8000220 <memchr>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	d036      	beq.n	8008146 <_svfiprintf_r+0x1d2>
 80080d8:	4b21      	ldr	r3, [pc, #132]	@ (8008160 <_svfiprintf_r+0x1ec>)
 80080da:	bb1b      	cbnz	r3, 8008124 <_svfiprintf_r+0x1b0>
 80080dc:	9b03      	ldr	r3, [sp, #12]
 80080de:	3307      	adds	r3, #7
 80080e0:	f023 0307 	bic.w	r3, r3, #7
 80080e4:	3308      	adds	r3, #8
 80080e6:	9303      	str	r3, [sp, #12]
 80080e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ea:	4433      	add	r3, r6
 80080ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80080ee:	e76a      	b.n	8007fc6 <_svfiprintf_r+0x52>
 80080f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80080f4:	460c      	mov	r4, r1
 80080f6:	2001      	movs	r0, #1
 80080f8:	e7a8      	b.n	800804c <_svfiprintf_r+0xd8>
 80080fa:	2300      	movs	r3, #0
 80080fc:	3401      	adds	r4, #1
 80080fe:	9305      	str	r3, [sp, #20]
 8008100:	4619      	mov	r1, r3
 8008102:	f04f 0c0a 	mov.w	ip, #10
 8008106:	4620      	mov	r0, r4
 8008108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800810c:	3a30      	subs	r2, #48	@ 0x30
 800810e:	2a09      	cmp	r2, #9
 8008110:	d903      	bls.n	800811a <_svfiprintf_r+0x1a6>
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0c6      	beq.n	80080a4 <_svfiprintf_r+0x130>
 8008116:	9105      	str	r1, [sp, #20]
 8008118:	e7c4      	b.n	80080a4 <_svfiprintf_r+0x130>
 800811a:	fb0c 2101 	mla	r1, ip, r1, r2
 800811e:	4604      	mov	r4, r0
 8008120:	2301      	movs	r3, #1
 8008122:	e7f0      	b.n	8008106 <_svfiprintf_r+0x192>
 8008124:	ab03      	add	r3, sp, #12
 8008126:	9300      	str	r3, [sp, #0]
 8008128:	462a      	mov	r2, r5
 800812a:	4b0e      	ldr	r3, [pc, #56]	@ (8008164 <_svfiprintf_r+0x1f0>)
 800812c:	a904      	add	r1, sp, #16
 800812e:	4638      	mov	r0, r7
 8008130:	f3af 8000 	nop.w
 8008134:	1c42      	adds	r2, r0, #1
 8008136:	4606      	mov	r6, r0
 8008138:	d1d6      	bne.n	80080e8 <_svfiprintf_r+0x174>
 800813a:	89ab      	ldrh	r3, [r5, #12]
 800813c:	065b      	lsls	r3, r3, #25
 800813e:	f53f af2d 	bmi.w	8007f9c <_svfiprintf_r+0x28>
 8008142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008144:	e72c      	b.n	8007fa0 <_svfiprintf_r+0x2c>
 8008146:	ab03      	add	r3, sp, #12
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	462a      	mov	r2, r5
 800814c:	4b05      	ldr	r3, [pc, #20]	@ (8008164 <_svfiprintf_r+0x1f0>)
 800814e:	a904      	add	r1, sp, #16
 8008150:	4638      	mov	r0, r7
 8008152:	f000 f91b 	bl	800838c <_printf_i>
 8008156:	e7ed      	b.n	8008134 <_svfiprintf_r+0x1c0>
 8008158:	0800883c 	.word	0x0800883c
 800815c:	08008846 	.word	0x08008846
 8008160:	00000000 	.word	0x00000000
 8008164:	08007ebd 	.word	0x08007ebd
 8008168:	08008842 	.word	0x08008842

0800816c <sbrk_aligned>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	4e0f      	ldr	r6, [pc, #60]	@ (80081ac <sbrk_aligned+0x40>)
 8008170:	460c      	mov	r4, r1
 8008172:	6831      	ldr	r1, [r6, #0]
 8008174:	4605      	mov	r5, r0
 8008176:	b911      	cbnz	r1, 800817e <sbrk_aligned+0x12>
 8008178:	f000 fa7a 	bl	8008670 <_sbrk_r>
 800817c:	6030      	str	r0, [r6, #0]
 800817e:	4621      	mov	r1, r4
 8008180:	4628      	mov	r0, r5
 8008182:	f000 fa75 	bl	8008670 <_sbrk_r>
 8008186:	1c43      	adds	r3, r0, #1
 8008188:	d103      	bne.n	8008192 <sbrk_aligned+0x26>
 800818a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800818e:	4620      	mov	r0, r4
 8008190:	bd70      	pop	{r4, r5, r6, pc}
 8008192:	1cc4      	adds	r4, r0, #3
 8008194:	f024 0403 	bic.w	r4, r4, #3
 8008198:	42a0      	cmp	r0, r4
 800819a:	d0f8      	beq.n	800818e <sbrk_aligned+0x22>
 800819c:	1a21      	subs	r1, r4, r0
 800819e:	4628      	mov	r0, r5
 80081a0:	f000 fa66 	bl	8008670 <_sbrk_r>
 80081a4:	3001      	adds	r0, #1
 80081a6:	d1f2      	bne.n	800818e <sbrk_aligned+0x22>
 80081a8:	e7ef      	b.n	800818a <sbrk_aligned+0x1e>
 80081aa:	bf00      	nop
 80081ac:	20001d98 	.word	0x20001d98

080081b0 <_malloc_r>:
 80081b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081b4:	1ccd      	adds	r5, r1, #3
 80081b6:	f025 0503 	bic.w	r5, r5, #3
 80081ba:	3508      	adds	r5, #8
 80081bc:	2d0c      	cmp	r5, #12
 80081be:	bf38      	it	cc
 80081c0:	250c      	movcc	r5, #12
 80081c2:	2d00      	cmp	r5, #0
 80081c4:	4606      	mov	r6, r0
 80081c6:	db01      	blt.n	80081cc <_malloc_r+0x1c>
 80081c8:	42a9      	cmp	r1, r5
 80081ca:	d904      	bls.n	80081d6 <_malloc_r+0x26>
 80081cc:	230c      	movs	r3, #12
 80081ce:	6033      	str	r3, [r6, #0]
 80081d0:	2000      	movs	r0, #0
 80081d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082ac <_malloc_r+0xfc>
 80081da:	f000 f9f5 	bl	80085c8 <__malloc_lock>
 80081de:	f8d8 3000 	ldr.w	r3, [r8]
 80081e2:	461c      	mov	r4, r3
 80081e4:	bb44      	cbnz	r4, 8008238 <_malloc_r+0x88>
 80081e6:	4629      	mov	r1, r5
 80081e8:	4630      	mov	r0, r6
 80081ea:	f7ff ffbf 	bl	800816c <sbrk_aligned>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	4604      	mov	r4, r0
 80081f2:	d158      	bne.n	80082a6 <_malloc_r+0xf6>
 80081f4:	f8d8 4000 	ldr.w	r4, [r8]
 80081f8:	4627      	mov	r7, r4
 80081fa:	2f00      	cmp	r7, #0
 80081fc:	d143      	bne.n	8008286 <_malloc_r+0xd6>
 80081fe:	2c00      	cmp	r4, #0
 8008200:	d04b      	beq.n	800829a <_malloc_r+0xea>
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	4639      	mov	r1, r7
 8008206:	4630      	mov	r0, r6
 8008208:	eb04 0903 	add.w	r9, r4, r3
 800820c:	f000 fa30 	bl	8008670 <_sbrk_r>
 8008210:	4581      	cmp	r9, r0
 8008212:	d142      	bne.n	800829a <_malloc_r+0xea>
 8008214:	6821      	ldr	r1, [r4, #0]
 8008216:	1a6d      	subs	r5, r5, r1
 8008218:	4629      	mov	r1, r5
 800821a:	4630      	mov	r0, r6
 800821c:	f7ff ffa6 	bl	800816c <sbrk_aligned>
 8008220:	3001      	adds	r0, #1
 8008222:	d03a      	beq.n	800829a <_malloc_r+0xea>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	442b      	add	r3, r5
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	f8d8 3000 	ldr.w	r3, [r8]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	bb62      	cbnz	r2, 800828c <_malloc_r+0xdc>
 8008232:	f8c8 7000 	str.w	r7, [r8]
 8008236:	e00f      	b.n	8008258 <_malloc_r+0xa8>
 8008238:	6822      	ldr	r2, [r4, #0]
 800823a:	1b52      	subs	r2, r2, r5
 800823c:	d420      	bmi.n	8008280 <_malloc_r+0xd0>
 800823e:	2a0b      	cmp	r2, #11
 8008240:	d917      	bls.n	8008272 <_malloc_r+0xc2>
 8008242:	1961      	adds	r1, r4, r5
 8008244:	42a3      	cmp	r3, r4
 8008246:	6025      	str	r5, [r4, #0]
 8008248:	bf18      	it	ne
 800824a:	6059      	strne	r1, [r3, #4]
 800824c:	6863      	ldr	r3, [r4, #4]
 800824e:	bf08      	it	eq
 8008250:	f8c8 1000 	streq.w	r1, [r8]
 8008254:	5162      	str	r2, [r4, r5]
 8008256:	604b      	str	r3, [r1, #4]
 8008258:	4630      	mov	r0, r6
 800825a:	f000 f9bb 	bl	80085d4 <__malloc_unlock>
 800825e:	f104 000b 	add.w	r0, r4, #11
 8008262:	1d23      	adds	r3, r4, #4
 8008264:	f020 0007 	bic.w	r0, r0, #7
 8008268:	1ac2      	subs	r2, r0, r3
 800826a:	bf1c      	itt	ne
 800826c:	1a1b      	subne	r3, r3, r0
 800826e:	50a3      	strne	r3, [r4, r2]
 8008270:	e7af      	b.n	80081d2 <_malloc_r+0x22>
 8008272:	6862      	ldr	r2, [r4, #4]
 8008274:	42a3      	cmp	r3, r4
 8008276:	bf0c      	ite	eq
 8008278:	f8c8 2000 	streq.w	r2, [r8]
 800827c:	605a      	strne	r2, [r3, #4]
 800827e:	e7eb      	b.n	8008258 <_malloc_r+0xa8>
 8008280:	4623      	mov	r3, r4
 8008282:	6864      	ldr	r4, [r4, #4]
 8008284:	e7ae      	b.n	80081e4 <_malloc_r+0x34>
 8008286:	463c      	mov	r4, r7
 8008288:	687f      	ldr	r7, [r7, #4]
 800828a:	e7b6      	b.n	80081fa <_malloc_r+0x4a>
 800828c:	461a      	mov	r2, r3
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	42a3      	cmp	r3, r4
 8008292:	d1fb      	bne.n	800828c <_malloc_r+0xdc>
 8008294:	2300      	movs	r3, #0
 8008296:	6053      	str	r3, [r2, #4]
 8008298:	e7de      	b.n	8008258 <_malloc_r+0xa8>
 800829a:	230c      	movs	r3, #12
 800829c:	6033      	str	r3, [r6, #0]
 800829e:	4630      	mov	r0, r6
 80082a0:	f000 f998 	bl	80085d4 <__malloc_unlock>
 80082a4:	e794      	b.n	80081d0 <_malloc_r+0x20>
 80082a6:	6005      	str	r5, [r0, #0]
 80082a8:	e7d6      	b.n	8008258 <_malloc_r+0xa8>
 80082aa:	bf00      	nop
 80082ac:	20001d9c 	.word	0x20001d9c

080082b0 <_printf_common>:
 80082b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082b4:	4616      	mov	r6, r2
 80082b6:	4698      	mov	r8, r3
 80082b8:	688a      	ldr	r2, [r1, #8]
 80082ba:	690b      	ldr	r3, [r1, #16]
 80082bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082c0:	4293      	cmp	r3, r2
 80082c2:	bfb8      	it	lt
 80082c4:	4613      	movlt	r3, r2
 80082c6:	6033      	str	r3, [r6, #0]
 80082c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082cc:	4607      	mov	r7, r0
 80082ce:	460c      	mov	r4, r1
 80082d0:	b10a      	cbz	r2, 80082d6 <_printf_common+0x26>
 80082d2:	3301      	adds	r3, #1
 80082d4:	6033      	str	r3, [r6, #0]
 80082d6:	6823      	ldr	r3, [r4, #0]
 80082d8:	0699      	lsls	r1, r3, #26
 80082da:	bf42      	ittt	mi
 80082dc:	6833      	ldrmi	r3, [r6, #0]
 80082de:	3302      	addmi	r3, #2
 80082e0:	6033      	strmi	r3, [r6, #0]
 80082e2:	6825      	ldr	r5, [r4, #0]
 80082e4:	f015 0506 	ands.w	r5, r5, #6
 80082e8:	d106      	bne.n	80082f8 <_printf_common+0x48>
 80082ea:	f104 0a19 	add.w	sl, r4, #25
 80082ee:	68e3      	ldr	r3, [r4, #12]
 80082f0:	6832      	ldr	r2, [r6, #0]
 80082f2:	1a9b      	subs	r3, r3, r2
 80082f4:	42ab      	cmp	r3, r5
 80082f6:	dc26      	bgt.n	8008346 <_printf_common+0x96>
 80082f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082fc:	6822      	ldr	r2, [r4, #0]
 80082fe:	3b00      	subs	r3, #0
 8008300:	bf18      	it	ne
 8008302:	2301      	movne	r3, #1
 8008304:	0692      	lsls	r2, r2, #26
 8008306:	d42b      	bmi.n	8008360 <_printf_common+0xb0>
 8008308:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800830c:	4641      	mov	r1, r8
 800830e:	4638      	mov	r0, r7
 8008310:	47c8      	blx	r9
 8008312:	3001      	adds	r0, #1
 8008314:	d01e      	beq.n	8008354 <_printf_common+0xa4>
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	6922      	ldr	r2, [r4, #16]
 800831a:	f003 0306 	and.w	r3, r3, #6
 800831e:	2b04      	cmp	r3, #4
 8008320:	bf02      	ittt	eq
 8008322:	68e5      	ldreq	r5, [r4, #12]
 8008324:	6833      	ldreq	r3, [r6, #0]
 8008326:	1aed      	subeq	r5, r5, r3
 8008328:	68a3      	ldr	r3, [r4, #8]
 800832a:	bf0c      	ite	eq
 800832c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008330:	2500      	movne	r5, #0
 8008332:	4293      	cmp	r3, r2
 8008334:	bfc4      	itt	gt
 8008336:	1a9b      	subgt	r3, r3, r2
 8008338:	18ed      	addgt	r5, r5, r3
 800833a:	2600      	movs	r6, #0
 800833c:	341a      	adds	r4, #26
 800833e:	42b5      	cmp	r5, r6
 8008340:	d11a      	bne.n	8008378 <_printf_common+0xc8>
 8008342:	2000      	movs	r0, #0
 8008344:	e008      	b.n	8008358 <_printf_common+0xa8>
 8008346:	2301      	movs	r3, #1
 8008348:	4652      	mov	r2, sl
 800834a:	4641      	mov	r1, r8
 800834c:	4638      	mov	r0, r7
 800834e:	47c8      	blx	r9
 8008350:	3001      	adds	r0, #1
 8008352:	d103      	bne.n	800835c <_printf_common+0xac>
 8008354:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800835c:	3501      	adds	r5, #1
 800835e:	e7c6      	b.n	80082ee <_printf_common+0x3e>
 8008360:	18e1      	adds	r1, r4, r3
 8008362:	1c5a      	adds	r2, r3, #1
 8008364:	2030      	movs	r0, #48	@ 0x30
 8008366:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800836a:	4422      	add	r2, r4
 800836c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008370:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008374:	3302      	adds	r3, #2
 8008376:	e7c7      	b.n	8008308 <_printf_common+0x58>
 8008378:	2301      	movs	r3, #1
 800837a:	4622      	mov	r2, r4
 800837c:	4641      	mov	r1, r8
 800837e:	4638      	mov	r0, r7
 8008380:	47c8      	blx	r9
 8008382:	3001      	adds	r0, #1
 8008384:	d0e6      	beq.n	8008354 <_printf_common+0xa4>
 8008386:	3601      	adds	r6, #1
 8008388:	e7d9      	b.n	800833e <_printf_common+0x8e>
	...

0800838c <_printf_i>:
 800838c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008390:	7e0f      	ldrb	r7, [r1, #24]
 8008392:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008394:	2f78      	cmp	r7, #120	@ 0x78
 8008396:	4691      	mov	r9, r2
 8008398:	4680      	mov	r8, r0
 800839a:	460c      	mov	r4, r1
 800839c:	469a      	mov	sl, r3
 800839e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083a2:	d807      	bhi.n	80083b4 <_printf_i+0x28>
 80083a4:	2f62      	cmp	r7, #98	@ 0x62
 80083a6:	d80a      	bhi.n	80083be <_printf_i+0x32>
 80083a8:	2f00      	cmp	r7, #0
 80083aa:	f000 80d1 	beq.w	8008550 <_printf_i+0x1c4>
 80083ae:	2f58      	cmp	r7, #88	@ 0x58
 80083b0:	f000 80b8 	beq.w	8008524 <_printf_i+0x198>
 80083b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083bc:	e03a      	b.n	8008434 <_printf_i+0xa8>
 80083be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083c2:	2b15      	cmp	r3, #21
 80083c4:	d8f6      	bhi.n	80083b4 <_printf_i+0x28>
 80083c6:	a101      	add	r1, pc, #4	@ (adr r1, 80083cc <_printf_i+0x40>)
 80083c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083cc:	08008425 	.word	0x08008425
 80083d0:	08008439 	.word	0x08008439
 80083d4:	080083b5 	.word	0x080083b5
 80083d8:	080083b5 	.word	0x080083b5
 80083dc:	080083b5 	.word	0x080083b5
 80083e0:	080083b5 	.word	0x080083b5
 80083e4:	08008439 	.word	0x08008439
 80083e8:	080083b5 	.word	0x080083b5
 80083ec:	080083b5 	.word	0x080083b5
 80083f0:	080083b5 	.word	0x080083b5
 80083f4:	080083b5 	.word	0x080083b5
 80083f8:	08008537 	.word	0x08008537
 80083fc:	08008463 	.word	0x08008463
 8008400:	080084f1 	.word	0x080084f1
 8008404:	080083b5 	.word	0x080083b5
 8008408:	080083b5 	.word	0x080083b5
 800840c:	08008559 	.word	0x08008559
 8008410:	080083b5 	.word	0x080083b5
 8008414:	08008463 	.word	0x08008463
 8008418:	080083b5 	.word	0x080083b5
 800841c:	080083b5 	.word	0x080083b5
 8008420:	080084f9 	.word	0x080084f9
 8008424:	6833      	ldr	r3, [r6, #0]
 8008426:	1d1a      	adds	r2, r3, #4
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	6032      	str	r2, [r6, #0]
 800842c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008430:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008434:	2301      	movs	r3, #1
 8008436:	e09c      	b.n	8008572 <_printf_i+0x1e6>
 8008438:	6833      	ldr	r3, [r6, #0]
 800843a:	6820      	ldr	r0, [r4, #0]
 800843c:	1d19      	adds	r1, r3, #4
 800843e:	6031      	str	r1, [r6, #0]
 8008440:	0606      	lsls	r6, r0, #24
 8008442:	d501      	bpl.n	8008448 <_printf_i+0xbc>
 8008444:	681d      	ldr	r5, [r3, #0]
 8008446:	e003      	b.n	8008450 <_printf_i+0xc4>
 8008448:	0645      	lsls	r5, r0, #25
 800844a:	d5fb      	bpl.n	8008444 <_printf_i+0xb8>
 800844c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008450:	2d00      	cmp	r5, #0
 8008452:	da03      	bge.n	800845c <_printf_i+0xd0>
 8008454:	232d      	movs	r3, #45	@ 0x2d
 8008456:	426d      	negs	r5, r5
 8008458:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800845c:	4858      	ldr	r0, [pc, #352]	@ (80085c0 <_printf_i+0x234>)
 800845e:	230a      	movs	r3, #10
 8008460:	e011      	b.n	8008486 <_printf_i+0xfa>
 8008462:	6821      	ldr	r1, [r4, #0]
 8008464:	6833      	ldr	r3, [r6, #0]
 8008466:	0608      	lsls	r0, r1, #24
 8008468:	f853 5b04 	ldr.w	r5, [r3], #4
 800846c:	d402      	bmi.n	8008474 <_printf_i+0xe8>
 800846e:	0649      	lsls	r1, r1, #25
 8008470:	bf48      	it	mi
 8008472:	b2ad      	uxthmi	r5, r5
 8008474:	2f6f      	cmp	r7, #111	@ 0x6f
 8008476:	4852      	ldr	r0, [pc, #328]	@ (80085c0 <_printf_i+0x234>)
 8008478:	6033      	str	r3, [r6, #0]
 800847a:	bf14      	ite	ne
 800847c:	230a      	movne	r3, #10
 800847e:	2308      	moveq	r3, #8
 8008480:	2100      	movs	r1, #0
 8008482:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008486:	6866      	ldr	r6, [r4, #4]
 8008488:	60a6      	str	r6, [r4, #8]
 800848a:	2e00      	cmp	r6, #0
 800848c:	db05      	blt.n	800849a <_printf_i+0x10e>
 800848e:	6821      	ldr	r1, [r4, #0]
 8008490:	432e      	orrs	r6, r5
 8008492:	f021 0104 	bic.w	r1, r1, #4
 8008496:	6021      	str	r1, [r4, #0]
 8008498:	d04b      	beq.n	8008532 <_printf_i+0x1a6>
 800849a:	4616      	mov	r6, r2
 800849c:	fbb5 f1f3 	udiv	r1, r5, r3
 80084a0:	fb03 5711 	mls	r7, r3, r1, r5
 80084a4:	5dc7      	ldrb	r7, [r0, r7]
 80084a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084aa:	462f      	mov	r7, r5
 80084ac:	42bb      	cmp	r3, r7
 80084ae:	460d      	mov	r5, r1
 80084b0:	d9f4      	bls.n	800849c <_printf_i+0x110>
 80084b2:	2b08      	cmp	r3, #8
 80084b4:	d10b      	bne.n	80084ce <_printf_i+0x142>
 80084b6:	6823      	ldr	r3, [r4, #0]
 80084b8:	07df      	lsls	r7, r3, #31
 80084ba:	d508      	bpl.n	80084ce <_printf_i+0x142>
 80084bc:	6923      	ldr	r3, [r4, #16]
 80084be:	6861      	ldr	r1, [r4, #4]
 80084c0:	4299      	cmp	r1, r3
 80084c2:	bfde      	ittt	le
 80084c4:	2330      	movle	r3, #48	@ 0x30
 80084c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80084ce:	1b92      	subs	r2, r2, r6
 80084d0:	6122      	str	r2, [r4, #16]
 80084d2:	f8cd a000 	str.w	sl, [sp]
 80084d6:	464b      	mov	r3, r9
 80084d8:	aa03      	add	r2, sp, #12
 80084da:	4621      	mov	r1, r4
 80084dc:	4640      	mov	r0, r8
 80084de:	f7ff fee7 	bl	80082b0 <_printf_common>
 80084e2:	3001      	adds	r0, #1
 80084e4:	d14a      	bne.n	800857c <_printf_i+0x1f0>
 80084e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084ea:	b004      	add	sp, #16
 80084ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f0:	6823      	ldr	r3, [r4, #0]
 80084f2:	f043 0320 	orr.w	r3, r3, #32
 80084f6:	6023      	str	r3, [r4, #0]
 80084f8:	4832      	ldr	r0, [pc, #200]	@ (80085c4 <_printf_i+0x238>)
 80084fa:	2778      	movs	r7, #120	@ 0x78
 80084fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	6831      	ldr	r1, [r6, #0]
 8008504:	061f      	lsls	r7, r3, #24
 8008506:	f851 5b04 	ldr.w	r5, [r1], #4
 800850a:	d402      	bmi.n	8008512 <_printf_i+0x186>
 800850c:	065f      	lsls	r7, r3, #25
 800850e:	bf48      	it	mi
 8008510:	b2ad      	uxthmi	r5, r5
 8008512:	6031      	str	r1, [r6, #0]
 8008514:	07d9      	lsls	r1, r3, #31
 8008516:	bf44      	itt	mi
 8008518:	f043 0320 	orrmi.w	r3, r3, #32
 800851c:	6023      	strmi	r3, [r4, #0]
 800851e:	b11d      	cbz	r5, 8008528 <_printf_i+0x19c>
 8008520:	2310      	movs	r3, #16
 8008522:	e7ad      	b.n	8008480 <_printf_i+0xf4>
 8008524:	4826      	ldr	r0, [pc, #152]	@ (80085c0 <_printf_i+0x234>)
 8008526:	e7e9      	b.n	80084fc <_printf_i+0x170>
 8008528:	6823      	ldr	r3, [r4, #0]
 800852a:	f023 0320 	bic.w	r3, r3, #32
 800852e:	6023      	str	r3, [r4, #0]
 8008530:	e7f6      	b.n	8008520 <_printf_i+0x194>
 8008532:	4616      	mov	r6, r2
 8008534:	e7bd      	b.n	80084b2 <_printf_i+0x126>
 8008536:	6833      	ldr	r3, [r6, #0]
 8008538:	6825      	ldr	r5, [r4, #0]
 800853a:	6961      	ldr	r1, [r4, #20]
 800853c:	1d18      	adds	r0, r3, #4
 800853e:	6030      	str	r0, [r6, #0]
 8008540:	062e      	lsls	r6, r5, #24
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	d501      	bpl.n	800854a <_printf_i+0x1be>
 8008546:	6019      	str	r1, [r3, #0]
 8008548:	e002      	b.n	8008550 <_printf_i+0x1c4>
 800854a:	0668      	lsls	r0, r5, #25
 800854c:	d5fb      	bpl.n	8008546 <_printf_i+0x1ba>
 800854e:	8019      	strh	r1, [r3, #0]
 8008550:	2300      	movs	r3, #0
 8008552:	6123      	str	r3, [r4, #16]
 8008554:	4616      	mov	r6, r2
 8008556:	e7bc      	b.n	80084d2 <_printf_i+0x146>
 8008558:	6833      	ldr	r3, [r6, #0]
 800855a:	1d1a      	adds	r2, r3, #4
 800855c:	6032      	str	r2, [r6, #0]
 800855e:	681e      	ldr	r6, [r3, #0]
 8008560:	6862      	ldr	r2, [r4, #4]
 8008562:	2100      	movs	r1, #0
 8008564:	4630      	mov	r0, r6
 8008566:	f7f7 fe5b 	bl	8000220 <memchr>
 800856a:	b108      	cbz	r0, 8008570 <_printf_i+0x1e4>
 800856c:	1b80      	subs	r0, r0, r6
 800856e:	6060      	str	r0, [r4, #4]
 8008570:	6863      	ldr	r3, [r4, #4]
 8008572:	6123      	str	r3, [r4, #16]
 8008574:	2300      	movs	r3, #0
 8008576:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800857a:	e7aa      	b.n	80084d2 <_printf_i+0x146>
 800857c:	6923      	ldr	r3, [r4, #16]
 800857e:	4632      	mov	r2, r6
 8008580:	4649      	mov	r1, r9
 8008582:	4640      	mov	r0, r8
 8008584:	47d0      	blx	sl
 8008586:	3001      	adds	r0, #1
 8008588:	d0ad      	beq.n	80084e6 <_printf_i+0x15a>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	079b      	lsls	r3, r3, #30
 800858e:	d413      	bmi.n	80085b8 <_printf_i+0x22c>
 8008590:	68e0      	ldr	r0, [r4, #12]
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	4298      	cmp	r0, r3
 8008596:	bfb8      	it	lt
 8008598:	4618      	movlt	r0, r3
 800859a:	e7a6      	b.n	80084ea <_printf_i+0x15e>
 800859c:	2301      	movs	r3, #1
 800859e:	4632      	mov	r2, r6
 80085a0:	4649      	mov	r1, r9
 80085a2:	4640      	mov	r0, r8
 80085a4:	47d0      	blx	sl
 80085a6:	3001      	adds	r0, #1
 80085a8:	d09d      	beq.n	80084e6 <_printf_i+0x15a>
 80085aa:	3501      	adds	r5, #1
 80085ac:	68e3      	ldr	r3, [r4, #12]
 80085ae:	9903      	ldr	r1, [sp, #12]
 80085b0:	1a5b      	subs	r3, r3, r1
 80085b2:	42ab      	cmp	r3, r5
 80085b4:	dcf2      	bgt.n	800859c <_printf_i+0x210>
 80085b6:	e7eb      	b.n	8008590 <_printf_i+0x204>
 80085b8:	2500      	movs	r5, #0
 80085ba:	f104 0619 	add.w	r6, r4, #25
 80085be:	e7f5      	b.n	80085ac <_printf_i+0x220>
 80085c0:	0800884d 	.word	0x0800884d
 80085c4:	0800885e 	.word	0x0800885e

080085c8 <__malloc_lock>:
 80085c8:	4801      	ldr	r0, [pc, #4]	@ (80085d0 <__malloc_lock+0x8>)
 80085ca:	f7ff bc75 	b.w	8007eb8 <__retarget_lock_acquire_recursive>
 80085ce:	bf00      	nop
 80085d0:	20001d94 	.word	0x20001d94

080085d4 <__malloc_unlock>:
 80085d4:	4801      	ldr	r0, [pc, #4]	@ (80085dc <__malloc_unlock+0x8>)
 80085d6:	f7ff bc70 	b.w	8007eba <__retarget_lock_release_recursive>
 80085da:	bf00      	nop
 80085dc:	20001d94 	.word	0x20001d94

080085e0 <_realloc_r>:
 80085e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e4:	4607      	mov	r7, r0
 80085e6:	4614      	mov	r4, r2
 80085e8:	460d      	mov	r5, r1
 80085ea:	b921      	cbnz	r1, 80085f6 <_realloc_r+0x16>
 80085ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085f0:	4611      	mov	r1, r2
 80085f2:	f7ff bddd 	b.w	80081b0 <_malloc_r>
 80085f6:	b92a      	cbnz	r2, 8008604 <_realloc_r+0x24>
 80085f8:	f000 f858 	bl	80086ac <_free_r>
 80085fc:	4625      	mov	r5, r4
 80085fe:	4628      	mov	r0, r5
 8008600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008604:	f000 f89c 	bl	8008740 <_malloc_usable_size_r>
 8008608:	4284      	cmp	r4, r0
 800860a:	4606      	mov	r6, r0
 800860c:	d802      	bhi.n	8008614 <_realloc_r+0x34>
 800860e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008612:	d8f4      	bhi.n	80085fe <_realloc_r+0x1e>
 8008614:	4621      	mov	r1, r4
 8008616:	4638      	mov	r0, r7
 8008618:	f7ff fdca 	bl	80081b0 <_malloc_r>
 800861c:	4680      	mov	r8, r0
 800861e:	b908      	cbnz	r0, 8008624 <_realloc_r+0x44>
 8008620:	4645      	mov	r5, r8
 8008622:	e7ec      	b.n	80085fe <_realloc_r+0x1e>
 8008624:	42b4      	cmp	r4, r6
 8008626:	4622      	mov	r2, r4
 8008628:	4629      	mov	r1, r5
 800862a:	bf28      	it	cs
 800862c:	4632      	movcs	r2, r6
 800862e:	f000 f82f 	bl	8008690 <memcpy>
 8008632:	4629      	mov	r1, r5
 8008634:	4638      	mov	r0, r7
 8008636:	f000 f839 	bl	80086ac <_free_r>
 800863a:	e7f1      	b.n	8008620 <_realloc_r+0x40>

0800863c <memmove>:
 800863c:	4288      	cmp	r0, r1
 800863e:	b510      	push	{r4, lr}
 8008640:	eb01 0402 	add.w	r4, r1, r2
 8008644:	d902      	bls.n	800864c <memmove+0x10>
 8008646:	4284      	cmp	r4, r0
 8008648:	4623      	mov	r3, r4
 800864a:	d807      	bhi.n	800865c <memmove+0x20>
 800864c:	1e43      	subs	r3, r0, #1
 800864e:	42a1      	cmp	r1, r4
 8008650:	d008      	beq.n	8008664 <memmove+0x28>
 8008652:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008656:	f803 2f01 	strb.w	r2, [r3, #1]!
 800865a:	e7f8      	b.n	800864e <memmove+0x12>
 800865c:	4402      	add	r2, r0
 800865e:	4601      	mov	r1, r0
 8008660:	428a      	cmp	r2, r1
 8008662:	d100      	bne.n	8008666 <memmove+0x2a>
 8008664:	bd10      	pop	{r4, pc}
 8008666:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800866a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800866e:	e7f7      	b.n	8008660 <memmove+0x24>

08008670 <_sbrk_r>:
 8008670:	b538      	push	{r3, r4, r5, lr}
 8008672:	4d06      	ldr	r5, [pc, #24]	@ (800868c <_sbrk_r+0x1c>)
 8008674:	2300      	movs	r3, #0
 8008676:	4604      	mov	r4, r0
 8008678:	4608      	mov	r0, r1
 800867a:	602b      	str	r3, [r5, #0]
 800867c:	f7f8 f83e 	bl	80006fc <_sbrk>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_sbrk_r+0x1a>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_sbrk_r+0x1a>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	20001da0 	.word	0x20001da0

08008690 <memcpy>:
 8008690:	440a      	add	r2, r1
 8008692:	4291      	cmp	r1, r2
 8008694:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008698:	d100      	bne.n	800869c <memcpy+0xc>
 800869a:	4770      	bx	lr
 800869c:	b510      	push	{r4, lr}
 800869e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086a6:	4291      	cmp	r1, r2
 80086a8:	d1f9      	bne.n	800869e <memcpy+0xe>
 80086aa:	bd10      	pop	{r4, pc}

080086ac <_free_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	4605      	mov	r5, r0
 80086b0:	2900      	cmp	r1, #0
 80086b2:	d041      	beq.n	8008738 <_free_r+0x8c>
 80086b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086b8:	1f0c      	subs	r4, r1, #4
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	bfb8      	it	lt
 80086be:	18e4      	addlt	r4, r4, r3
 80086c0:	f7ff ff82 	bl	80085c8 <__malloc_lock>
 80086c4:	4a1d      	ldr	r2, [pc, #116]	@ (800873c <_free_r+0x90>)
 80086c6:	6813      	ldr	r3, [r2, #0]
 80086c8:	b933      	cbnz	r3, 80086d8 <_free_r+0x2c>
 80086ca:	6063      	str	r3, [r4, #4]
 80086cc:	6014      	str	r4, [r2, #0]
 80086ce:	4628      	mov	r0, r5
 80086d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086d4:	f7ff bf7e 	b.w	80085d4 <__malloc_unlock>
 80086d8:	42a3      	cmp	r3, r4
 80086da:	d908      	bls.n	80086ee <_free_r+0x42>
 80086dc:	6820      	ldr	r0, [r4, #0]
 80086de:	1821      	adds	r1, r4, r0
 80086e0:	428b      	cmp	r3, r1
 80086e2:	bf01      	itttt	eq
 80086e4:	6819      	ldreq	r1, [r3, #0]
 80086e6:	685b      	ldreq	r3, [r3, #4]
 80086e8:	1809      	addeq	r1, r1, r0
 80086ea:	6021      	streq	r1, [r4, #0]
 80086ec:	e7ed      	b.n	80086ca <_free_r+0x1e>
 80086ee:	461a      	mov	r2, r3
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	b10b      	cbz	r3, 80086f8 <_free_r+0x4c>
 80086f4:	42a3      	cmp	r3, r4
 80086f6:	d9fa      	bls.n	80086ee <_free_r+0x42>
 80086f8:	6811      	ldr	r1, [r2, #0]
 80086fa:	1850      	adds	r0, r2, r1
 80086fc:	42a0      	cmp	r0, r4
 80086fe:	d10b      	bne.n	8008718 <_free_r+0x6c>
 8008700:	6820      	ldr	r0, [r4, #0]
 8008702:	4401      	add	r1, r0
 8008704:	1850      	adds	r0, r2, r1
 8008706:	4283      	cmp	r3, r0
 8008708:	6011      	str	r1, [r2, #0]
 800870a:	d1e0      	bne.n	80086ce <_free_r+0x22>
 800870c:	6818      	ldr	r0, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	6053      	str	r3, [r2, #4]
 8008712:	4408      	add	r0, r1
 8008714:	6010      	str	r0, [r2, #0]
 8008716:	e7da      	b.n	80086ce <_free_r+0x22>
 8008718:	d902      	bls.n	8008720 <_free_r+0x74>
 800871a:	230c      	movs	r3, #12
 800871c:	602b      	str	r3, [r5, #0]
 800871e:	e7d6      	b.n	80086ce <_free_r+0x22>
 8008720:	6820      	ldr	r0, [r4, #0]
 8008722:	1821      	adds	r1, r4, r0
 8008724:	428b      	cmp	r3, r1
 8008726:	bf04      	itt	eq
 8008728:	6819      	ldreq	r1, [r3, #0]
 800872a:	685b      	ldreq	r3, [r3, #4]
 800872c:	6063      	str	r3, [r4, #4]
 800872e:	bf04      	itt	eq
 8008730:	1809      	addeq	r1, r1, r0
 8008732:	6021      	streq	r1, [r4, #0]
 8008734:	6054      	str	r4, [r2, #4]
 8008736:	e7ca      	b.n	80086ce <_free_r+0x22>
 8008738:	bd38      	pop	{r3, r4, r5, pc}
 800873a:	bf00      	nop
 800873c:	20001d9c 	.word	0x20001d9c

08008740 <_malloc_usable_size_r>:
 8008740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008744:	1f18      	subs	r0, r3, #4
 8008746:	2b00      	cmp	r3, #0
 8008748:	bfbc      	itt	lt
 800874a:	580b      	ldrlt	r3, [r1, r0]
 800874c:	18c0      	addlt	r0, r0, r3
 800874e:	4770      	bx	lr

08008750 <_init>:
 8008750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008752:	bf00      	nop
 8008754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008756:	bc08      	pop	{r3}
 8008758:	469e      	mov	lr, r3
 800875a:	4770      	bx	lr

0800875c <_fini>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	bf00      	nop
 8008760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008762:	bc08      	pop	{r3}
 8008764:	469e      	mov	lr, r3
 8008766:	4770      	bx	lr
