

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Oct 14 16:41:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   196777|   198987| 1.245 ms | 1.259 ms |  196777|  198987|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2352|     2352|         3|          -|          -|   784|    no    |
        |- Loop 2  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i16]* %in_V), !map !289"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %out_V), !map !295"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_data_0_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 12 'alloca' 'in_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 784, i32 784, i16* %in_local_V_data_0_V, i16* %in_local_V_data_0_V)"   --->   Operation 13 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 15 'alloca' 'out_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_0_V, i16* %out_local_V_data_0_V)"   --->   Operation 16 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 18 'alloca' 'out_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_1_V, i16* %out_local_V_data_1_V)"   --->   Operation 19 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 21 'alloca' 'out_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_2_V, i16* %out_local_V_data_2_V)"   --->   Operation 22 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%out_local_V_data_3_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 24 'alloca' 'out_local_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_3_V, i16* %out_local_V_data_3_V)"   --->   Operation 25 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_local_V_data_4_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 27 'alloca' 'out_local_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_4_V, i16* %out_local_V_data_4_V)"   --->   Operation 28 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_local_V_data_5_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 30 'alloca' 'out_local_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_5_V, i16* %out_local_V_data_5_V)"   --->   Operation 31 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_local_V_data_6_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 33 'alloca' 'out_local_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_6_V, i16* %out_local_V_data_6_V)"   --->   Operation 34 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_local_V_data_7_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 36 'alloca' 'out_local_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_7_V, i16* %out_local_V_data_7_V)"   --->   Operation 37 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_local_V_data_8_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 39 'alloca' 'out_local_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_8_V, i16* %out_local_V_data_8_V)"   --->   Operation 40 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_local_V_data_9_V = alloca i16, align 2" [firmware/myproject_axi.cpp:16]   --->   Operation 42 'alloca' 'out_local_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 10, i16* %out_local_V_data_9_V, i16* %out_local_V_data_9_V)"   --->   Operation 43 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [firmware/myproject_axi.cpp:8]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecMemCore([784 x i16]* %in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject_axi.cpp:9]   --->   Operation 46 'specmemcore' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x i16]* %in_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [firmware/myproject_axi.cpp:9]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i16]* %out_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject_axi.cpp:10]   --->   Operation 48 'specmemcore' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i16]* %out_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:21]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %.critedge ]"   --->   Operation 51 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %i_0, -240" [firmware/myproject_axi.cpp:21]   --->   Operation 52 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 53 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [firmware/myproject_axi.cpp:21]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.critedge15, label %.critedge" [firmware/myproject_axi.cpp:21]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %i_0 to i64" [firmware/myproject_axi.cpp:25]   --->   Operation 56 'zext' 'zext_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [784 x i16]* %in_V, i64 0, i64 %zext_ln25" [firmware/myproject_axi.cpp:25]   --->   Operation 57 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.56ns)   --->   "%ctype_data_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:25]   --->   Operation 58 'load' 'ctype_data_V' <Predicate = (!icmp_ln21)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 59 'call' <Predicate = (icmp_ln21)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 60 [1/2] (2.56ns)   --->   "%ctype_data_V = load i16* %in_V_addr, align 2" [firmware/myproject_axi.cpp:25]   --->   Operation 60 'load' 'ctype_data_V' <Predicate = true> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 61 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %in_local_V_data_0_V, i16 %ctype_data_V)" [firmware/myproject_axi.cpp:27]   --->   Operation 61 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:21]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 2.18>
ST_6 : Operation 64 [1/1] (2.18ns)   --->   "%empty_187 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %out_local_V_data_6_V, i16* %out_local_V_data_7_V, i16* %out_local_V_data_8_V, i16* %out_local_V_data_9_V)" [firmware/myproject_axi.cpp:33]   --->   Operation 64 'read' 'empty_187' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 10> <FIFO>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 65 'extractvalue' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 1" [firmware/myproject_axi.cpp:33]   --->   Operation 66 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 2" [firmware/myproject_axi.cpp:33]   --->   Operation 67 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 3" [firmware/myproject_axi.cpp:33]   --->   Operation 68 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 4" [firmware/myproject_axi.cpp:33]   --->   Operation 69 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 5" [firmware/myproject_axi.cpp:33]   --->   Operation 70 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 6" [firmware/myproject_axi.cpp:33]   --->   Operation 71 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 7" [firmware/myproject_axi.cpp:33]   --->   Operation 72 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 8" [firmware/myproject_axi.cpp:33]   --->   Operation 73 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_V_98 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_187, 9" [firmware/myproject_axi.cpp:33]   --->   Operation 74 'extractvalue' 'tmp_data_V_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "br label %2" [firmware/myproject_axi.cpp:34]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.63>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %.critedge15 ], [ %j, %3 ]"   --->   Operation 76 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln34 = icmp eq i4 %j3_0, -6" [firmware/myproject_axi.cpp:34]   --->   Operation 77 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 78 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.73ns)   --->   "%j = add i4 %j3_0, 1" [firmware/myproject_axi.cpp:34]   --->   Operation 79 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %4, label %3" [firmware/myproject_axi.cpp:34]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.63ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %tmp_data_V_0, i16 %tmp_data_V_1, i16 %tmp_data_V_2, i16 %tmp_data_V_3, i16 %tmp_data_V_4, i16 %tmp_data_V_5, i16 %tmp_data_V_6, i16 %tmp_data_V_7, i16 %tmp_data_V_8, i16 %tmp_data_V_98, i4 %j3_0)" [firmware/myproject_axi.cpp:35]   --->   Operation 81 'mux' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:38]   --->   Operation 82 'ret' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.32>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %j3_0 to i64" [firmware/myproject_axi.cpp:35]   --->   Operation 83 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [10 x i16]* %out_V, i64 0, i64 %zext_ln35" [firmware/myproject_axi.cpp:35]   --->   Operation 84 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.32ns)   --->   "store i16 %tmp, i16* %out_V_addr, align 2" [firmware/myproject_axi.cpp:35]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 10> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [firmware/myproject_axi.cpp:34]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:21) [66]  (1.77 ns)

 <State 2>: 2.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:21) [66]  (0 ns)
	'getelementptr' operation ('in_V_addr', firmware/myproject_axi.cpp:25) [73]  (0 ns)
	'load' operation ('ctype.data.V', firmware/myproject_axi.cpp:25) on array 'in_V' [74]  (2.57 ns)

 <State 3>: 2.57ns
The critical path consists of the following:
	'load' operation ('ctype.data.V', firmware/myproject_axi.cpp:25) on array 'in_V' [74]  (2.57 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'in_local.V.data[0].V', firmware/myproject_axi.cpp:15 (firmware/myproject_axi.cpp:27) [75]  (2.19 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'out_local.V.data[0].V', firmware/myproject_axi.cpp:16 (firmware/myproject_axi.cpp:33) [79]  (2.19 ns)

 <State 7>: 2.63ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', firmware/myproject_axi.cpp:34) [92]  (0 ns)
	'mux' operation ('tmp', firmware/myproject_axi.cpp:35) [99]  (2.63 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('out_V_addr', firmware/myproject_axi.cpp:35) [100]  (0 ns)
	'store' operation ('store_ln35', firmware/myproject_axi.cpp:35) of variable 'tmp', firmware/myproject_axi.cpp:35 on array 'out_V' [101]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
