{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496806329684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496806329685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  7 00:32:09 2017 " "Processing started: Wed Jun  7 00:32:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496806329685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496806329685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496806329686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496806329904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_out " "Found entity 1: data_out" {  } { { "data_out/data_out.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_memory.v(9) " "Verilog HDL information at Instruction_memory.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/Instruction_memory/Instruction_memory.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496806330079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496806330079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496806330079 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(16) " "Verilog HDL Instantiation warning at MIPS.v(16): instance has no name" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1496806330080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(20) " "Verilog HDL Instantiation warning at MIPS.v(20): instance has no name" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1496806330080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(24) " "Verilog HDL Instantiation warning at MIPS.v(24): instance has no name" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1496806330080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496806330210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_3 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_4 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_4\"" {  } { { "MIPS.v" "comb_4" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330217 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..7\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..7\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1496806330226 "|MIPS|Instructions_memory:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_5 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330256 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "UC.v(42) " "Verilog HDL Case Statement warning at UC.v(42): case item expression covers a value already covered by a previous case item" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(8) " "Verilog HDL Case Statement warning at UC.v(8): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(7) " "Inferred latch for \"aluOp\[0\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(7) " "Inferred latch for \"aluOp\[1\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(7) " "Inferred latch for \"jump\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(7) " "Inferred latch for \"branch\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(7) " "Inferred latch for \"memWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(7) " "Inferred latch for \"memRead\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330259 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(7) " "Inferred latch for \"regWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330260 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(7) " "Inferred latch for \"memtoReg\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330260 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(7) " "Inferred latch for \"aluSrc\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330260 "|MIPS|Unidade_de_controle:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(7) " "Inferred latch for \"regDst\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496806330260 "|MIPS|Unidade_de_controle:comb_5"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1496806330749 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Unidade_de_controle:comb_5\|memtoReg Unidade_de_controle:comb_5\|memRead " "Duplicate LATCH primitive \"Unidade_de_controle:comb_5\|memtoReg\" merged with LATCH primitive \"Unidade_de_controle:comb_5\|memRead\"" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330760 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Unidade_de_controle:comb_5\|aluOp\[0\] Unidade_de_controle:comb_5\|memRead " "Duplicate LATCH primitive \"Unidade_de_controle:comb_5\|aluOp\[0\]\" merged with LATCH primitive \"Unidade_de_controle:comb_5\|memRead\"" {  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496806330760 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1496806330760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|regDst " "Latch Unidade_de_controle:comb_5\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|jump " "Latch Unidade_de_controle:comb_5\|jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|branch " "Latch Unidade_de_controle:comb_5\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|memRead " "Latch Unidade_de_controle:comb_5\|memRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|memWrite " "Latch Unidade_de_controle:comb_5\|memWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|aluSrc " "Latch Unidade_de_controle:comb_5\|aluSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|regWrite " "Latch Unidade_de_controle:comb_5\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_controle:comb_5\|aluOp\[1\] " "Latch Unidade_de_controle:comb_5\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:pc\|programCounter\[0\] " "Ports D and ENA on the latch are fed by the same signal program_counter:pc\|programCounter\[0\]" {  } { { "program_counter/program_counter.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/program_counter/program_counter.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496806330761 ""}  } { { "UC/UC.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/UC/UC.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496806330761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[2\] GND " "Pin \"instrucao\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[4\] GND " "Pin \"instrucao\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[5\] GND " "Pin \"instrucao\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[6\] GND " "Pin \"instrucao\[6\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[7\] GND " "Pin \"instrucao\[7\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[8\] GND " "Pin \"instrucao\[8\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[9\] GND " "Pin \"instrucao\[9\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[10\] GND " "Pin \"instrucao\[10\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[13\] GND " "Pin \"instrucao\[13\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[14\] GND " "Pin \"instrucao\[14\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[15\] GND " "Pin \"instrucao\[15\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[18\] GND " "Pin \"instrucao\[18\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[19\] GND " "Pin \"instrucao\[19\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[20\] GND " "Pin \"instrucao\[20\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[22\] GND " "Pin \"instrucao\[22\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[23\] GND " "Pin \"instrucao\[23\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[24\] GND " "Pin \"instrucao\[24\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[25\] GND " "Pin \"instrucao\[25\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/MIPS.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496806330782 "|MIPS|instrucao[25]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496806330782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496806330893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496806331010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/output_files/MIPS.map.smsg " "Generated suppressed messages file /home/ricoms/Documents/1.Cursando/LabAOCTiago/Projeto/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496806331047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496806331149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496806331149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496806331249 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496806331249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496806331249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496806331249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496806331263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  7 00:32:11 2017 " "Processing ended: Wed Jun  7 00:32:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496806331263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496806331263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496806331263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496806331263 ""}
