> [!caution] This page contained a drawing which was not converted.   

Å skifte en plass til venstre, likt som å gange med 2
 
Sekvensielle kretser  
onsdag 16. november 2022  
07:59

Skiftregister Typer  
16 November 2021  
22:36

![Data in (a) Serial in/shift right/serial out Data in Data out (d) Serial in/parallel out Data out Data out (b) Serial in/shift left/serial out Data in Data in (c) Parallel in/serial out (g) Rotate left Data out Data in Data out (e) Parallel in/parallel out (D Rotate right ](Exported%20image%2020240415112148-0.png)                   

SISO Operation  
16 November 2021  
22:48

![FFI FF2 (22 FF4 Data CLK input Data output Data bits stored after five clock pulses ](Exported%20image%2020240415112148-1.png)

PISO Parallell In Serial Out  
16 November 2021  
22:44

![Exported image](Exported%20image%2020240415112148-2.png)

PISO Operation  
16 November 2021  
22:52

![Show the data-output waveform for a 4-bit register with the parallel input data and the clock and SHIFT/ LOAD waveforms given in Figure 8—11(a). Refer to Figure 8—10(a) for the logic diagram. SHIFT/LOAD CLK CLK 0 SRG4 3 0 4 Data out (03) c 2 5 6 Last data bit ](Exported%20image%2020240415112148-3.png)

SISO Serial In Serial Out  
16 November 2021  
22:40
   

![Serial data input CLK FIGURE 8-3 FF3 Serial data output Serial data output Serial in/serial out shift register. ](Exported%20image%2020240415112148-4.png) 
 
PISO Multisim  
fredag 19. november 2021  
08:24
          
![Exported image](Exported%20image%2020240415112148-5.octet-stream)        

SIPO Serial In Paralell Out  
16 November 2021  
22:44

![Data input (a) FIGURE R 01 02 Data input (b) SRG4 6 A serial in/parallel out shitt register. ](Exported%20image%2020240415112148-6.png)  

SIPO Operation  
16 November 2021  
22:51

![Show the states of the 4-bit register (SRG 4) for the data input and clock waveforms in Figure 8—7(a). The register initially contains all Is. (a) CLK SRG 4 D (20 QI Q2 (b) FIGURE 8-7 ](Exported%20image%2020240415112148-7.png)

![Exported image](Exported%20image%2020240415112148-8.octet-stream)  

SIPO Multisim  
fredag 19. november 2021  
08:21

PISO SIPO Testbenk Multisim  
fredag 19. november 2021  
08:13

![030 DCD HEX DIG RED 022 K ey ace K ey ace 036 DCD HEX DIG RED O 2.5 v K ey dip a Key= Spa 027 K ey dip ace K ey dip ace Key= Space U26 LOAD PIS04 ](Exported%20image%2020240415112148-9.octet-stream)