module alu(
    input [31:0] A, 
    input [31:0] B, 
    input [2:0] ALUop, 
    output reg [31:0] Result
);
    wire [31:0] add_result;

    // Instantiate the 32-bit CLA
    cla_32bit adder(A, B, add_result);

    always @(*) begin
        case (ALUop)
            3'b101: Result = add_result; // Assuming 101 is the op code for addition
            // Add other cases for different operations
            default: Result = 32'b0;
        endcase
    end
endmodule
