@class NSString, GFX10_MPSPlugin, MTLIOAccelResource, NSMutableArray, GFXAAMD_MtlComputePipelineState;

@interface GFX10_MtlDevice : GFXAAMD_MtlDevice <MPSPlugin> {
    struct GFX10_DeviceMembersRec { struct GFX10_HwInfoRec { struct AMDCommonHwInfoRec { unsigned int gpuFamily; unsigned int gfxIPVersion; unsigned int rtIPVersion; unsigned int asicID; unsigned int asicRev; unsigned int vramSize; unsigned int vramBitWidth; unsigned int cgRefClkFreq; unsigned int refClkFreq; unsigned int sysClkFreq; unsigned int memClkFreq; unsigned int uCodeVersionPFP; unsigned int uCodeVersionME; unsigned int uCodeVersionCE; unsigned int uCodeVersionSDMA0; unsigned int uCodeVersionSDMA1; union { unsigned int activeCUMask[4]; unsigned int activeCUMasks[4][2]; } ; unsigned int numComputeUnits; unsigned int totalNumComputeUnits; unsigned int numWavesPerSIMD; unsigned int numPhysicalSGPRsPerSIMD; unsigned int numPhysicalVGPRsPerSIMD; unsigned int numRasterBackEnds; unsigned int numShaderEngines; unsigned int activeShaderEngineMask; unsigned int numShaderArrays; unsigned int numGsWavesPerVGT; unsigned int numOffChipLdsBuffersPerSE; unsigned int numParameterCacheLines; unsigned int numTCC; unsigned int numSDP; unsigned int numSDMAEngines; unsigned int firstActiveCUIdx; unsigned char usesHBM : 1; unsigned char supportsRBPlus : 1; unsigned char supportsCMask : 1; unsigned char supportsFMask : 1; unsigned char isMobile : 1; unsigned char isAPU : 1; unsigned char isValid : 1; unsigned int reserved : 25; } common; unsigned int gbAddrConfig; unsigned int spiVsLateAllocLimit; unsigned int gePcAllocNumPcLines; unsigned int paScTileSteeringOverrideEnable; unsigned int maxNumCUsPossible; unsigned int maxNumRBsPossible; unsigned int maxNumSEsPossible; unsigned int maxNumSAsPossible; unsigned int nextActiveCUIdx; unsigned int tessFactorBufferDwSize; struct { unsigned char isNavi10 : 1; unsigned char isNavi12 : 1; unsigned char isNavi14 : 1; unsigned char isNavi21 : 1; unsigned char isNavi22 : 1; unsigned char isNavi23 : 1; unsigned char isUnknownGFX10 : 1; unsigned char isGFX10Family : 1; unsigned char isNavi1xBased : 1; unsigned char isNavi2xBased : 1; unsigned char supportsVRS : 1; unsigned char supportsMALL : 1; unsigned char supportsVARSwizzleMode : 1; unsigned char supportsLegacyPipeline : 1; unsigned char supportsVsLateAlloc : 1; unsigned char forceOffVsLateAlloc : 1; unsigned char forceOffNGGMode : 1; unsigned char hasLinearTexAlignLimits : 1; unsigned short reserved : 14; } chip; struct GFX10_HwWorkAroundsRec { unsigned char cbDCCOverwriteCombiner : 1; unsigned char cbFMaskNoFetchOpt : 1; unsigned char cbCompressedShaderReadsBroken : 1; unsigned char dbZMaskUninitialized : 1; unsigned char dbTcpStencilMimapAddrMismatch : 1; unsigned char dbTwoPlanesIterate256 : 1; unsigned char geSmallTFBufferNumPatches : 1; unsigned char geFlushOnNGGToLegacySwitch : 1; unsigned char geTessAddrTranslation : 1; unsigned char geTFParamZeroWhenNoTess : 1; unsigned char geNggHWTessReuseCheck : 1; unsigned char geNggSubGroupCulling : 1; unsigned char geLegacyTessRelativeIndexWrong : 1; unsigned char geVgtDmaMaxSizeIsZero : 1; unsigned char geNggClampVertGroupSize : 1; unsigned char geNGGPaCsbInputFifo : 1; unsigned char geVgtLegacyGsCutMode : 1; unsigned char sqPrefetchSafeBranch : 1; unsigned char sqPrefetchForwardBranch : 1; unsigned char sqPrefetchForwardBranchDW64 : 1; unsigned char sqVMemThrottle : 1; unsigned char sqLdsVMemNotWaiting : 1; unsigned char sqSMemWarHazard : 1; unsigned char sqDenormModeWarHazard : 1; unsigned char sqNsaAndClauseCanHang : 1; unsigned char sqNsaCannotFollowWriteLane : 1; unsigned char sqMimgNsaUnderflow : 1; unsigned char taOverlapPitchWithDepth : 1; unsigned char reserved : 4; } hwWorkArounds; } hwInfo; struct GFX10_RsrcMgrRec **rsrcMgrStack; unsigned int rsrcMgrStackTop; unsigned int rsrcMgrStackSize; struct os_unfair_lock_s { unsigned int _os_unfair_lock_opaque; } rsrcMgrStackLock; struct GFX10_StaticHwCtxRegsRec { union CB_DCC_CONTROL { struct { unsigned char OVERWRITE_COMBINER_DISABLE : 1; unsigned char  : 1; unsigned char OVERWRITE_COMBINER_WATERMARK : 5; unsigned char  : 1; unsigned char DISABLE_CONSTANT_ENCODE_AC01 : 1; unsigned char DISABLE_CONSTANT_ENCODE_SINGLE : 1; unsigned char DISABLE_CONSTANT_ENCODE_REG : 1; unsigned char  : 1; unsigned char DISABLE_ELIMFC_SKIP_OF_AC01 : 1; unsigned char DISABLE_ELIMFC_SKIP_OF_SINGLE : 1; unsigned char ENABLE_ELIMFC_SKIP_OF_REG : 1; unsigned int  : 17; } bits; struct { unsigned char OVERWRITE_COMBINER_DISABLE : 1; unsigned char  : 1; unsigned char OVERWRITE_COMBINER_WATERMARK : 5; unsigned char  : 1; unsigned char DISABLE_CONSTANT_ENCODE_AC01 : 1; unsigned char DISABLE_CONSTANT_ENCODE_SINGLE : 1; unsigned char DISABLE_CONSTANT_ENCODE_REG : 1; unsigned char  : 1; unsigned char DISABLE_ELIMFC_SKIP_OF_AC01 : 1; unsigned char DISABLE_ELIMFC_SKIP_OF_SINGLE : 1; unsigned char ENABLE_ELIMFC_SKIP_OF_REG : 1; unsigned int  : 17; } bitfields; unsigned int u32All; int i32All; float f32All; } CB_DCC_CONTROL; union CB_COVERAGE_OUT_CONTROL { struct { unsigned char COVERAGE_OUT_ENABLE : 1; unsigned char COVERAGE_OUT_MRT : 3; unsigned char COVERAGE_OUT_CHANNEL : 2; unsigned char  : 2; unsigned char COVERAGE_OUT_SAMPLES : 4; unsigned int  : 20; } bits; struct { unsigned char COVERAGE_OUT_ENABLE : 1; unsigned char COVERAGE_OUT_MRT : 3; unsigned char COVERAGE_OUT_CHANNEL : 2; unsigned char  : 2; unsigned char COVERAGE_OUT_SAMPLES : 4; unsigned int  : 20; } bitfields; unsigned int u32All; int i32All; float f32All; } CB_COVERAGE_OUT_CONTROL; union DB_RENDER_CONTROL { struct { unsigned char DEPTH_CLEAR_ENABLE : 1; unsigned char STENCIL_CLEAR_ENABLE : 1; unsigned char DEPTH_COPY : 1; unsigned char STENCIL_COPY : 1; unsigned char RESUMMARIZE_ENABLE : 1; unsigned char STENCIL_COMPRESS_DISABLE : 1; unsigned char DEPTH_COMPRESS_DISABLE : 1; unsigned char COPY_CENTROID : 1; unsigned char COPY_SAMPLE : 4; unsigned char DECOMPRESS_ENABLE : 1; unsigned int  : 19; } bits; struct { unsigned char DEPTH_CLEAR_ENABLE : 1; unsigned char STENCIL_CLEAR_ENABLE : 1; unsigned char DEPTH_COPY : 1; unsigned char STENCIL_COPY : 1; unsigned char RESUMMARIZE_ENABLE : 1; unsigned char STENCIL_COMPRESS_DISABLE : 1; unsigned char DEPTH_COMPRESS_DISABLE : 1; unsigned char COPY_CENTROID : 1; unsigned char COPY_SAMPLE : 4; unsigned char DECOMPRESS_ENABLE : 1; unsigned int  : 19; } bitfields; struct { unsigned short  : 13; unsigned char PS_INVOKE_DISABLE : 1; unsigned int  : 18; } gfx10_3; unsigned int u32All; int i32All; float f32All; } DB_RENDER_CONTROL; union DB_DEPTH_BOUNDS_MIN { struct { unsigned int MIN : 32; } bits; struct { unsigned int MIN : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } DB_DEPTH_BOUNDS_MIN; union DB_DEPTH_BOUNDS_MAX { struct { unsigned int MAX : 32; } bits; struct { unsigned int MAX : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } DB_DEPTH_BOUNDS_MAX; union DB_SRESULTS_COMPARE_STATE0 { struct { unsigned char COMPAREFUNC0 : 3; unsigned char  : 1; unsigned char COMPAREVALUE0 : 8; unsigned char COMPAREMASK0 : 8; unsigned char  : 4; unsigned char ENABLE0 : 1; unsigned char  : 7; } bits; struct { unsigned char COMPAREFUNC0 : 3; unsigned char  : 1; unsigned char COMPAREVALUE0 : 8; unsigned char COMPAREMASK0 : 8; unsigned char  : 4; unsigned char ENABLE0 : 1; unsigned char  : 7; } bitfields; unsigned int u32All; int i32All; float f32All; } DB_SRESULTS_COMPARE_STATE0; union DB_SRESULTS_COMPARE_STATE1 { struct { unsigned char COMPAREFUNC1 : 3; unsigned char  : 1; unsigned char COMPAREVALUE1 : 8; unsigned char COMPAREMASK1 : 8; unsigned char  : 4; unsigned char ENABLE1 : 1; unsigned char  : 7; } bits; struct { unsigned char COMPAREFUNC1 : 3; unsigned char  : 1; unsigned char COMPAREVALUE1 : 8; unsigned char COMPAREMASK1 : 8; unsigned char  : 4; unsigned char ENABLE1 : 1; unsigned char  : 7; } bitfields; unsigned int u32All; int i32All; float f32All; } DB_SRESULTS_COMPARE_STATE1; union GE_NGG_SUBGRP_CNTL { struct { unsigned short PRIM_AMP_FACTOR : 9; unsigned short THDS_PER_SUBGRP : 9; unsigned short  : 14; } bits; struct { unsigned short PRIM_AMP_FACTOR : 9; unsigned short THDS_PER_SUBGRP : 9; unsigned short  : 14; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_NGG_SUBGRP_CNTL; union PA_SC_WINDOW_OFFSET { struct { unsigned short WINDOW_X_OFFSET : 16; unsigned short WINDOW_Y_OFFSET : 16; } bits; struct { unsigned short WINDOW_X_OFFSET : 16; unsigned short WINDOW_Y_OFFSET : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_WINDOW_OFFSET; union PA_SC_CLIPRECT_RULE { struct { unsigned short CLIP_RULE : 16; unsigned short  : 16; } bits; struct { unsigned short CLIP_RULE : 16; unsigned short  : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_CLIPRECT_RULE; union PA_SC_EDGERULE { struct { unsigned char ER_TRI : 4; unsigned char ER_POINT : 4; unsigned char ER_RECT : 4; unsigned char ER_LINE_LR : 6; unsigned char ER_LINE_RL : 6; unsigned char ER_LINE_TB : 4; unsigned char ER_LINE_BT : 4; } bits; struct { unsigned char ER_TRI : 4; unsigned char ER_POINT : 4; unsigned char ER_RECT : 4; unsigned char ER_LINE_LR : 6; unsigned char ER_LINE_RL : 6; unsigned char ER_LINE_TB : 4; unsigned char ER_LINE_BT : 4; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_EDGERULE; union PA_SU_HARDWARE_SCREEN_OFFSET { struct { unsigned short HW_SCREEN_OFFSET_X : 9; unsigned char  : 7; unsigned short HW_SCREEN_OFFSET_Y : 9; unsigned char  : 7; } bits; struct { unsigned short HW_SCREEN_OFFSET_X : 9; unsigned char  : 7; unsigned short HW_SCREEN_OFFSET_Y : 9; unsigned char  : 7; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_HARDWARE_SCREEN_OFFSET; union PA_SC_TILE_STEERING_OVERRIDE { struct { unsigned char ENABLE : 1; unsigned char NUM_SE : 2; unsigned char  : 2; unsigned char NUM_RB_PER_SE : 2; unsigned char  : 5; unsigned char NUM_SC : 2; unsigned char  : 2; unsigned char NUM_RB_PER_SC : 2; unsigned short  : 14; } bits; struct { unsigned char ENABLE : 1; unsigned char NUM_SE : 2; unsigned char  : 2; unsigned char NUM_RB_PER_SE : 2; unsigned char  : 5; unsigned char NUM_SC : 2; unsigned char  : 2; unsigned char NUM_RB_PER_SC : 2; unsigned short  : 14; } bitfields; struct { unsigned int  : 20; unsigned char NUM_PACKER_PER_SC : 1; unsigned short  : 11; } gfx10_1; struct { unsigned int  : 20; unsigned char NUM_PACKER_PER_SC : 2; unsigned short  : 10; } gfx10_3; unsigned int u32All; int i32All; float f32All; } PA_SC_TILE_STEERING_OVERRIDE; union PA_CL_VTE_CNTL { struct { unsigned char VPORT_X_SCALE_ENA : 1; unsigned char VPORT_X_OFFSET_ENA : 1; unsigned char VPORT_Y_SCALE_ENA : 1; unsigned char VPORT_Y_OFFSET_ENA : 1; unsigned char VPORT_Z_SCALE_ENA : 1; unsigned char VPORT_Z_OFFSET_ENA : 1; unsigned char  : 2; unsigned char VTX_XY_FMT : 1; unsigned char VTX_Z_FMT : 1; unsigned char VTX_W0_FMT : 1; unsigned char PERFCOUNTER_REF : 1; unsigned int  : 20; } bits; struct { unsigned char VPORT_X_SCALE_ENA : 1; unsigned char VPORT_X_OFFSET_ENA : 1; unsigned char VPORT_Y_SCALE_ENA : 1; unsigned char VPORT_Y_OFFSET_ENA : 1; unsigned char VPORT_Z_SCALE_ENA : 1; unsigned char VPORT_Z_OFFSET_ENA : 1; unsigned char  : 2; unsigned char VTX_XY_FMT : 1; unsigned char VTX_Z_FMT : 1; unsigned char VTX_W0_FMT : 1; unsigned char PERFCOUNTER_REF : 1; unsigned int  : 20; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_CL_VTE_CNTL; union PA_CL_NANINF_CNTL { struct { unsigned char VTE_XY_INF_DISCARD : 1; unsigned char VTE_Z_INF_DISCARD : 1; unsigned char VTE_W_INF_DISCARD : 1; unsigned char VTE_0XNANINF_IS_0 : 1; unsigned char VTE_XY_NAN_RETAIN : 1; unsigned char VTE_Z_NAN_RETAIN : 1; unsigned char VTE_W_NAN_RETAIN : 1; unsigned char VTE_W_RECIP_NAN_IS_0 : 1; unsigned char VS_XY_NAN_TO_INF : 1; unsigned char VS_XY_INF_RETAIN : 1; unsigned char VS_Z_NAN_TO_INF : 1; unsigned char VS_Z_INF_RETAIN : 1; unsigned char VS_W_NAN_TO_INF : 1; unsigned char VS_W_INF_RETAIN : 1; unsigned char VS_CLIP_DIST_INF_DISCARD : 1; unsigned char  : 5; unsigned char VTE_NO_OUTPUT_NEG_0 : 1; unsigned short  : 11; } bits; struct { unsigned char VTE_XY_INF_DISCARD : 1; unsigned char VTE_Z_INF_DISCARD : 1; unsigned char VTE_W_INF_DISCARD : 1; unsigned char VTE_0XNANINF_IS_0 : 1; unsigned char VTE_XY_NAN_RETAIN : 1; unsigned char VTE_Z_NAN_RETAIN : 1; unsigned char VTE_W_NAN_RETAIN : 1; unsigned char VTE_W_RECIP_NAN_IS_0 : 1; unsigned char VS_XY_NAN_TO_INF : 1; unsigned char VS_XY_INF_RETAIN : 1; unsigned char VS_Z_NAN_TO_INF : 1; unsigned char VS_Z_INF_RETAIN : 1; unsigned char VS_W_NAN_TO_INF : 1; unsigned char VS_W_INF_RETAIN : 1; unsigned char VS_CLIP_DIST_INF_DISCARD : 1; unsigned char  : 5; unsigned char VTE_NO_OUTPUT_NEG_0 : 1; unsigned short  : 11; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_CL_NANINF_CNTL; union PA_SU_SMALL_PRIM_FILTER_CNTL { struct { unsigned char SMALL_PRIM_FILTER_ENABLE : 1; unsigned char TRIANGLE_FILTER_DISABLE : 1; unsigned char LINE_FILTER_DISABLE : 1; unsigned char POINT_FILTER_DISABLE : 1; unsigned char RECTANGLE_FILTER_DISABLE : 1; unsigned char  : 1; unsigned char SC_1XMSAA_COMPATIBLE_DISABLE : 1; unsigned int  : 25; } bits; struct { unsigned char SMALL_PRIM_FILTER_ENABLE : 1; unsigned char TRIANGLE_FILTER_DISABLE : 1; unsigned char LINE_FILTER_DISABLE : 1; unsigned char POINT_FILTER_DISABLE : 1; unsigned char RECTANGLE_FILTER_DISABLE : 1; unsigned char  : 1; unsigned char SC_1XMSAA_COMPATIBLE_DISABLE : 1; unsigned int  : 25; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_SMALL_PRIM_FILTER_CNTL; union PA_CL_NGG_CNTL { struct { unsigned char VERTEX_REUSE_OFF : 1; unsigned char INDEX_BUF_EDGE_FLAG_ENA : 1; unsigned int  : 30; } bits; struct { unsigned char VERTEX_REUSE_OFF : 1; unsigned char INDEX_BUF_EDGE_FLAG_ENA : 1; unsigned int  : 30; } bitfields; struct { unsigned char  : 2; unsigned char VERTEX_REUSE_DEPTH : 8; unsigned int  : 22; } gfx10_3; unsigned int u32All; int i32All; float f32All; } PA_CL_NGG_CNTL; union PA_SU_OVER_RASTERIZATION_CNTL { struct { unsigned char DISCARD_0_AREA_TRIANGLES : 1; unsigned char DISCARD_0_AREA_LINES : 1; unsigned char DISCARD_0_AREA_POINTS : 1; unsigned char DISCARD_0_AREA_RECTANGLES : 1; unsigned char USE_PROVOKING_ZW : 1; unsigned int  : 27; } bits; struct { unsigned char DISCARD_0_AREA_TRIANGLES : 1; unsigned char DISCARD_0_AREA_LINES : 1; unsigned char DISCARD_0_AREA_POINTS : 1; unsigned char DISCARD_0_AREA_RECTANGLES : 1; unsigned char USE_PROVOKING_ZW : 1; unsigned int  : 27; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_OVER_RASTERIZATION_CNTL; union PA_STEREO_CNTL { struct { unsigned char  : 1; unsigned char STEREO_MODE : 4; unsigned char RT_SLICE_MODE : 3; unsigned char RT_SLICE_OFFSET : 4; unsigned char  : 4; unsigned char VP_ID_MODE : 3; unsigned char VP_ID_OFFSET : 4; unsigned char  : 1; unsigned char FSR_MODE : 2; unsigned char FSR_OFFSET : 2; unsigned char  : 4; } bits; struct { unsigned char  : 1; unsigned char STEREO_MODE : 4; unsigned char RT_SLICE_MODE : 3; unsigned char RT_SLICE_OFFSET : 4; unsigned char  : 4; unsigned char VP_ID_MODE : 3; unsigned char VP_ID_OFFSET : 4; unsigned char  : 1; unsigned char FSR_MODE : 2; unsigned char FSR_OFFSET : 2; unsigned char  : 4; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_STEREO_CNTL; union PA_SU_POINT_SIZE { struct { unsigned short HEIGHT : 16; unsigned short WIDTH : 16; } bits; struct { unsigned short HEIGHT : 16; unsigned short WIDTH : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_POINT_SIZE; union PA_SU_POINT_MINMAX { struct { unsigned short MIN_SIZE : 16; unsigned short MAX_SIZE : 16; } bits; struct { unsigned short MIN_SIZE : 16; unsigned short MAX_SIZE : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_POINT_MINMAX; union PA_SC_LINE_STIPPLE { struct { unsigned short LINE_PATTERN : 16; unsigned char REPEAT_COUNT : 8; unsigned char  : 4; unsigned char PATTERN_BIT_ORDER : 1; unsigned char AUTO_RESET_CNTL : 2; unsigned char  : 1; } bits; struct { unsigned short LINE_PATTERN : 16; unsigned char REPEAT_COUNT : 8; unsigned char  : 4; unsigned char PATTERN_BIT_ORDER : 1; unsigned char AUTO_RESET_CNTL : 2; unsigned char  : 1; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_LINE_STIPPLE; union PA_SC_CENTROID_PRIORITY_0 { struct { unsigned char DISTANCE_0 : 4; unsigned char DISTANCE_1 : 4; unsigned char DISTANCE_2 : 4; unsigned char DISTANCE_3 : 4; unsigned char DISTANCE_4 : 4; unsigned char DISTANCE_5 : 4; unsigned char DISTANCE_6 : 4; unsigned char DISTANCE_7 : 4; } bits; struct { unsigned char DISTANCE_0 : 4; unsigned char DISTANCE_1 : 4; unsigned char DISTANCE_2 : 4; unsigned char DISTANCE_3 : 4; unsigned char DISTANCE_4 : 4; unsigned char DISTANCE_5 : 4; unsigned char DISTANCE_6 : 4; unsigned char DISTANCE_7 : 4; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_CENTROID_PRIORITY_0; union PA_SC_CENTROID_PRIORITY_1 { struct { unsigned char DISTANCE_8 : 4; unsigned char DISTANCE_9 : 4; unsigned char DISTANCE_10 : 4; unsigned char DISTANCE_11 : 4; unsigned char DISTANCE_12 : 4; unsigned char DISTANCE_13 : 4; unsigned char DISTANCE_14 : 4; unsigned char DISTANCE_15 : 4; } bits; struct { unsigned char DISTANCE_8 : 4; unsigned char DISTANCE_9 : 4; unsigned char DISTANCE_10 : 4; unsigned char DISTANCE_11 : 4; unsigned char DISTANCE_12 : 4; unsigned char DISTANCE_13 : 4; unsigned char DISTANCE_14 : 4; unsigned char DISTANCE_15 : 4; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_CENTROID_PRIORITY_1; union PA_SC_LINE_CNTL { struct { unsigned short  : 9; unsigned char EXPAND_LINE_WIDTH : 1; unsigned char LAST_PIXEL : 1; unsigned char PERPENDICULAR_ENDCAP_ENA : 1; unsigned char DX10_DIAMOND_TEST_ENA : 1; unsigned char EXTRA_DX_DY_PRECISION : 1; unsigned int  : 18; } bits; struct { unsigned short  : 9; unsigned char EXPAND_LINE_WIDTH : 1; unsigned char LAST_PIXEL : 1; unsigned char PERPENDICULAR_ENDCAP_ENA : 1; unsigned char DX10_DIAMOND_TEST_ENA : 1; unsigned char EXTRA_DX_DY_PRECISION : 1; unsigned int  : 18; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_LINE_CNTL; union PA_SU_VTX_CNTL { struct { unsigned char PIX_CENTER : 1; unsigned char ROUND_MODE : 2; unsigned char QUANT_MODE : 3; unsigned int  : 26; } bits; struct { unsigned char PIX_CENTER : 1; unsigned char ROUND_MODE : 2; unsigned char QUANT_MODE : 3; unsigned int  : 26; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SU_VTX_CNTL; union PA_SC_CONSERVATIVE_RASTERIZATION_CNTL { struct { unsigned char OVER_RAST_ENABLE : 1; unsigned char OVER_RAST_SAMPLE_SELECT : 4; unsigned char UNDER_RAST_ENABLE : 1; unsigned char UNDER_RAST_SAMPLE_SELECT : 4; unsigned char PBB_UNCERTAINTY_REGION_ENABLE : 1; unsigned char ZMM_TRI_EXTENT : 1; unsigned char ZMM_TRI_OFFSET : 1; unsigned char OVERRIDE_OVER_RAST_INNER_TO_NORMAL : 1; unsigned char OVERRIDE_UNDER_RAST_INNER_TO_NORMAL : 1; unsigned char DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE : 1; unsigned char UNCERTAINTY_REGION_MODE : 2; unsigned char OUTER_UNCERTAINTY_EDGERULE_OVERRIDE : 1; unsigned char INNER_UNCERTAINTY_EDGERULE_OVERRIDE : 1; unsigned char NULL_SQUAD_AA_MASK_ENABLE : 1; unsigned char COVERAGE_AA_MASK_ENABLE : 1; unsigned char PREZ_AA_MASK_ENABLE : 1; unsigned char POSTZ_AA_MASK_ENABLE : 1; unsigned char CENTROID_SAMPLE_OVERRIDE : 1; unsigned char UNCERTAINTY_REGION_MULT : 2; unsigned char UNCERTAINTY_REGION_PBB_MULT : 2; unsigned char  : 3; } bits; struct { unsigned char OVER_RAST_ENABLE : 1; unsigned char OVER_RAST_SAMPLE_SELECT : 4; unsigned char UNDER_RAST_ENABLE : 1; unsigned char UNDER_RAST_SAMPLE_SELECT : 4; unsigned char PBB_UNCERTAINTY_REGION_ENABLE : 1; unsigned char ZMM_TRI_EXTENT : 1; unsigned char ZMM_TRI_OFFSET : 1; unsigned char OVERRIDE_OVER_RAST_INNER_TO_NORMAL : 1; unsigned char OVERRIDE_UNDER_RAST_INNER_TO_NORMAL : 1; unsigned char DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE : 1; unsigned char UNCERTAINTY_REGION_MODE : 2; unsigned char OUTER_UNCERTAINTY_EDGERULE_OVERRIDE : 1; unsigned char INNER_UNCERTAINTY_EDGERULE_OVERRIDE : 1; unsigned char NULL_SQUAD_AA_MASK_ENABLE : 1; unsigned char COVERAGE_AA_MASK_ENABLE : 1; unsigned char PREZ_AA_MASK_ENABLE : 1; unsigned char POSTZ_AA_MASK_ENABLE : 1; unsigned char CENTROID_SAMPLE_OVERRIDE : 1; unsigned char UNCERTAINTY_REGION_MULT : 2; unsigned char UNCERTAINTY_REGION_PBB_MULT : 2; unsigned char  : 3; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_CONSERVATIVE_RASTERIZATION_CNTL; union PA_SC_NGG_MODE_CNTL { struct { unsigned short MAX_DEALLOCS_IN_WAVE : 11; unsigned char  : 5; unsigned char MAX_FPOVS_IN_WAVE : 8; unsigned char  : 8; } bits; struct { unsigned short MAX_DEALLOCS_IN_WAVE : 11; unsigned char  : 5; unsigned char MAX_FPOVS_IN_WAVE : 8; unsigned char  : 8; } bitfields; unsigned int u32All; int i32All; float f32All; } PA_SC_NGG_MODE_CNTL; union SX_PS_DOWNCONVERT_CONTROL { struct { unsigned char MRT0_FMT_MAPPING_DISABLE : 1; unsigned char MRT1_FMT_MAPPING_DISABLE : 1; unsigned char MRT2_FMT_MAPPING_DISABLE : 1; unsigned char MRT3_FMT_MAPPING_DISABLE : 1; unsigned char MRT4_FMT_MAPPING_DISABLE : 1; unsigned char MRT5_FMT_MAPPING_DISABLE : 1; unsigned char MRT6_FMT_MAPPING_DISABLE : 1; unsigned char MRT7_FMT_MAPPING_DISABLE : 1; unsigned int  : 24; } bits; struct { unsigned char MRT0_FMT_MAPPING_DISABLE : 1; unsigned char MRT1_FMT_MAPPING_DISABLE : 1; unsigned char MRT2_FMT_MAPPING_DISABLE : 1; unsigned char MRT3_FMT_MAPPING_DISABLE : 1; unsigned char MRT4_FMT_MAPPING_DISABLE : 1; unsigned char MRT5_FMT_MAPPING_DISABLE : 1; unsigned char MRT6_FMT_MAPPING_DISABLE : 1; unsigned char MRT7_FMT_MAPPING_DISABLE : 1; unsigned int  : 24; } bitfields; unsigned int u32All; int i32All; float f32All; } SX_PS_DOWNCONVERT_CONTROL__GFX10_3; union VGT_MULTI_PRIM_IB_RESET_INDX { struct { unsigned int RESET_INDX : 32; } bits; struct { unsigned int RESET_INDX : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_MULTI_PRIM_IB_RESET_INDX; union VGT_GS_PER_VS { struct { unsigned char GS_PER_VS : 4; unsigned int  : 28; } bits; struct { unsigned char GS_PER_VS : 4; unsigned int  : 28; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_GS_PER_VS; union VGT_PRIMITIVEID_RESET { struct { unsigned int VALUE : 32; } bits; struct { unsigned int VALUE : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_PRIMITIVEID_RESET; union VGT_DRAW_PAYLOAD_CNTL { struct { unsigned char  : 1; unsigned char EN_REG_RT_INDEX : 1; unsigned char  : 1; unsigned char EN_PRIM_PAYLOAD : 1; unsigned char EN_DRAW_VP : 1; unsigned char EN_FSR : 1; unsigned int  : 26; } bits; struct { unsigned char  : 1; unsigned char EN_REG_RT_INDEX : 1; unsigned char  : 1; unsigned char EN_PRIM_PAYLOAD : 1; unsigned char EN_DRAW_VP : 1; unsigned char EN_FSR : 1; unsigned int  : 26; } bitfields; struct { unsigned char OBJPRIM_ID_EN : 1; unsigned char  : 1; unsigned char OBJECT_ID_INST_EN : 1; unsigned int  : 29; } gfx10_1; struct { unsigned char  : 6; unsigned char EN_VRS_RATE : 1; unsigned int  : 25; } gfx10_3; unsigned int u32All; int i32All; float f32All; } VGT_DRAW_PAYLOAD_CNTL; union VGT_INDEX_PAYLOAD_CNTL { struct { unsigned char COMPOUND_INDEX_EN : 1; unsigned int  : 31; } bits; struct { unsigned char COMPOUND_INDEX_EN : 1; unsigned int  : 31; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_INDEX_PAYLOAD_CNTL__GFX10_1; union VGT_VTX_CNT_EN { struct { unsigned char VTX_CNT_EN : 1; unsigned int  : 31; } bits; struct { unsigned char VTX_CNT_EN : 1; unsigned int  : 31; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_VTX_CNT_EN; union VGT_TESS_DISTRIBUTION { struct { unsigned char ACCUM_ISOLINE : 8; unsigned char ACCUM_TRI : 8; unsigned char ACCUM_QUAD : 8; unsigned char DONUT_SPLIT : 5; unsigned char TRAP_SPLIT : 3; } bits; struct { unsigned char ACCUM_ISOLINE : 8; unsigned char ACCUM_TRI : 8; unsigned char ACCUM_QUAD : 8; unsigned char DONUT_SPLIT : 5; unsigned char TRAP_SPLIT : 3; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_TESS_DISTRIBUTION; union VGT_STRMOUT_CONFIG { struct { unsigned char STREAMOUT_0_EN : 1; unsigned char STREAMOUT_1_EN : 1; unsigned char STREAMOUT_2_EN : 1; unsigned char STREAMOUT_3_EN : 1; unsigned char RAST_STREAM : 3; unsigned char EN_PRIMS_NEEDED_CNT : 1; unsigned char RAST_STREAM_MASK : 4; unsigned int  : 19; unsigned char USE_RAST_STREAM_MASK : 1; } bits; struct { unsigned char STREAMOUT_0_EN : 1; unsigned char STREAMOUT_1_EN : 1; unsigned char STREAMOUT_2_EN : 1; unsigned char STREAMOUT_3_EN : 1; unsigned char RAST_STREAM : 3; unsigned char EN_PRIMS_NEEDED_CNT : 1; unsigned char RAST_STREAM_MASK : 4; unsigned int  : 19; unsigned char USE_RAST_STREAM_MASK : 1; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_STRMOUT_CONFIG; union VGT_STRMOUT_BUFFER_CONFIG { struct { unsigned char STREAM_0_BUFFER_EN : 4; unsigned char STREAM_1_BUFFER_EN : 4; unsigned char STREAM_2_BUFFER_EN : 4; unsigned char STREAM_3_BUFFER_EN : 4; unsigned short  : 16; } bits; struct { unsigned char STREAM_0_BUFFER_EN : 4; unsigned char STREAM_1_BUFFER_EN : 4; unsigned char STREAM_2_BUFFER_EN : 4; unsigned char STREAM_3_BUFFER_EN : 4; unsigned short  : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_STRMOUT_BUFFER_CONFIG; union VGT_VERTEX_REUSE_BLOCK_CNTL { struct { unsigned char VTX_REUSE_DEPTH : 8; unsigned int  : 24; } bits; struct { unsigned char VTX_REUSE_DEPTH : 8; unsigned int  : 24; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_VERTEX_REUSE_BLOCK_CNTL; union VGT_OUT_DEALLOC_CNTL { struct { unsigned char DEALLOC_DIST : 7; unsigned int  : 25; } bits; struct { unsigned char DEALLOC_DIST : 7; unsigned int  : 25; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_OUT_DEALLOC_CNTL; } staticHwCtxRegs; struct GFX10_StaticHwUCfgRegsRec { union GE_MIN_VTX_INDX { struct { unsigned int MIN_INDX : 32; } bits; struct { unsigned int MIN_INDX : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_MIN_VTX_INDX; union GE_INDX_OFFSET { struct { unsigned int INDX_OFFSET : 32; } bits; struct { unsigned int INDX_OFFSET : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_INDX_OFFSET; union GE_MAX_VTX_INDX { struct { unsigned int MAX_INDX : 32; } bits; struct { unsigned int MAX_INDX : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_MAX_VTX_INDX; union GE_STEREO_CNTL { struct { unsigned char RT_SLICE : 3; unsigned char VIEWPORT : 4; unsigned char FSR_SELECT : 1; unsigned char EN_STEREO : 1; unsigned int  : 23; } bits; struct { unsigned char RT_SLICE : 3; unsigned char VIEWPORT : 4; unsigned char FSR_SELECT : 1; unsigned char EN_STEREO : 1; unsigned int  : 23; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_STEREO_CNTL; union GE_PC_ALLOC { struct { unsigned char OVERSUB_EN : 1; unsigned short NUM_PC_LINES : 10; unsigned int  : 21; } bits; struct { unsigned char OVERSUB_EN : 1; unsigned short NUM_PC_LINES : 10; unsigned int  : 21; } bitfields; unsigned int u32All; int i32All; float f32All; } GE_PC_ALLOC; union VGT_INSTANCE_BASE_ID { struct { unsigned int INSTANCE_BASE_ID : 32; } bits; struct { unsigned int INSTANCE_BASE_ID : 32; } bitfields; unsigned int u32All; int i32All; float f32All; } VGT_INSTANCE_BASE_ID; } staticHwUCfgRegs; struct GFX10_StaticHwShRegsRec { union SPI_SHADER_PGM_RSRC4_PS { struct { unsigned short CU_EN : 16; unsigned short  : 16; } bits; struct { unsigned short CU_EN : 16; unsigned short  : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC4_PS; union SPI_SHADER_PGM_RSRC3_PS { struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bits; struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bitfields; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_PS; union SPI_SHADER_PGM_RSRC4_VS { struct { unsigned short CU_EN : 16; unsigned short  : 16; } bits; struct { unsigned short CU_EN : 16; unsigned short  : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC4_VS; union SPI_SHADER_PGM_RSRC4_HS { struct { unsigned short CU_EN : 16; unsigned short  : 16; } bits; struct { unsigned short CU_EN : 16; unsigned short  : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC4_HS; union SPI_SHADER_PGM_RSRC3_HS { struct { unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH : 6; unsigned short CU_EN : 16; } bits; struct { unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH : 6; unsigned short CU_EN : 16; } bitfields; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_HS; } staticHwShRegs; struct GFX10_HwPerfCounterInfo { struct GFX10_HwPerfCounterBlockInfoRec { int hwPcBlockId; unsigned int numCounters; unsigned int maxEventId; unsigned int numShaderEngines; unsigned int numShaderArrays; unsigned int numInstances; struct GFX10_HwPerfCounterRegInfoRec { unsigned int perfSel0RegAddr; unsigned int perfSel1RegAddr; unsigned int perfCountLoAddr; unsigned int perfCountHiAddr; } regInfo[16]; int layout; unsigned int totalSampleCount; unsigned int num16BitSpmCounters; unsigned int num32BitSpmCounters; unsigned int numGlobalOnlyCounters; unsigned int numGlobalSharedCounters; unsigned int numGenericSpmModules; unsigned int numGenericLegacyModules; unsigned int numSpmWires; unsigned int spmBlockSelect; BOOL isCfgStyle; } blockInfo[31]; } hwPerfCounterInfo; struct GFX10_LsHsMgrRec *lsHsMgr; MTLIOAccelResource *hwZPassStagingBuffer; MTLIOAccelResource *globalRenderStateRsrc; struct GFX10_RsrcMgrConstStateRec *gfxInheritArgsConstState; struct GFX10_RsrcMgrConstStateRec *computeInheritArgsConstState; NSMutableArray *scratchBufferArray; MTLIOAccelResource *globalHWRTScratchBuffer; MTLIOAccelResource *globalHWRTInfoBuffer; struct CtoBinSize { unsigned int cStart; unsigned short binSizeX; unsigned short binSizeY; } colorBinSizeTable[8]; struct CtoBinSize { unsigned int cStart; unsigned short binSizeX; unsigned short binSizeY; } depthBinSizeTable[8]; unsigned int numColorBinEntries; unsigned int numDepthBinEntries; GFX10_MPSPlugin *mpsPlugin; void *scDylib; GFXAAMD_MtlComputePipelineState *internalComputePSOs[36]; struct os_unfair_lock_s { unsigned int _os_unfair_lock_opaque; } internalPsoLock; unsigned char forceLinearTexCrashOnFail : 1; unsigned char skipLinearTexCheck : 1; unsigned char enableHWRayTracing : 1; unsigned int reserved : 29; } m_members;
    char metalAssertionsEnabled;
    char depth24Stencil8PixelFormatSupported;
    char programmableSamplePositionsSupported;
    char barycentricCoordsSupported;
    unsigned long long maxThreadgroupMemoryLength;
    struct { unsigned long long width; unsigned long long height; unsigned long long depth; } maxThreadsPerThreadgroup;
}

@property (readonly) char supportPriorityBand;
@property (readonly) unsigned long long maxAccelerationStructureTraversalDepth;
@property (readonly) char supportsGlobalVariableBindingInDylibs;
@property (readonly, getter=isQuadDataSharingSupported) char quadDataSharingSupported;
@property (readonly, getter=areRasterOrderGroupsSupported) char rasterOrderGroupsSupported;
@property (readonly, getter=isFloat32FilteringSupported) char float32FilteringSupported;
@property (readonly) char supportsVertexAmplification;
@property (readonly) unsigned long long maxVertexAmplificationCount;
@property (readonly) unsigned long long maxRasterizationRateLayerCount;
@property (readonly) unsigned long long hash;
@property (readonly) Class superclass;
@property (readonly, copy) NSString *description;
@property (readonly, copy) NSString *debugDescription;

+ (void)initialize;

- (void)dealloc;
- (id)vendorName;
- (id)newIndirectCommandBufferWithDescriptor:(id)a0 maxCommandCount:(unsigned long long)a1 options:(unsigned long long)a2;
- (struct { unsigned long long x0; unsigned long long x1; unsigned long long x2; })accelerationStructureSizesWithDescriptor:(id)a0;
- (char)areBarycentricCoordsSupported;
- (char)areProgrammableSamplePositionsSupported;
- (char)deviceSupportsFeatureSet:(unsigned long long)a0;
- (unsigned long long)doubleFPConfig;
- (id)familyName;
- (unsigned long long)featureProfile;
- (id)getMostCompatibleArchitecture:(id)a0;
- (unsigned long long)halfFPConfig;
- (char)isCompatibleWithAccelerationStructure:(struct { unsigned int x0; unsigned int x1; })a0;
- (char)isDepth24Stencil8PixelFormatSupported;
- (char)isMagicMipmapSupported;
- (unsigned long long)maxThreadgroupMemoryLength;
- (struct { unsigned long long x0; unsigned long long x1; unsigned long long x2; })maxThreadsPerThreadgroup;
- (char)metalAssertionsEnabled;
- (unsigned long long)minLinearTextureAlignmentForPixelFormat:(unsigned long long)a0;
- (unsigned long long)minLinearTexturePitchAlignmentForDescriptor:(id)a0 mustMatchExactly:(unsigned long long *)a1;
- (unsigned long long)minimumTextureBufferAlignmentForPixelFormat:(unsigned long long)a0;
- (id)motionEstimatorCapabilities;
- (id)newAccelerationStructureWithSize:(unsigned long long)a0;
- (id)newAccelerationStructureWithSize:(unsigned long long)a0 resourceIndex:(unsigned long long)a1;
- (id)newIntersectionFunctionTableWithDescriptor:(id)a0;
- (id)newRasterizationRateMapWithDescriptor:(id)a0;
- (id)productName;
- (char)requiresRaytracingEmulation;
- (unsigned long long)resourcePatchingTypeForResourceType:(unsigned long long)a0;
- (unsigned long long)samplerReductionModeSupport;
- (void)setMetalAssertionsEnabled:(char)a0;
- (unsigned long long)singleFPConfig;
- (char)supportsCommandBufferJump;
- (char)supportsDynamicLibraries;
- (char)supportsFunctionPointers;
- (char)supportsInt64;
- (char)supportsMeshShaders;
- (char)supportsNativeHardwareFP16;
- (char)supportsPrimitiveMotionBlur;
- (char)supportsPullModelInterpolation;
- (char)supportsRasterizationRateMapWithLayerCount:(unsigned long long)a0;
- (char)supportsRayTracingMultiLevelInstancing;
- (char)supportsRayTracingTraversalMetrics;
- (char)supportsRaytracing;
- (char)supportsSampleCount:(unsigned long long)a0;
- (char)supportsShaderBarycentricCoordinates;
- (char)supportsSharedStorageHeapResources;
- (char)supportsVertexAmplificationCount:(unsigned long long)a0;
- (void)freeVisibleFunctionKey:(void *)a0 keySize:(unsigned long long)a1;
- (void)freeComputeFunctionKey:(void *)a0 keySize:(unsigned long long)a1;
- (void *)computeFunctionKeyWithComputePipelineDescriptor:(id)a0 options:(unsigned long long)a1 keySize:(unsigned long long *)a2;
- (id)computeVariantWithCompilerOutput:(id)a0 pipelineStatisticsOutput:(id)a1;
- (void *)fragmentFunctionKeyWithRenderPipelineDescriptor:(id)a0 options:(unsigned long long)a1 previousStateVariant:(id)a2 fragmentKeySize:(unsigned long long *)a3;
- (id)fragmentVariantWithCompilerOutput:(id)a0 pipelineStatisticsOutput:(id)a1;
- (void)freeFragmentFunctionKey:(void *)a0 fragmentKeySize:(unsigned long long)a1;
- (void)freeMeshFunctionKey:(void *)a0 meshKeySize:(unsigned long long)a1;
- (void)freeObjectFunctionKey:(void *)a0 objectKeySize:(unsigned long long)a1;
- (void)freeVertexFunctionKey:(void *)a0 vertexKeySize:(unsigned long long)a1;
- (char *)getComputeFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (void)getConstantSamplersBitmasks:(unsigned long long **)a0 uniqueIdentifiers:(unsigned long long **)a1 constantSamplerCount:(unsigned long long *)a2 forComputeVariant:(id)a3;
- (void)getConstantSamplersBitmasks:(unsigned long long **)a0 uniqueIdentifiers:(unsigned long long **)a1 constantSamplerCount:(unsigned long long *)a2 forVertexVariant:(id)a3 fragmentVariant:(id)a4;
- (char *)getFragmentFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (char *)getIntersectionFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (char *)getMeshFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (char *)getObjectFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (void *)getVertexFunctionDriverData:(const void *)a0 function:(id)a1 compilerOptions:(char **)a2 nextStageVariant:(id)a3 driverDataSize:(unsigned long long *)a4;
- (char *)getVertexFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2 compiledFragmentVariant:(id)a3;
- (char *)getVisibleFunctionId:(const void *)a0 compilerOptions:(char **)a1 compilerOptionsSize:(unsigned long long)a2;
- (id)initWithAcceleratorPort:(unsigned int)a0;
- (void *)libraryKeyWithComputePipelineDescriptor:(id)a0 options:(unsigned long long)a1 keySize:(unsigned long long *)a2;
- (int)llvmVersion;
- (void *)meshFunctionKeyWithRenderPipelineDescriptor:(id)a0 options:(unsigned long long)a1 nextStageVariant:(id)a2 meshKeySize:(unsigned long long *)a3;
- (id)newComputePipelineWithDescriptor:(id)a0 variant:(id)a1;
- (id)newRenderPipelineWithDescriptor:(id)a0 vertexVariant:(id)a1 fragmentVariant:(id)a2;
- (void *)objectFunctionKeyWithRenderPipelineDescriptor:(id)a0 options:(unsigned long long)a1 nextStageVariant:(id)a2 objectKeySize:(unsigned long long *)a3;
- (struct { unsigned char x0 : 1; unsigned char x1 : 1; unsigned char x2 : 1; unsigned char x3 : 1; unsigned char x4 : 1; unsigned long x5 : 59; })pipelineFlagsWithComputeVariant:(id)a0;
- (struct { unsigned char x0 : 1; unsigned char x1 : 1; unsigned char x2 : 1; unsigned char x3 : 1; unsigned char x4 : 1; unsigned char x5 : 1; unsigned char x6 : 1; unsigned char x7 : 1; unsigned char x8 : 1; unsigned char x9 : 1; unsigned char x10 : 1; unsigned long x11 : 53; })pipelineFlagsWithVertexVariant:(id)a0 fragmentVariant:(id)a1;
- (id)pipelinePerformanceStatisticsWithComputeVariant:(id)a0 compileTimeOutput:(id)a1;
- (id)pipelinePerformanceStatisticsWithVertexVariant:(id)a0 fragmentVariant:(id)a1 vertexCompileTimeOutput:(id)a2 fragmentCompileTimeOutput:(id)a3;
- (void *)vertexFunctionKeyWithRenderPipelineDescriptor:(id)a0 options:(unsigned long long)a1 nextStageVariant:(id)a2 vertexKeySize:(unsigned long long *)a3;
- (id)vertexVariantWithCompilerOutput:(id)a0 pipelineStatisticsOutput:(id)a1;
- (void *)visibleFunctionKey:(id)a0 withFunctionDescriptor:(id)a1 keySize:(unsigned long long *)a2;
- (id)newCNNConvolutionWithDescriptor:(id)a0 convolutionData:(struct MPSPluginCNNConvolutionData { unsigned int x0; int x1; unsigned int x2; void *x3; float *x4; float *x5; struct MPSCNNBatchNormParamsForInference **x6; } *)a1;
- (id)newMatrixMultiplicationWithTransposeLeft:(char)a0 transposeRight:(char)a1 resultRows:(unsigned long long)a2 resultColumns:(unsigned long long)a3 interiorColumns:(unsigned long long)a4 alpha:(double)a5 beta:(double)a6;
- (id)newNDArrayConvolution2DGradientWithDescriptor:(id)a0;
- (id)newNDArrayConvolution2DWithDescriptor:(id)a0;
- (char)supportsBinaryFunctionPointers;
- (unsigned long long)getTimestampFrequency;
- (char)systemDefaultDevice;
- (char)amdMtl_LazyInit;
- (id)amdMtl_HWL_AcquireScratchBufferMinSize:(unsigned int)a0;
- (void *)amdMtl_HWL_GetHwInfo;
- (unsigned int)amdMtl_HWL_GetHwInfoSize;
- (id)amdMtl_HWL_NewDepthStencilStateWithDescriptor:(id)a0;
- (id)amdMtl_HWL_NewSamplerStateWithDescriptor:(id)a0;
- (void)amdMtl_HWL_ReleaseScratchBuffer:(id)a0;
- (id)amdMtl_HWL_allocCounterSets;
- (void)deviceBellhop;
- (void)encodeToCommandBufferFP_BP:(id)a0;
- (id)internalNewComputePipelineWithCodeObject:(id)a0 codeObjectInfo:(struct AMD_HSACodeObjectInfoRec { unsigned int x0; unsigned int x1; unsigned int x2; unsigned int x3; unsigned int x4; unsigned int *x5; unsigned int x6; unsigned int x7; unsigned int x8; BOOL x9; BOOL x10; BOOL x11; BOOL x12; BOOL x13; } *)a1 shaderSource:(int)a2;
- (id)internalNewComputePipelineWithCodeObject:(id)a0 codeObjectInfo:(struct AMD_HSACodeObjectInfoRec { unsigned int x0; unsigned int x1; unsigned int x2; unsigned int x3; unsigned int x4; unsigned int *x5; unsigned int x6; unsigned int x7; unsigned int x8; BOOL x9; BOOL x10; BOOL x11; BOOL x12; BOOL x13; } *)a1 shaderSource:(int)a2 readOnlyArgs:(BOOL)a3;
- (id)newComputePipelineWithCodeObject:(id)a0;
- (id)newComputePipelineWithCodeObjectAndArgInfo:(id)a0 argBufferSize:(unsigned long long)a1 argBufferAlign:(unsigned long long)a2;
- (id)newComputePipelineWithTensileCodeObject:(id)a0 argBufferSize:(id)a1;
- (void)resetInfinityCacheControl;
- (char)supportInfinityCacheControl;

@end
