{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536004990464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536004990467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  3 15:03:10 2018 " "Processing started: Mon Sep  3 15:03:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536004990467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536004990467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536004990468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1536004990868 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(44) " "Verilog HDL syntax warning at mp0.sv(44): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(46) " "Verilog HDL syntax warning at mp0.sv(46): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 46 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(47) " "Verilog HDL syntax warning at mp0.sv(47): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 47 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(51) " "Verilog HDL syntax warning at mp0.sv(51): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 51 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(53) " "Verilog HDL syntax warning at mp0.sv(53): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 53 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(60) " "Verilog HDL syntax warning at mp0.sv(60): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 60 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(67) " "Verilog HDL syntax warning at mp0.sv(67): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 67 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(69) " "Verilog HDL syntax warning at mp0.sv(69): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 69 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(71) " "Verilog HDL syntax warning at mp0.sv(71): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 71 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(108) " "Verilog HDL syntax warning at mp0.sv(108): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 108 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(115) " "Verilog HDL syntax warning at mp0.sv(115): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 115 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(122) " "Verilog HDL syntax warning at mp0.sv(122): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 122 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(125) " "Verilog HDL syntax warning at mp0.sv(125): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 125 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991451 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mp0.sv(128) " "Verilog HDL syntax warning at mp0.sv(128): extra block comment delimiter characters /* within block comment" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 128 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp0 " "Found entity 1: mp0" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "rv32i_types.sv" "" { Text "/home/yuanm2/ece411/mp0/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/yuanm2/ece411/mp0/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/yuanm2/ece411/mp0/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_reg.sv" "" { Text "/home/yuanm2/ece411/mp0/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/yuanm2/ece411/mp0/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/yuanm2/ece411/mp0/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991509 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(6) " "Verilog HDL syntax warning at control.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991515 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(13) " "Verilog HDL syntax warning at control.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991515 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(20) " "Verilog HDL syntax warning at control.sv(20): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 20 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991515 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(23) " "Verilog HDL syntax warning at control.sv(23): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 23 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991515 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "control.sv(26) " "Verilog HDL syntax warning at control.sv(26): extra block comment delimiter characters /* within block comment" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1536004991515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "/home/yuanm2/ece411/mp0/control.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/yuanm2/ece411/mp0/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/yuanm2/ece411/mp0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/yuanm2/ece411/mp0/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CMP.sv 1 1 " "Found 1 design units, including 1 entities, in source file CMP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "CMP.sv" "" { Text "/home/yuanm2/ece411/mp0/CMP.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536004991543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536004991543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp0 " "Elaborating entity \"mp0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536004991732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "mp0.sv" "control" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "mp0.sv" "datapath" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:datapath\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:datapath\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register datapath:datapath\|pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"datapath:datapath\|pc_register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:riscv_ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:riscv_ALU\"" {  } { { "datapath.sv" "riscv_ALU" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:datapath\|mux4:alumux2 " "Elaborating entity \"mux4\" for hierarchy \"datapath:datapath\|mux4:alumux2\"" {  } { { "datapath.sv" "alumux2" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath\|regfile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:datapath\|register:mem_data_out " "Elaborating entity \"register\" for hierarchy \"datapath:datapath\|register:mem_data_out\"" {  } { { "datapath.sv" "mem_data_out" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP datapath:datapath\|CMP:riscv_CMP " "Elaborating entity \"CMP\" for hierarchy \"datapath:datapath\|CMP:riscv_CMP\"" {  } { { "datapath.sv" "riscv_CMP" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir datapath:datapath\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"datapath:datapath\|ir:IR\"" {  } { { "datapath.sv" "IR" { Text "/home/yuanm2/ece411/mp0/datapath.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536004991773 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "datapath:datapath\|regfile:regfile\|data " "RAM logic \"datapath:datapath\|regfile:regfile\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/yuanm2/ece411/mp0/regfile.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1536004992266 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1536004992266 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[0\] VCC " "Pin \"mem_byte_enable\[0\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536004994127 "|mp0|mem_byte_enable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[1\] VCC " "Pin \"mem_byte_enable\[1\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536004994127 "|mp0|mem_byte_enable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[2\] VCC " "Pin \"mem_byte_enable\[2\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536004994127 "|mp0|mem_byte_enable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_byte_enable\[3\] VCC " "Pin \"mem_byte_enable\[3\]\" is stuck at VCC" {  } { { "mp0.sv" "" { Text "/home/yuanm2/ece411/mp0/mp0.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536004994127 "|mp0|mem_byte_enable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1536004994127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536004995225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1536004996046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536004996445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536004996445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2558 " "Implemented 2558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536004996778 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536004996778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2454 " "Implemented 2454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536004996778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536004996778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536004996817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  3 15:03:16 2018 " "Processing ended: Mon Sep  3 15:03:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536004996817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536004996817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536004996817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536004996817 ""}
