ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB59:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 2


  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 3


  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 4


 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 5


 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 6


 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 7


 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 8


 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 9


 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 10


 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 11


 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 12


 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 13


 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 14


 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 15


 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 16


 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 17


 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 18


 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 19


1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 20


1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 21


1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 22


1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 23


1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 24


1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 25


1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 26


1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 27


1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 28


1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 29


1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
1628:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 30


1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 31


1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
1742:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 32


1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
  27              		.loc 2 1763 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 1764 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 33


  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 34


  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 35


 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 36


 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 37


 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 38


 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 39


 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 40


 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 41


 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 42


 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 43


 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 44


 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 45


 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 46


 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 47


 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 877 27 view .LVU2
  38              	.LBB9:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 48


 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 879 3 view .LVU3
  40              		.syntax unified
  41              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  48              		.loc 2 1766 3 view .LVU4
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  49              		.loc 2 1767 32 is_stmt 0 view .LVU5
  50 0004 0549     		ldr	r1, .L3
  51 0006 CA68     		ldr	r2, [r1, #12]
  52              		.loc 2 1767 40 view .LVU6
  53 0008 02F4E062 		and	r2, r2, #1792
1766:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  54              		.loc 2 1766 17 view .LVU7
  55 000c 044B     		ldr	r3, .L3+4
  56 000e 1343     		orrs	r3, r3, r2
1766:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  57              		.loc 2 1766 15 view .LVU8
  58 0010 CB60     		str	r3, [r1, #12]
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
  59              		.loc 2 1769 3 is_stmt 1 view .LVU9
  60              	.LBB10:
  61              	.LBI10:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  62              		.loc 3 877 27 view .LVU10
  63              	.LBB11:
  64              		.loc 3 879 3 view .LVU11
  65              		.syntax unified
  66              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  67 0012 BFF34F8F 		dsb 0xF
  68              	@ 0 "" 2
  69              		.thumb
  70              		.syntax unified
  71              	.L2:
  72              	.LBE11:
  73              	.LBE10:
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
  74              		.loc 2 1771 3 view .LVU12
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
  75              		.loc 2 1773 5 discriminator 1 view .LVU13
  76              		.syntax unified
  77              	@ 1773 "Drivers/CMSIS/Include/core_cm3.h" 1
  78 0016 00BF     		nop
  79              	@ 0 "" 2
1771:Drivers/CMSIS/Include/core_cm3.h ****   {
  80              		.loc 2 1771 3 view .LVU14
  81              		.thumb
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 49


  82              		.syntax unified
  83 0018 FDE7     		b	.L2
  84              	.L4:
  85 001a 00BF     		.align	2
  86              	.L3:
  87 001c 00ED00E0 		.word	-536810240
  88 0020 0400FA05 		.word	100270084
  89              		.cfi_endproc
  90              	.LFE59:
  92              		.section	.text.I2C_fill_data,"ax",%progbits
  93              		.align	1
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	I2C_fill_data:
  99              	.LVL0:
 100              	.LFB68:
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include "mem_jump_function.h"
   3:Core/Src/main.c **** #include "vartype_convert.h"
   4:Core/Src/main.c **** #include "checksum.h"
   5:Core/Src/main.c **** #include "memory_map.h"
   6:Core/Src/main.c **** #include "util.h"
   7:Core/Src/main.c **** #include "string.h"
   8:Core/Src/main.c **** #include "hal_i2c.h"
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** /*============================CONSTANTS====================================*/
  11:Core/Src/main.c **** #define JUMP_TO_APP 0
  12:Core/Src/main.c **** #define USE_CUSTOM_HAL_I2C 1
  13:Core/Src/main.c **** 
  14:Core/Src/main.c **** #define NUM_BYTE_MAX 64
  15:Core/Src/main.c **** #define UPLOADING_TIMEOUT (2000000) //
  16:Core/Src/main.c **** #define NUM_VEC (4)                 // Check number of reset vectors when check validation
  17:Core/Src/main.c **** #define START_WRITE 1
  18:Core/Src/main.c **** #define READ_CRC 2
  19:Core/Src/main.c **** #define WRITE_DATA 3
  20:Core/Src/main.c **** #define TXDATA_SIZE 4
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** #define READ_BYTECOUNT 1
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** #define RT_DATA 0
  25:Core/Src/main.c **** #define RT_EOF 1
  26:Core/Src/main.c **** #define RT_MAIN_ADDR 4
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** #define RQ_ERASE 0xF3          //
  29:Core/Src/main.c **** #define RQ_UPLOADING 0xF2      //
  30:Core/Src/main.c **** #define RQ_CHECK_BLANKING 0xF4 //
  31:Core/Src/main.c **** #define RQ_CHECK_CRC 0xF5      //
  32:Core/Src/main.c **** #define RQ_SYSTEM_RESET 0xF6   //
  33:Core/Src/main.c **** #define RQ_GET_BLD_VER 0xF7
  34:Core/Src/main.c **** #define RQ_ENTER_BLD 0xF8
  35:Core/Src/main.c **** #define RQ_EXIT_BLD 0xF9
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** #define RES_EXIT_BLD_SUCCESS 'c'
  38:Core/Src/main.c **** #define RES_EXIT_BLD_FAIL 'd'
  39:Core/Src/main.c **** #define RES_ENTER_BLD_SUCCESS 'a'
  40:Core/Src/main.c **** #define RES_ENTER_BLD_FAIL 'b'
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 50


  41:Core/Src/main.c **** #define RES_INVALID_COMMAND '9' //
  42:Core/Src/main.c **** #define RES_ERASE_COMPLETE '8'  // 8 - Erase memory success
  43:Core/Src/main.c **** #define RES_CRC_FAIL '7'        // 7 - Check crc fail
  44:Core/Src/main.c **** #define RES_CRC_SUCCESS '6'     // 6 - Upload image success
  45:Core/Src/main.c **** #define RES_UPLOAD_SUCCESS '5'  // 5 - Upload line success
  46:Core/Src/main.c **** #define RES_UPLOAD_FAIL '4'     // 4 - Upload line fail - Ask for line again
  47:Core/Src/main.c **** #define RES_UPLOAD_INPROG '3'   // 3 - Uploading in progress - Ask to wait
  48:Core/Src/main.c **** #define RES_APP_FLASH_CLEAN '2'
  49:Core/Src/main.c **** #define RES_APP_FLASH_DIRTY '1'
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** #define IMAGE_TAG 0xD1B45E82
  52:Core/Src/main.c **** #define RQ_KEY 0x84AE9B23
  53:Core/Src/main.c **** #define RES_KEY 0x18E2B8AC
  54:Core/Src/main.c **** #define BLANK_KEY 0xFFFFFFFF
  55:Core/Src/main.c **** #define BLD_ENTER_NUM_KEY (125)
  56:Core/Src/main.c **** #define BLD_VERSION_MAJOR '0'
  57:Core/Src/main.c **** #define BLD_VERSION_MINOR '1'
  58:Core/Src/main.c **** #define BLD_VERSION_PATCH 'A'
  59:Core/Src/main.c **** #define BLD_VERSION                                             \
  60:Core/Src/main.c ****   (BLD_VERSION_MAJOR | ('.' << 8) | (BLD_VERSION_MINOR << 16) | \
  61:Core/Src/main.c ****    (BLD_VERSION_PATCH << 24))
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /*============================VARIABLES====================================*/
  64:Core/Src/main.c **** typedef struct
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   uint32_t rq_key;
  67:Core/Src/main.c ****   uint32_t res_key;
  68:Core/Src/main.c **** } bld_enter_rq_res_t;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** typedef struct
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   uint32_t image_tag;
  73:Core/Src/main.c ****   uint32_t image_start;
  74:Core/Src/main.c ****   uint32_t image_size;
  75:Core/Src/main.c ****   uint32_t image_crc;
  76:Core/Src/main.c ****   uint32_t jump_addr;
  77:Core/Src/main.c ****   uint32_t reserve;
  78:Core/Src/main.c ****   bld_enter_rq_res_t bld_enter_key[BLD_ENTER_NUM_KEY];
  79:Core/Src/main.c **** } image_info_t;
  80:Core/Src/main.c **** typedef enum
  81:Core/Src/main.c **** {
  82:Core/Src/main.c ****   CMD_NOP,
  83:Core/Src/main.c ****   CMD_ERASE,
  84:Core/Src/main.c ****   CMD_BLANKING,
  85:Core/Src/main.c ****   CMD_UPLOADING,
  86:Core/Src/main.c ****   CMD_CHECK_CRC,
  87:Core/Src/main.c ****   CMD_SYSTEM_RESET,
  88:Core/Src/main.c ****   CMD_GET_BLD_VER,
  89:Core/Src/main.c ****   CMD_ENTER_BLD,
  90:Core/Src/main.c ****   CMD_EXIT_BLD,
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   CMD_NUM
  93:Core/Src/main.c **** } bld_cmd_e;
  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** typedef enum
  96:Core/Src/main.c **** {
  97:Core/Src/main.c ****   IRQ_CMD_NOP,
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 51


  98:Core/Src/main.c ****   IRQ_CMD_ERASE,
  99:Core/Src/main.c ****   IRQ_CMD_UPLOADING,
 100:Core/Src/main.c ****   IRQ_CMD_CHECK_BLANKING,
 101:Core/Src/main.c ****   IRQ_CMD_CHECK_CRC,
 102:Core/Src/main.c ****   IRQ_CMD_SYSTEM_RESET,
 103:Core/Src/main.c ****   IRQ_CMD_GET_BLD_VER,
 104:Core/Src/main.c ****   IRQ_CMD_ENTER_BLD,
 105:Core/Src/main.c ****   IRQ_CMD_EXIT_BLD,
 106:Core/Src/main.c **** } interrupt_rq_e;
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** bld_cmd_e cmd = CMD_NOP;
 109:Core/Src/main.c **** interrupt_rq_e irq_cmd = IRQ_CMD_NOP;
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** uint8_t gRxData[NUM_BYTE_MAX] = {};
 112:Core/Src/main.c **** uint8_t gTxData[TXDATA_SIZE] = {};
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** union
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   uint8_t byte[256];
 117:Core/Src/main.c ****   uint32_t word[64];
 118:Core/Src/main.c **** } data;
 119:Core/Src/main.c **** uint8_t line_ptr;
 120:Core/Src/main.c **** uint8_t data_ptr;
 121:Core/Src/main.c **** uint8_t line_len;
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** uint32_t main_address;
 124:Core/Src/main.c **** uint32_t sector_start_adr;
 125:Core/Src/main.c **** bool is_rewrite_sector = false;
 126:Core/Src/main.c **** bool start_timeout = false;
 127:Core/Src/main.c **** uint32_t uploading_timer = 0;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** uint8_t state = READ_BYTECOUNT;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** uint32_t main_address;
 132:Core/Src/main.c **** uint32_t address;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /*============================FUNCTION VARIABLES====================================*/
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** typedef void (*pfunction)(void);
 137:Core/Src/main.c **** // I2C_HandleTypeDef hi2c1;
 138:Core/Src/main.c **** UART_HandleTypeDef huart1;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** /*============================DECLARE FUNCTIONS====================================*/
 141:Core/Src/main.c **** void SystemClock_Config(void);
 142:Core/Src/main.c **** static void MX_GPIO_Init(void);
 143:Core/Src/main.c **** static void MX_I2C1_Init(void);
 144:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** void process_hex_file(void);
 147:Core/Src/main.c **** void erase_memory(uint32_t adr, uint32_t size);
 148:Core/Src/main.c **** static void I2C_fill_data(uint8_t *u8_data);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** /*============================FUNCTIONS====================================*/
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /**
 153:Core/Src/main.c ****  * @brief Erase memory section (32kB)
 154:Core/Src/main.c ****  * @param adr start of memory section
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 52


 155:Core/Src/main.c ****  * @param size how much data to be erased
 156:Core/Src/main.c ****  */
 157:Core/Src/main.c **** void erase_memory(uint32_t adr, uint32_t size)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c ****   uint32_t start_adr = adr;
 160:Core/Src/main.c ****   while (start_adr < adr + size)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     HAL_FLASH_Unlock();
 163:Core/Src/main.c ****     FLASH_PageErase(start_adr);
 164:Core/Src/main.c ****     CLEAR_BIT(FLASH->CR, (FLASH_CR_PER));
 165:Core/Src/main.c ****     HAL_FLASH_Lock();
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****     start_adr += 0x400; // 1 PAGE
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****  * @brief Verify that app image exists
 173:Core/Src/main.c ****  * @return true if verification is successful, false otherwise
 174:Core/Src/main.c ****  */
 175:Core/Src/main.c **** bool verify_memory(uint32_t start_adr)
 176:Core/Src/main.c **** {
 177:Core/Src/main.c ****   uint32_t *p32 = (uint32_t *)(start_adr);
 178:Core/Src/main.c ****   if ((p32[0] < RAM_START_ADDR) || (p32[0] > RAM_END_ADDR))
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     return false;
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   else
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     for (uint8_t i = 1; i <= NUM_VEC; i++)
 185:Core/Src/main.c ****     {
 186:Core/Src/main.c ****       if ((p32[i] < FLASH_START_ADDR) || (p32[i] > FLASH_END_ADDR))
 187:Core/Src/main.c ****       {
 188:Core/Src/main.c ****         return false;
 189:Core/Src/main.c ****       }
 190:Core/Src/main.c ****     }
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c ****   return true;
 193:Core/Src/main.c **** }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** /**
 196:Core/Src/main.c ****  * @brief read and upload the data to flash
 197:Core/Src/main.c ****  * @note The data will be devided into 6 parts, using switch case:
 198:Core/Src/main.c ****  * @note data length, data address, data type, flashing data, checksum, check
 199:Core/Src/main.c ****  crc
 200:Core/Src/main.c ****  * because each interrupt only sent 1 byte,
 201:Core/Src/main.c ****  * counter "line_ptr" as well as all used variables are defined globally
 202:Core/Src/main.c ****  * and will be reset at the end of successful read if needed
 203:Core/Src/main.c ****  */
 204:Core/Src/main.c **** void process_hex_file(void)
 205:Core/Src/main.c **** {
 206:Core/Src/main.c ****   if (state == START_WRITE)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     /* Send response: currently processing */
 209:Core/Src/main.c ****     gTxData[0] = RES_UPLOAD_INPROG;
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c ****   else
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 53


 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     // compute check sum
 214:Core/Src/main.c ****     bool checksum = check_cs(&data.byte[0], data.byte[line_len - 1], line_len - 1);
 215:Core/Src/main.c ****     if (checksum)
 216:Core/Src/main.c ****     {
 217:Core/Src/main.c ****       uint8_t record_type = data.byte[3];
 218:Core/Src/main.c ****       uint32_t address = main_address | (data.byte[1] << 8) | (data.byte[2]);
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****       if (record_type == RT_MAIN_ADDR)
 221:Core/Src/main.c ****       { // If RT is main address
 222:Core/Src/main.c ****         main_address = (data.byte[4] << 24) | (data.byte[5] << 16);
 223:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 224:Core/Src/main.c ****       }
 225:Core/Src/main.c ****       else if (record_type == RT_DATA)
 226:Core/Src/main.c ****       {
 227:Core/Src/main.c ****         // padding left
 228:Core/Src/main.c ****         uint32_t *two_words;
 229:Core/Src/main.c ****         uint8_t prepad_len;
 230:Core/Src/main.c ****         prepad_len = address & 0x07;
 231:Core/Src/main.c ****         if (prepad_len > 0)
 232:Core/Src/main.c ****         {
 233:Core/Src/main.c ****           // increase length
 234:Core/Src/main.c ****           data.byte[0] += prepad_len;
 235:Core/Src/main.c ****           // memory move
 236:Core/Src/main.c ****           for (int i = (data.byte[0] + 4); i >= (4 + prepad_len); i--)
 237:Core/Src/main.c ****           {
 238:Core/Src/main.c ****             data.byte[i] = data.byte[i - prepad_len];
 239:Core/Src/main.c ****           }
 240:Core/Src/main.c ****           for (int i = 0; i < prepad_len; i++)
 241:Core/Src/main.c ****           {
 242:Core/Src/main.c ****             data.byte[4 + i] = 0xff;
 243:Core/Src/main.c ****           }
 244:Core/Src/main.c ****           address -= prepad_len;
 245:Core/Src/main.c ****         }
 246:Core/Src/main.c ****         // padding right double word
 247:Core/Src/main.c ****         uint8_t num_double_words = (data.byte[0] + 7) >> 3;
 248:Core/Src/main.c ****         if ((num_double_words * 8) > data.byte[0])
 249:Core/Src/main.c ****         {
 250:Core/Src/main.c ****           uint8_t *p_start = &data.byte[4] + data.byte[0];
 251:Core/Src/main.c ****           uint8_t *p_end = &data.byte[4] + num_double_words * 8;
 252:Core/Src/main.c ****           while (p_start < p_end)
 253:Core/Src/main.c ****           {
 254:Core/Src/main.c ****             *p_start++ = 0xff;
 255:Core/Src/main.c ****           }
 256:Core/Src/main.c ****         }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****         /* Write 1 word at a time*/
 259:Core/Src/main.c ****         uint8_t num_word = (data.byte[0] + 3) >> 2;
 260:Core/Src/main.c ****         uint8_t m = 0;
 261:Core/Src/main.c ****         while (m < num_word)
 262:Core/Src/main.c ****         {
 263:Core/Src/main.c ****           // little endian format
 264:Core/Src/main.c ****           two_words = &data.word[m + 1];
 265:Core/Src/main.c ****           // Only condition that dont want to be written to flash is
 266:Core/Src/main.c ****           // when process in rewrite sector mode when CRC fail triggered
 267:Core/Src/main.c ****           // and when the address is outside of the sector
 268:Core/Src/main.c ****           if (!(is_rewrite_sector && (address < sector_start_adr)))
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 54


 269:Core/Src/main.c ****           {
 270:Core/Src/main.c ****             HAL_FLASH_Unlock();
 271:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *two_words);
 272:Core/Src/main.c ****             CLEAR_BIT(FLASH->CR, (FLASH_CR_PG));
 273:Core/Src/main.c ****             HAL_FLASH_Lock();
 274:Core/Src/main.c ****           }
 275:Core/Src/main.c ****           address += 0x04;
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****           // Check if write the sector complete
 278:Core/Src/main.c ****           if (is_rewrite_sector &&
 279:Core/Src/main.c ****               (address >= (sector_start_adr + SECTOR_SIZE)))
 280:Core/Src/main.c ****           {
 281:Core/Src/main.c ****             // Move to next stage
 282:Core/Src/main.c ****             break; // break out of write loop
 283:Core/Src/main.c ****           }
 284:Core/Src/main.c ****           m++;
 285:Core/Src/main.c ****         }
 286:Core/Src/main.c ****         // response
 287:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 288:Core/Src/main.c ****       }
 289:Core/Src/main.c ****       else if (record_type == RT_EOF)
 290:Core/Src/main.c ****       {
 291:Core/Src/main.c ****         // Send line read/write complete
 292:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 293:Core/Src/main.c ****       }
 294:Core/Src/main.c ****     }
 295:Core/Src/main.c ****     else
 296:Core/Src/main.c ****     {
 297:Core/Src/main.c ****       /* If fail checksum, ask for resend line */
 298:Core/Src/main.c ****       gTxData[0] = RES_UPLOAD_FAIL;
 299:Core/Src/main.c ****     }
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** static void I2C_fill_data(uint8_t *u8_data)
 304:Core/Src/main.c **** {
 101              		.loc 1 304 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 106              		.loc 1 304 1 is_stmt 0 view .LVU16
 107 0000 10B4     		push	{r4}
 108              	.LCFI0:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 4, -4
 305:Core/Src/main.c ****   switch (u8_data[0])
 111              		.loc 1 305 3 is_stmt 1 view .LVU17
 112              		.loc 1 305 18 is_stmt 0 view .LVU18
 113 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 114              		.loc 1 305 3 view .LVU19
 115 0004 F23B     		subs	r3, r3, #242
 116 0006 072B     		cmp	r3, #7
 117 0008 08D8     		bhi	.L6
 118 000a DFE803F0 		tbb	[pc, r3]
 119              	.L8:
 120 000e 21       		.byte	(.L15-.L8)/2
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 55


 121 000f 04       		.byte	(.L14-.L8)/2
 122 0010 19       		.byte	(.L13-.L8)/2
 123 0011 1D       		.byte	(.L12-.L8)/2
 124 0012 2B       		.byte	(.L11-.L8)/2
 125 0013 2F       		.byte	(.L10-.L8)/2
 126 0014 33       		.byte	(.L9-.L8)/2
 127 0015 37       		.byte	(.L7-.L8)/2
 128              		.p2align 1
 129              	.L14:
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****   case RQ_ERASE:
 308:Core/Src/main.c ****   {
 309:Core/Src/main.c ****     irq_cmd = IRQ_CMD_ERASE;
 130              		.loc 1 309 5 is_stmt 1 view .LVU20
 131              		.loc 1 309 13 is_stmt 0 view .LVU21
 132 0016 634B     		ldr	r3, .L41
 133 0018 0122     		movs	r2, #1
 134 001a 1A70     		strb	r2, [r3]
 310:Core/Src/main.c ****   }
 311:Core/Src/main.c ****   break;
 135              		.loc 1 311 3 is_stmt 1 view .LVU22
 136              	.L6:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   case RQ_CHECK_BLANKING:
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     irq_cmd = IRQ_CMD_CHECK_BLANKING;
 316:Core/Src/main.c ****   }
 317:Core/Src/main.c ****   break;
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   case RQ_CHECK_CRC:
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     irq_cmd = IRQ_CMD_CHECK_CRC;
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   break;
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   case RQ_UPLOADING:
 326:Core/Src/main.c ****   {
 327:Core/Src/main.c ****     irq_cmd = IRQ_CMD_UPLOADING;
 328:Core/Src/main.c ****     state = START_WRITE;
 329:Core/Src/main.c ****     cmd = CMD_UPLOADING;
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   break;
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   case RQ_SYSTEM_RESET:
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     cmd = CMD_SYSTEM_RESET;
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c ****   break;
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   case RQ_GET_BLD_VER:
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     cmd = CMD_GET_BLD_VER;
 342:Core/Src/main.c ****   }
 343:Core/Src/main.c ****   break;
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   case RQ_ENTER_BLD:
 346:Core/Src/main.c ****   {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 56


 347:Core/Src/main.c ****     irq_cmd = IRQ_CMD_ENTER_BLD;
 348:Core/Src/main.c ****   }
 349:Core/Src/main.c ****   break;
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   case RQ_EXIT_BLD:
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     irq_cmd = IRQ_CMD_EXIT_BLD;
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   break;
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   default:
 358:Core/Src/main.c ****     break;
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   line_ptr = 0;
 137              		.loc 1 361 3 view .LVU23
 138              		.loc 1 361 12 is_stmt 0 view .LVU24
 139 001c 0023     		movs	r3, #0
 140 001e 624A     		ldr	r2, .L41+4
 141 0020 1370     		strb	r3, [r2]
 362:Core/Src/main.c ****   line_len = 0;
 142              		.loc 1 362 3 is_stmt 1 view .LVU25
 143              		.loc 1 362 12 is_stmt 0 view .LVU26
 144 0022 624A     		ldr	r2, .L41+8
 145 0024 1370     		strb	r3, [r2]
 363:Core/Src/main.c ****   uploading_timer = 0;
 146              		.loc 1 363 3 is_stmt 1 view .LVU27
 147              		.loc 1 363 19 is_stmt 0 view .LVU28
 148 0026 624A     		ldr	r2, .L41+12
 149 0028 1360     		str	r3, [r2]
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   switch (irq_cmd)
 150              		.loc 1 365 3 is_stmt 1 view .LVU29
 151 002a 5E4B     		ldr	r3, .L41
 152 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 153 002e 013B     		subs	r3, r3, #1
 154 0030 072B     		cmp	r3, #7
 155 0032 48D8     		bhi	.L5
 156 0034 DFE803F0 		tbb	[pc, r3]
 157              	.L18:
 158 0038 7B       		.byte	(.L23-.L18)/2
 159 0039 2A       		.byte	(.L22-.L18)/2
 160 003a 65       		.byte	(.L21-.L18)/2
 161 003b 4F       		.byte	(.L20-.L18)/2
 162 003c 47       		.byte	(.L5-.L18)/2
 163 003d 47       		.byte	(.L5-.L18)/2
 164 003e 90       		.byte	(.L19-.L18)/2
 165 003f A6       		.byte	(.L17-.L18)/2
 166              		.p2align 1
 167              	.L13:
 315:Core/Src/main.c ****   }
 168              		.loc 1 315 5 view .LVU30
 315:Core/Src/main.c ****   }
 169              		.loc 1 315 13 is_stmt 0 view .LVU31
 170 0040 584B     		ldr	r3, .L41
 171 0042 0322     		movs	r2, #3
 172 0044 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 57


 317:Core/Src/main.c **** 
 173              		.loc 1 317 3 is_stmt 1 view .LVU32
 174 0046 E9E7     		b	.L6
 175              	.L12:
 321:Core/Src/main.c ****   }
 176              		.loc 1 321 5 view .LVU33
 321:Core/Src/main.c ****   }
 177              		.loc 1 321 13 is_stmt 0 view .LVU34
 178 0048 564B     		ldr	r3, .L41
 179 004a 0422     		movs	r2, #4
 180 004c 1A70     		strb	r2, [r3]
 323:Core/Src/main.c **** 
 181              		.loc 1 323 3 is_stmt 1 view .LVU35
 182 004e E5E7     		b	.L6
 183              	.L15:
 327:Core/Src/main.c ****     state = START_WRITE;
 184              		.loc 1 327 5 view .LVU36
 327:Core/Src/main.c ****     state = START_WRITE;
 185              		.loc 1 327 13 is_stmt 0 view .LVU37
 186 0050 544B     		ldr	r3, .L41
 187 0052 0222     		movs	r2, #2
 188 0054 1A70     		strb	r2, [r3]
 328:Core/Src/main.c ****     cmd = CMD_UPLOADING;
 189              		.loc 1 328 5 is_stmt 1 view .LVU38
 328:Core/Src/main.c ****     cmd = CMD_UPLOADING;
 190              		.loc 1 328 11 is_stmt 0 view .LVU39
 191 0056 574B     		ldr	r3, .L41+16
 192 0058 0122     		movs	r2, #1
 193 005a 1A70     		strb	r2, [r3]
 329:Core/Src/main.c ****   }
 194              		.loc 1 329 5 is_stmt 1 view .LVU40
 329:Core/Src/main.c ****   }
 195              		.loc 1 329 9 is_stmt 0 view .LVU41
 196 005c 564B     		ldr	r3, .L41+20
 197 005e 0322     		movs	r2, #3
 198 0060 1A70     		strb	r2, [r3]
 331:Core/Src/main.c **** 
 199              		.loc 1 331 3 is_stmt 1 view .LVU42
 200 0062 DBE7     		b	.L6
 201              	.L11:
 335:Core/Src/main.c ****   }
 202              		.loc 1 335 5 view .LVU43
 335:Core/Src/main.c ****   }
 203              		.loc 1 335 9 is_stmt 0 view .LVU44
 204 0064 544B     		ldr	r3, .L41+20
 205 0066 0522     		movs	r2, #5
 206 0068 1A70     		strb	r2, [r3]
 337:Core/Src/main.c **** 
 207              		.loc 1 337 3 is_stmt 1 view .LVU45
 208 006a D7E7     		b	.L6
 209              	.L10:
 341:Core/Src/main.c ****   }
 210              		.loc 1 341 5 view .LVU46
 341:Core/Src/main.c ****   }
 211              		.loc 1 341 9 is_stmt 0 view .LVU47
 212 006c 524B     		ldr	r3, .L41+20
 213 006e 0622     		movs	r2, #6
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 58


 214 0070 1A70     		strb	r2, [r3]
 343:Core/Src/main.c **** 
 215              		.loc 1 343 3 is_stmt 1 view .LVU48
 216 0072 D3E7     		b	.L6
 217              	.L9:
 347:Core/Src/main.c ****   }
 218              		.loc 1 347 5 view .LVU49
 347:Core/Src/main.c ****   }
 219              		.loc 1 347 13 is_stmt 0 view .LVU50
 220 0074 4B4B     		ldr	r3, .L41
 221 0076 0722     		movs	r2, #7
 222 0078 1A70     		strb	r2, [r3]
 349:Core/Src/main.c **** 
 223              		.loc 1 349 3 is_stmt 1 view .LVU51
 224 007a CFE7     		b	.L6
 225              	.L7:
 353:Core/Src/main.c ****   }
 226              		.loc 1 353 5 view .LVU52
 353:Core/Src/main.c ****   }
 227              		.loc 1 353 13 is_stmt 0 view .LVU53
 228 007c 494B     		ldr	r3, .L41
 229 007e 0822     		movs	r2, #8
 230 0080 1A70     		strb	r2, [r3]
 355:Core/Src/main.c **** 
 231              		.loc 1 355 3 is_stmt 1 view .LVU54
 232 0082 CBE7     		b	.L6
 233              	.L40:
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****   case IRQ_CMD_UPLOADING:
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     while (true)
 370:Core/Src/main.c ****     {
 371:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
 372:Core/Src/main.c ****       line_ptr++;
 373:Core/Src/main.c ****       if (line_ptr == 1)
 374:Core/Src/main.c ****       {
 375:Core/Src/main.c ****         line_len = 5 + data.byte[0];
 234              		.loc 1 375 9 view .LVU55
 235              		.loc 1 375 33 is_stmt 0 view .LVU56
 236 0084 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 237              		.loc 1 375 22 view .LVU57
 238 0086 0533     		adds	r3, r3, #5
 239              		.loc 1 375 18 view .LVU58
 240 0088 484A     		ldr	r2, .L41+8
 241 008a 1370     		strb	r3, [r2]
 242              	.L22:
 369:Core/Src/main.c ****     {
 243              		.loc 1 369 5 is_stmt 1 view .LVU59
 371:Core/Src/main.c ****       line_ptr++;
 244              		.loc 1 371 7 view .LVU60
 371:Core/Src/main.c ****       line_ptr++;
 245              		.loc 1 371 39 is_stmt 0 view .LVU61
 246 008c 464A     		ldr	r2, .L41+4
 247 008e 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 248 0090 4B1C     		adds	r3, r1, #1
 371:Core/Src/main.c ****       line_ptr++;
 249              		.loc 1 371 36 view .LVU62
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 59


 250 0092 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
 371:Core/Src/main.c ****       line_ptr++;
 251              		.loc 1 371 27 view .LVU63
 252 0096 494C     		ldr	r4, .L41+24
 253 0098 04F801C0 		strb	ip, [r4, r1]
 372:Core/Src/main.c ****       if (line_ptr == 1)
 254              		.loc 1 372 7 is_stmt 1 view .LVU64
 372:Core/Src/main.c ****       if (line_ptr == 1)
 255              		.loc 1 372 15 is_stmt 0 view .LVU65
 256 009c DBB2     		uxtb	r3, r3
 257 009e 1370     		strb	r3, [r2]
 373:Core/Src/main.c ****       {
 258              		.loc 1 373 7 is_stmt 1 view .LVU66
 373:Core/Src/main.c ****       {
 259              		.loc 1 373 10 is_stmt 0 view .LVU67
 260 00a0 012B     		cmp	r3, #1
 261 00a2 EFD0     		beq	.L40
 376:Core/Src/main.c ****       }
 377:Core/Src/main.c ****       else if (line_len == line_ptr)
 262              		.loc 1 377 12 is_stmt 1 view .LVU68
 263              		.loc 1 377 25 is_stmt 0 view .LVU69
 264 00a4 414A     		ldr	r2, .L41+8
 265 00a6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 266              		.loc 1 377 15 view .LVU70
 267 00a8 9342     		cmp	r3, r2
 268 00aa EFD1     		bne	.L22
 378:Core/Src/main.c ****       {
 379:Core/Src/main.c ****         break;
 380:Core/Src/main.c ****       }
 381:Core/Src/main.c ****     }
 382:Core/Src/main.c ****     cmd = CMD_UPLOADING;
 269              		.loc 1 382 5 is_stmt 1 view .LVU71
 270              		.loc 1 382 9 is_stmt 0 view .LVU72
 271 00ac 0323     		movs	r3, #3
 272 00ae 424A     		ldr	r2, .L41+20
 273 00b0 1370     		strb	r3, [r2]
 383:Core/Src/main.c ****     state = WRITE_DATA;
 274              		.loc 1 383 5 is_stmt 1 view .LVU73
 275              		.loc 1 383 11 is_stmt 0 view .LVU74
 276 00b2 404A     		ldr	r2, .L41+16
 277 00b4 1370     		strb	r3, [r2]
 384:Core/Src/main.c ****     start_timeout = true;
 278              		.loc 1 384 5 is_stmt 1 view .LVU75
 279              		.loc 1 384 19 is_stmt 0 view .LVU76
 280 00b6 424B     		ldr	r3, .L41+28
 281 00b8 0122     		movs	r2, #1
 282 00ba 1A70     		strb	r2, [r3]
 385:Core/Src/main.c ****     line_ptr = 0;
 283              		.loc 1 385 5 is_stmt 1 view .LVU77
 284              		.loc 1 385 14 is_stmt 0 view .LVU78
 285 00bc 0023     		movs	r3, #0
 286 00be 3A4A     		ldr	r2, .L41+4
 287 00c0 1370     		strb	r3, [r2]
 386:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 288              		.loc 1 386 5 is_stmt 1 view .LVU79
 289              		.loc 1 386 13 is_stmt 0 view .LVU80
 290 00c2 384A     		ldr	r2, .L41
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 60


 291 00c4 1370     		strb	r3, [r2]
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   break;
 292              		.loc 1 388 3 is_stmt 1 view .LVU81
 293              	.L5:
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   case IRQ_CMD_CHECK_CRC:
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     // 4 byte start + 4 len + 4 bytes 32 bits crc + 1 byte cs
 393:Core/Src/main.c ****     while (line_ptr != 13)
 394:Core/Src/main.c ****     {
 395:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
 396:Core/Src/main.c ****       line_ptr++;
 397:Core/Src/main.c ****     }
 398:Core/Src/main.c ****     cmd = CMD_CHECK_CRC;
 399:Core/Src/main.c ****     line_ptr = 0;
 400:Core/Src/main.c ****     start_timeout = true;
 401:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c ****   break;
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   case IRQ_CMD_CHECK_BLANKING:
 406:Core/Src/main.c ****   {
 407:Core/Src/main.c ****     // 4 bytes for address and 4 bytes for size, 1 byte cs
 408:Core/Src/main.c ****     while (line_ptr != 9)
 409:Core/Src/main.c ****     {
 410:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
 411:Core/Src/main.c ****       line_ptr++;
 412:Core/Src/main.c ****     }
 413:Core/Src/main.c ****     cmd = CMD_BLANKING;
 414:Core/Src/main.c ****     line_ptr = 0;
 415:Core/Src/main.c ****     start_timeout = true;
 416:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   break;
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   case IRQ_CMD_ERASE:
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     while (line_ptr != 9)
 423:Core/Src/main.c ****     {
 424:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
 425:Core/Src/main.c ****       line_ptr++;
 426:Core/Src/main.c ****     }
 427:Core/Src/main.c ****     // 4 bytes for address and 4 bytes for size, 1 byte cs
 428:Core/Src/main.c ****     cmd = CMD_ERASE;
 429:Core/Src/main.c ****     line_ptr = 0;
 430:Core/Src/main.c ****     start_timeout = true;
 431:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 432:Core/Src/main.c ****   }
 433:Core/Src/main.c ****   break;
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   case IRQ_CMD_ENTER_BLD:
 436:Core/Src/main.c ****   {
 437:Core/Src/main.c ****     // 4 bytes rq key, 1 byte cs
 438:Core/Src/main.c ****     while (line_ptr != 5)
 439:Core/Src/main.c ****     {
 440:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 61


 441:Core/Src/main.c ****       line_ptr++;
 442:Core/Src/main.c ****     }
 443:Core/Src/main.c ****     cmd = CMD_ENTER_BLD;
 444:Core/Src/main.c ****     line_ptr = 0;
 445:Core/Src/main.c ****     start_timeout = true;
 446:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 447:Core/Src/main.c ****   }
 448:Core/Src/main.c ****   break;
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   case IRQ_CMD_EXIT_BLD:
 451:Core/Src/main.c ****   {
 452:Core/Src/main.c ****     // 4 bytes res key, 1 byte cs
 453:Core/Src/main.c ****     while (line_ptr != 5)
 454:Core/Src/main.c ****     {
 455:Core/Src/main.c ****       data.byte[line_ptr] = u8_data[1 + line_ptr];
 456:Core/Src/main.c ****       line_ptr++;
 457:Core/Src/main.c ****     }
 458:Core/Src/main.c ****     cmd = CMD_EXIT_BLD;
 459:Core/Src/main.c ****     line_ptr = 0;
 460:Core/Src/main.c ****     start_timeout = true;
 461:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 462:Core/Src/main.c ****   }
 463:Core/Src/main.c ****   break;
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   default:
 466:Core/Src/main.c ****     break;
 467:Core/Src/main.c ****   }
 468:Core/Src/main.c **** }
 294              		.loc 1 468 1 is_stmt 0 view .LVU82
 295 00c6 10BC     		pop	{r4}
 296              	.LCFI1:
 297              		.cfi_remember_state
 298              		.cfi_restore 4
 299              		.cfi_def_cfa_offset 0
 300 00c8 7047     		bx	lr
 301              	.L26:
 302              	.LCFI2:
 303              		.cfi_restore_state
 395:Core/Src/main.c ****       line_ptr++;
 304              		.loc 1 395 7 is_stmt 1 view .LVU83
 395:Core/Src/main.c ****       line_ptr++;
 305              		.loc 1 395 39 is_stmt 0 view .LVU84
 306 00ca 5A1C     		adds	r2, r3, #1
 395:Core/Src/main.c ****       line_ptr++;
 307              		.loc 1 395 36 view .LVU85
 308 00cc 845C     		ldrb	r4, [r0, r2]	@ zero_extendqisi2
 395:Core/Src/main.c ****       line_ptr++;
 309              		.loc 1 395 27 view .LVU86
 310 00ce 3B49     		ldr	r1, .L41+24
 311 00d0 CC54     		strb	r4, [r1, r3]
 396:Core/Src/main.c ****     }
 312              		.loc 1 396 7 is_stmt 1 view .LVU87
 396:Core/Src/main.c ****     }
 313              		.loc 1 396 15 is_stmt 0 view .LVU88
 314 00d2 354B     		ldr	r3, .L41+4
 315 00d4 1A70     		strb	r2, [r3]
 316              	.L20:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 62


 393:Core/Src/main.c ****     {
 317              		.loc 1 393 21 is_stmt 1 view .LVU89
 318 00d6 344B     		ldr	r3, .L41+4
 319 00d8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 320 00da 0D2B     		cmp	r3, #13
 321 00dc F5D1     		bne	.L26
 398:Core/Src/main.c ****     line_ptr = 0;
 322              		.loc 1 398 5 view .LVU90
 398:Core/Src/main.c ****     line_ptr = 0;
 323              		.loc 1 398 9 is_stmt 0 view .LVU91
 324 00de 364B     		ldr	r3, .L41+20
 325 00e0 0422     		movs	r2, #4
 326 00e2 1A70     		strb	r2, [r3]
 399:Core/Src/main.c ****     start_timeout = true;
 327              		.loc 1 399 5 is_stmt 1 view .LVU92
 399:Core/Src/main.c ****     start_timeout = true;
 328              		.loc 1 399 14 is_stmt 0 view .LVU93
 329 00e4 0023     		movs	r3, #0
 330 00e6 304A     		ldr	r2, .L41+4
 331 00e8 1370     		strb	r3, [r2]
 400:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 332              		.loc 1 400 5 is_stmt 1 view .LVU94
 400:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 333              		.loc 1 400 19 is_stmt 0 view .LVU95
 334 00ea 354A     		ldr	r2, .L41+28
 335 00ec 0121     		movs	r1, #1
 336 00ee 1170     		strb	r1, [r2]
 401:Core/Src/main.c ****   }
 337              		.loc 1 401 5 is_stmt 1 view .LVU96
 401:Core/Src/main.c ****   }
 338              		.loc 1 401 13 is_stmt 0 view .LVU97
 339 00f0 2C4A     		ldr	r2, .L41
 340 00f2 1370     		strb	r3, [r2]
 403:Core/Src/main.c **** 
 341              		.loc 1 403 3 is_stmt 1 view .LVU98
 342 00f4 E7E7     		b	.L5
 343              	.L27:
 410:Core/Src/main.c ****       line_ptr++;
 344              		.loc 1 410 7 view .LVU99
 410:Core/Src/main.c ****       line_ptr++;
 345              		.loc 1 410 39 is_stmt 0 view .LVU100
 346 00f6 5A1C     		adds	r2, r3, #1
 410:Core/Src/main.c ****       line_ptr++;
 347              		.loc 1 410 36 view .LVU101
 348 00f8 845C     		ldrb	r4, [r0, r2]	@ zero_extendqisi2
 410:Core/Src/main.c ****       line_ptr++;
 349              		.loc 1 410 27 view .LVU102
 350 00fa 3049     		ldr	r1, .L41+24
 351 00fc CC54     		strb	r4, [r1, r3]
 411:Core/Src/main.c ****     }
 352              		.loc 1 411 7 is_stmt 1 view .LVU103
 411:Core/Src/main.c ****     }
 353              		.loc 1 411 15 is_stmt 0 view .LVU104
 354 00fe 2A4B     		ldr	r3, .L41+4
 355 0100 1A70     		strb	r2, [r3]
 356              	.L21:
 408:Core/Src/main.c ****     {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 63


 357              		.loc 1 408 21 is_stmt 1 view .LVU105
 358 0102 294B     		ldr	r3, .L41+4
 359 0104 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 360 0106 092B     		cmp	r3, #9
 361 0108 F5D1     		bne	.L27
 413:Core/Src/main.c ****     line_ptr = 0;
 362              		.loc 1 413 5 view .LVU106
 413:Core/Src/main.c ****     line_ptr = 0;
 363              		.loc 1 413 9 is_stmt 0 view .LVU107
 364 010a 2B4B     		ldr	r3, .L41+20
 365 010c 0222     		movs	r2, #2
 366 010e 1A70     		strb	r2, [r3]
 414:Core/Src/main.c ****     start_timeout = true;
 367              		.loc 1 414 5 is_stmt 1 view .LVU108
 414:Core/Src/main.c ****     start_timeout = true;
 368              		.loc 1 414 14 is_stmt 0 view .LVU109
 369 0110 0023     		movs	r3, #0
 370 0112 254A     		ldr	r2, .L41+4
 371 0114 1370     		strb	r3, [r2]
 415:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 372              		.loc 1 415 5 is_stmt 1 view .LVU110
 415:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 373              		.loc 1 415 19 is_stmt 0 view .LVU111
 374 0116 2A4A     		ldr	r2, .L41+28
 375 0118 0121     		movs	r1, #1
 376 011a 1170     		strb	r1, [r2]
 416:Core/Src/main.c ****   }
 377              		.loc 1 416 5 is_stmt 1 view .LVU112
 416:Core/Src/main.c ****   }
 378              		.loc 1 416 13 is_stmt 0 view .LVU113
 379 011c 214A     		ldr	r2, .L41
 380 011e 1370     		strb	r3, [r2]
 418:Core/Src/main.c **** 
 381              		.loc 1 418 3 is_stmt 1 view .LVU114
 382 0120 D1E7     		b	.L5
 383              	.L28:
 424:Core/Src/main.c ****       line_ptr++;
 384              		.loc 1 424 7 view .LVU115
 424:Core/Src/main.c ****       line_ptr++;
 385              		.loc 1 424 39 is_stmt 0 view .LVU116
 386 0122 5A1C     		adds	r2, r3, #1
 424:Core/Src/main.c ****       line_ptr++;
 387              		.loc 1 424 36 view .LVU117
 388 0124 845C     		ldrb	r4, [r0, r2]	@ zero_extendqisi2
 424:Core/Src/main.c ****       line_ptr++;
 389              		.loc 1 424 27 view .LVU118
 390 0126 2549     		ldr	r1, .L41+24
 391 0128 CC54     		strb	r4, [r1, r3]
 425:Core/Src/main.c ****     }
 392              		.loc 1 425 7 is_stmt 1 view .LVU119
 425:Core/Src/main.c ****     }
 393              		.loc 1 425 15 is_stmt 0 view .LVU120
 394 012a 1F4B     		ldr	r3, .L41+4
 395 012c 1A70     		strb	r2, [r3]
 396              	.L23:
 422:Core/Src/main.c ****     {
 397              		.loc 1 422 21 is_stmt 1 view .LVU121
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 64


 398 012e 1E4B     		ldr	r3, .L41+4
 399 0130 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 400 0132 092B     		cmp	r3, #9
 401 0134 F5D1     		bne	.L28
 428:Core/Src/main.c ****     line_ptr = 0;
 402              		.loc 1 428 5 view .LVU122
 428:Core/Src/main.c ****     line_ptr = 0;
 403              		.loc 1 428 9 is_stmt 0 view .LVU123
 404 0136 0122     		movs	r2, #1
 405 0138 1F4B     		ldr	r3, .L41+20
 406 013a 1A70     		strb	r2, [r3]
 429:Core/Src/main.c ****     start_timeout = true;
 407              		.loc 1 429 5 is_stmt 1 view .LVU124
 429:Core/Src/main.c ****     start_timeout = true;
 408              		.loc 1 429 14 is_stmt 0 view .LVU125
 409 013c 0023     		movs	r3, #0
 410 013e 1A49     		ldr	r1, .L41+4
 411 0140 0B70     		strb	r3, [r1]
 430:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 412              		.loc 1 430 5 is_stmt 1 view .LVU126
 430:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 413              		.loc 1 430 19 is_stmt 0 view .LVU127
 414 0142 1F49     		ldr	r1, .L41+28
 415 0144 0A70     		strb	r2, [r1]
 431:Core/Src/main.c ****   }
 416              		.loc 1 431 5 is_stmt 1 view .LVU128
 431:Core/Src/main.c ****   }
 417              		.loc 1 431 13 is_stmt 0 view .LVU129
 418 0146 174A     		ldr	r2, .L41
 419 0148 1370     		strb	r3, [r2]
 433:Core/Src/main.c **** 
 420              		.loc 1 433 3 is_stmt 1 view .LVU130
 421 014a BCE7     		b	.L5
 422              	.L29:
 440:Core/Src/main.c ****       line_ptr++;
 423              		.loc 1 440 7 view .LVU131
 440:Core/Src/main.c ****       line_ptr++;
 424              		.loc 1 440 39 is_stmt 0 view .LVU132
 425 014c 5A1C     		adds	r2, r3, #1
 440:Core/Src/main.c ****       line_ptr++;
 426              		.loc 1 440 36 view .LVU133
 427 014e 845C     		ldrb	r4, [r0, r2]	@ zero_extendqisi2
 440:Core/Src/main.c ****       line_ptr++;
 428              		.loc 1 440 27 view .LVU134
 429 0150 1A49     		ldr	r1, .L41+24
 430 0152 CC54     		strb	r4, [r1, r3]
 441:Core/Src/main.c ****     }
 431              		.loc 1 441 7 is_stmt 1 view .LVU135
 441:Core/Src/main.c ****     }
 432              		.loc 1 441 15 is_stmt 0 view .LVU136
 433 0154 144B     		ldr	r3, .L41+4
 434 0156 1A70     		strb	r2, [r3]
 435              	.L19:
 438:Core/Src/main.c ****     {
 436              		.loc 1 438 21 is_stmt 1 view .LVU137
 437 0158 134B     		ldr	r3, .L41+4
 438 015a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 65


 439 015c 052B     		cmp	r3, #5
 440 015e F5D1     		bne	.L29
 443:Core/Src/main.c ****     line_ptr = 0;
 441              		.loc 1 443 5 view .LVU138
 443:Core/Src/main.c ****     line_ptr = 0;
 442              		.loc 1 443 9 is_stmt 0 view .LVU139
 443 0160 154B     		ldr	r3, .L41+20
 444 0162 0722     		movs	r2, #7
 445 0164 1A70     		strb	r2, [r3]
 444:Core/Src/main.c ****     start_timeout = true;
 446              		.loc 1 444 5 is_stmt 1 view .LVU140
 444:Core/Src/main.c ****     start_timeout = true;
 447              		.loc 1 444 14 is_stmt 0 view .LVU141
 448 0166 0023     		movs	r3, #0
 449 0168 0F4A     		ldr	r2, .L41+4
 450 016a 1370     		strb	r3, [r2]
 445:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 451              		.loc 1 445 5 is_stmt 1 view .LVU142
 445:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 452              		.loc 1 445 19 is_stmt 0 view .LVU143
 453 016c 144A     		ldr	r2, .L41+28
 454 016e 0121     		movs	r1, #1
 455 0170 1170     		strb	r1, [r2]
 446:Core/Src/main.c ****   }
 456              		.loc 1 446 5 is_stmt 1 view .LVU144
 446:Core/Src/main.c ****   }
 457              		.loc 1 446 13 is_stmt 0 view .LVU145
 458 0172 0C4A     		ldr	r2, .L41
 459 0174 1370     		strb	r3, [r2]
 448:Core/Src/main.c **** 
 460              		.loc 1 448 3 is_stmt 1 view .LVU146
 461 0176 A6E7     		b	.L5
 462              	.L30:
 455:Core/Src/main.c ****       line_ptr++;
 463              		.loc 1 455 7 view .LVU147
 455:Core/Src/main.c ****       line_ptr++;
 464              		.loc 1 455 39 is_stmt 0 view .LVU148
 465 0178 5A1C     		adds	r2, r3, #1
 455:Core/Src/main.c ****       line_ptr++;
 466              		.loc 1 455 36 view .LVU149
 467 017a 845C     		ldrb	r4, [r0, r2]	@ zero_extendqisi2
 455:Core/Src/main.c ****       line_ptr++;
 468              		.loc 1 455 27 view .LVU150
 469 017c 0F49     		ldr	r1, .L41+24
 470 017e CC54     		strb	r4, [r1, r3]
 456:Core/Src/main.c ****     }
 471              		.loc 1 456 7 is_stmt 1 view .LVU151
 456:Core/Src/main.c ****     }
 472              		.loc 1 456 15 is_stmt 0 view .LVU152
 473 0180 094B     		ldr	r3, .L41+4
 474 0182 1A70     		strb	r2, [r3]
 475              	.L17:
 453:Core/Src/main.c ****     {
 476              		.loc 1 453 21 is_stmt 1 view .LVU153
 477 0184 084B     		ldr	r3, .L41+4
 478 0186 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 479 0188 052B     		cmp	r3, #5
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 66


 480 018a F5D1     		bne	.L30
 458:Core/Src/main.c ****     line_ptr = 0;
 481              		.loc 1 458 5 view .LVU154
 458:Core/Src/main.c ****     line_ptr = 0;
 482              		.loc 1 458 9 is_stmt 0 view .LVU155
 483 018c 0A4B     		ldr	r3, .L41+20
 484 018e 0822     		movs	r2, #8
 485 0190 1A70     		strb	r2, [r3]
 459:Core/Src/main.c ****     start_timeout = true;
 486              		.loc 1 459 5 is_stmt 1 view .LVU156
 459:Core/Src/main.c ****     start_timeout = true;
 487              		.loc 1 459 14 is_stmt 0 view .LVU157
 488 0192 0023     		movs	r3, #0
 489 0194 044A     		ldr	r2, .L41+4
 490 0196 1370     		strb	r3, [r2]
 460:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 491              		.loc 1 460 5 is_stmt 1 view .LVU158
 460:Core/Src/main.c ****     irq_cmd = IRQ_CMD_NOP;
 492              		.loc 1 460 19 is_stmt 0 view .LVU159
 493 0198 094A     		ldr	r2, .L41+28
 494 019a 0121     		movs	r1, #1
 495 019c 1170     		strb	r1, [r2]
 461:Core/Src/main.c ****   }
 496              		.loc 1 461 5 is_stmt 1 view .LVU160
 461:Core/Src/main.c ****   }
 497              		.loc 1 461 13 is_stmt 0 view .LVU161
 498 019e 014A     		ldr	r2, .L41
 499 01a0 1370     		strb	r3, [r2]
 463:Core/Src/main.c **** 
 500              		.loc 1 463 3 is_stmt 1 view .LVU162
 501              		.loc 1 468 1 is_stmt 0 view .LVU163
 502 01a2 90E7     		b	.L5
 503              	.L42:
 504              		.align	2
 505              	.L41:
 506 01a4 00000000 		.word	irq_cmd
 507 01a8 00000000 		.word	line_ptr
 508 01ac 00000000 		.word	line_len
 509 01b0 00000000 		.word	uploading_timer
 510 01b4 00000000 		.word	state
 511 01b8 00000000 		.word	cmd
 512 01bc 00000000 		.word	data
 513 01c0 00000000 		.word	start_timeout
 514              		.cfi_endproc
 515              	.LFE68:
 517              		.section	.text.MX_GPIO_Init,"ax",%progbits
 518              		.align	1
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	MX_GPIO_Init:
 524              	.LFB75:
 469:Core/Src/main.c **** uint8_t counter = 0;
 470:Core/Src/main.c **** hal_i2c_hdl_t *i2chandle;
 471:Core/Src/main.c **** hal_i2c_cfg_t cfg;
 472:Core/Src/main.c **** hal_i2c_instance_e i2c0 = HAL_I2C0;
 473:Core/Src/main.c **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 67


 474:Core/Src/main.c **** /*============================MAIN====================================*/
 475:Core/Src/main.c **** 
 476:Core/Src/main.c **** int main(void)
 477:Core/Src/main.c **** {
 478:Core/Src/main.c ****   bool enter_app = true;
 479:Core/Src/main.c ****   bld_cmd_e cmd_temp = CMD_NOP;
 480:Core/Src/main.c ****   image_info_t *page_info = (image_info_t *)FLASH_IMAGE_INFO_START;
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   // Initialize
 483:Core/Src/main.c ****   HAL_Init();
 484:Core/Src/main.c ****   SystemClock_Config();
 485:Core/Src/main.c ****   MX_GPIO_Init();
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* Init I2C*/
 488:Core/Src/main.c ****   cfg.speed = HAL_I2C_100K;
 489:Core/Src/main.c ****   cfg.slave_addr = 0x08; // Not use
 490:Core/Src/main.c ****   i2chandle = hal_i2c_open(i2c0, cfg);
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   HAL_I2C_EnableListen_IT(i2chandle); // enable I2C istenning
 493:Core/Src/main.c ****   HAL_I2C_EV_IRQHandler(i2chandle);   // enable I2C interrupt
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   // MX_USART1_UART_Init();
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* Jump to main here*/
 498:Core/Src/main.c **** #if JUMP_TO_APP
 499:Core/Src/main.c ****   if (enter_app)
 500:Core/Src/main.c ****   {
 501:Core/Src/main.c ****     /* Check BOOT pin to go to main*/
 502:Core/Src/main.c ****     if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))
 503:Core/Src/main.c ****     {
 504:Core/Src/main.c ****       if (verify_memory(FLASH_MAIN_APP_ADDR))
 505:Core/Src/main.c ****       {
 506:Core/Src/main.c ****         go_to_main_app(FLASH_MAIN_APP_ADDR);
 507:Core/Src/main.c ****       }
 508:Core/Src/main.c ****     }
 509:Core/Src/main.c ****   }
 510:Core/Src/main.c **** #endif
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   while (1)
 513:Core/Src/main.c ****   {
 514:Core/Src/main.c ****     switch (cmd_temp)
 515:Core/Src/main.c ****     {
 516:Core/Src/main.c ****     case CMD_ERASE:
 517:Core/Src/main.c ****     case CMD_BLANKING:
 518:Core/Src/main.c ****     {
 519:Core/Src/main.c ****       /* Check checksum first*/
 520:Core/Src/main.c ****       bool checksum = check_cs(&data.byte[0], data.byte[8], 8);
 521:Core/Src/main.c ****       if (!checksum)
 522:Core/Src/main.c ****       {
 523:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_FAIL;
 524:Core/Src/main.c ****       }
 525:Core/Src/main.c ****       else
 526:Core/Src/main.c ****       {
 527:Core/Src/main.c ****         uint32_t adr = (data.byte[0] << 24) | (data.byte[1] << 16) |
 528:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 529:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 530:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 68


 531:Core/Src/main.c ****         /* If pass checksum*/
 532:Core/Src/main.c ****         if (cmd_temp == CMD_ERASE)
 533:Core/Src/main.c ****         {
 534:Core/Src/main.c ****           /* Erase memory and send response*/
 535:Core/Src/main.c ****           erase_memory(adr, len);
 536:Core/Src/main.c ****           gTxData[0] = RES_ERASE_COMPLETE;
 537:Core/Src/main.c ****         }
 538:Core/Src/main.c ****         else if (cmd_temp == CMD_BLANKING)
 539:Core/Src/main.c ****         {
 540:Core/Src/main.c ****           /* Check blanking and send response*/
 541:Core/Src/main.c ****           uint32_t *p32 = (uint32_t *)(adr);
 542:Core/Src/main.c ****           bool is_blanking = true;
 543:Core/Src/main.c ****           len = len >> 2; // number of words
 544:Core/Src/main.c ****           for (uint32_t i = 0; i < len; i++)
 545:Core/Src/main.c ****           {
 546:Core/Src/main.c ****             if (p32[i] != 0xFFFFFFFF)
 547:Core/Src/main.c ****             {
 548:Core/Src/main.c ****               is_blanking = false;
 549:Core/Src/main.c ****               break;
 550:Core/Src/main.c ****             }
 551:Core/Src/main.c ****           }
 552:Core/Src/main.c ****           if (is_blanking)
 553:Core/Src/main.c ****           {
 554:Core/Src/main.c ****             gTxData[0] = RES_APP_FLASH_CLEAN;
 555:Core/Src/main.c ****           }
 556:Core/Src/main.c ****           else
 557:Core/Src/main.c ****           {
 558:Core/Src/main.c ****             gTxData[0] = RES_APP_FLASH_DIRTY;
 559:Core/Src/main.c ****           }
 560:Core/Src/main.c ****         }
 561:Core/Src/main.c ****       }
 562:Core/Src/main.c ****       start_timeout = false;
 563:Core/Src/main.c ****     }
 564:Core/Src/main.c ****     break;
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****     case CMD_UPLOADING:
 567:Core/Src/main.c ****     {
 568:Core/Src/main.c ****       process_hex_file();
 569:Core/Src/main.c ****       start_timeout = false;
 570:Core/Src/main.c ****     }
 571:Core/Src/main.c ****     break;
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****     case CMD_CHECK_CRC:
 574:Core/Src/main.c ****     {
 575:Core/Src/main.c ****       /* Check checksum first*/
 576:Core/Src/main.c ****       bool checksum = check_cs(&data.byte[0], data.byte[12], 12);
 577:Core/Src/main.c ****       if (!checksum)
 578:Core/Src/main.c ****       {
 579:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_FAIL;
 580:Core/Src/main.c ****       }
 581:Core/Src/main.c ****       else
 582:Core/Src/main.c ****       {
 583:Core/Src/main.c ****         uint32_t adr = (data.byte[0] << 24) | (data.byte[1] << 16) |
 584:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 585:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 586:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 587:Core/Src/main.c ****         uint32_t crc_rx = (data.byte[8] << 24) | (data.byte[9] << 16) |
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 69


 588:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****         sector_start_adr = adr;
 591:Core/Src/main.c ****         uint32_t crc_calc;
 592:Core/Src/main.c ****         /* Calculate crc and compare it with ref crc*/
 593:Core/Src/main.c ****         crc_calc = CalcCrc32(CRC32_INIT_VAL, len, (uint8_t *)adr);
 594:Core/Src/main.c ****         if (crc_rx == crc_calc)
 595:Core/Src/main.c ****         {
 596:Core/Src/main.c ****           gTxData[0] = RES_CRC_SUCCESS;
 597:Core/Src/main.c ****           is_rewrite_sector = false;
 598:Core/Src/main.c ****         }
 599:Core/Src/main.c ****         else
 600:Core/Src/main.c ****         {
 601:Core/Src/main.c ****           gTxData[0] = RES_CRC_FAIL;
 602:Core/Src/main.c ****           is_rewrite_sector = true;
 603:Core/Src/main.c ****         }
 604:Core/Src/main.c ****         start_timeout = false;
 605:Core/Src/main.c ****       }
 606:Core/Src/main.c ****     }
 607:Core/Src/main.c ****     break;
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****     case CMD_SYSTEM_RESET:
 610:Core/Src/main.c ****     {
 611:Core/Src/main.c ****       NVIC_SystemReset();
 612:Core/Src/main.c ****     }
 613:Core/Src/main.c ****     break;
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****     case CMD_GET_BLD_VER:
 616:Core/Src/main.c ****     {
 617:Core/Src/main.c ****       const uint32_t bld_version = BLD_VERSION;
 618:Core/Src/main.c ****       for (int i = 0; i < 4; i++)
 619:Core/Src/main.c ****       {
 620:Core/Src/main.c ****         gTxData[0] = (bld_version >> (i * 8)) & 0xFF;
 621:Core/Src/main.c ****       }
 622:Core/Src/main.c ****     }
 623:Core/Src/main.c ****     break;
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****     case CMD_ENTER_BLD:
 626:Core/Src/main.c ****     case CMD_EXIT_BLD:
 627:Core/Src/main.c ****     {
 628:Core/Src/main.c ****       /* Check checksum first*/
 629:Core/Src/main.c ****       bool checksum = check_cs(&data.byte[0], data.byte[4], 4);
 630:Core/Src/main.c ****       if (!checksum)
 631:Core/Src/main.c ****       {
 632:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_FAIL;
 633:Core/Src/main.c ****       }
 634:Core/Src/main.c ****       else
 635:Core/Src/main.c ****       {
 636:Core/Src/main.c ****         uint32_t write_key = (data.byte[0] << 24) | (data.byte[1] << 16) |
 637:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 638:Core/Src/main.c ****         /* In case of send data is not match with ref keys
 639:Core/Src/main.c ****          * Break out of loop and send fail response
 640:Core/Src/main.c ****          */
 641:Core/Src/main.c ****         if (cmd_temp == CMD_ENTER_BLD)
 642:Core/Src/main.c ****         {
 643:Core/Src/main.c ****           if (write_key != RQ_KEY)
 644:Core/Src/main.c ****           {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 70


 645:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_FAIL;
 646:Core/Src/main.c ****             break;
 647:Core/Src/main.c ****           }
 648:Core/Src/main.c ****         }
 649:Core/Src/main.c ****         else if (cmd_temp == CMD_EXIT_BLD)
 650:Core/Src/main.c ****         {
 651:Core/Src/main.c ****           if (write_key != RES_KEY)
 652:Core/Src/main.c ****           {
 653:Core/Src/main.c ****             gTxData[0] = RES_EXIT_BLD_FAIL;
 654:Core/Src/main.c ****             break;
 655:Core/Src/main.c ****           }
 656:Core/Src/main.c ****         }
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****         /* If key are identified*/
 659:Core/Src/main.c ****         uint32_t write_adr = BLANK_KEY;
 660:Core/Src/main.c ****         bool is_in_bld = false;
 661:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****         for (int i = 0; i < BLD_ENTER_NUM_KEY; i++)
 664:Core/Src/main.c ****         {
 665:Core/Src/main.c ****           /* In case a request key slot is found clean*/
 666:Core/Src/main.c ****           if (page_info->bld_enter_key[i].rq_key == BLANK_KEY)
 667:Core/Src/main.c ****           {
 668:Core/Src/main.c ****             if (cmd_temp == CMD_ENTER_BLD)
 669:Core/Src/main.c ****             {
 670:Core/Src/main.c ****               /* If trying to enter, write the key to the blank spot*/
 671:Core/Src/main.c ****               write_adr = (uint32_t)&page_info->bld_enter_key[i].rq_key;
 672:Core/Src/main.c ****             }
 673:Core/Src/main.c ****             else
 674:Core/Src/main.c ****             {
 675:Core/Src/main.c ****               /* If trying to exit, with out proper enter, exit is not permitted*/
 676:Core/Src/main.c ****               is_exit_bld_valid = false;
 677:Core/Src/main.c ****             }
 678:Core/Src/main.c ****             break;
 679:Core/Src/main.c ****             /* In case a request key is found matched but response key
 680:Core/Src/main.c ****              * is empty
 681:Core/Src/main.c ****              */
 682:Core/Src/main.c ****           }
 683:Core/Src/main.c ****           else if (page_info->bld_enter_key[i].rq_key == RQ_KEY &&
 684:Core/Src/main.c ****                    page_info->bld_enter_key[i].res_key == BLANK_KEY)
 685:Core/Src/main.c ****           {
 686:Core/Src/main.c ****             /* If trying to enter, response already in*/
 687:Core/Src/main.c ****             if (cmd_temp == CMD_ENTER_BLD)
 688:Core/Src/main.c ****             {
 689:Core/Src/main.c ****               is_in_bld = true;
 690:Core/Src/main.c ****               /* If trying to exit, write the exit response to the blank spot*/
 691:Core/Src/main.c ****             }
 692:Core/Src/main.c ****             else
 693:Core/Src/main.c ****             {
 694:Core/Src/main.c ****               is_exit_bld_valid = true;
 695:Core/Src/main.c ****               write_adr = (uint32_t)&page_info->bld_enter_key[i].rq_key;
 696:Core/Src/main.c ****             }
 697:Core/Src/main.c ****             break;
 698:Core/Src/main.c ****           }
 699:Core/Src/main.c ****         }
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****         bool allow_write = false;
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 71


 702:Core/Src/main.c ****         bld_enter_rq_res_t key;
 703:Core/Src/main.c ****         key.rq_key = BLANK_KEY;
 704:Core/Src/main.c ****         key.res_key = BLANK_KEY;
 705:Core/Src/main.c ****         /*
 706:Core/Src/main.c ****          * By default, write_adr need to be defined above to
 707:Core/Src/main.c ****          * Enter or Exit BLD.
 708:Core/Src/main.c ****          * Also, proper enter or exit flag needs to be checked
 709:Core/Src/main.c ****          */
 710:Core/Src/main.c ****         if (cmd_temp == CMD_ENTER_BLD)
 711:Core/Src/main.c ****         {
 712:Core/Src/main.c ****           if (!is_in_bld && (write_adr != BLANK_KEY))
 713:Core/Src/main.c ****           {
 714:Core/Src/main.c ****             allow_write = true;
 715:Core/Src/main.c ****             key.rq_key = RQ_KEY;
 716:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_SUCCESS;
 717:Core/Src/main.c ****           }
 718:Core/Src/main.c ****           else if (is_in_bld)
 719:Core/Src/main.c ****           {
 720:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_SUCCESS;
 721:Core/Src/main.c ****           }
 722:Core/Src/main.c ****           else
 723:Core/Src/main.c ****           {
 724:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_FAIL;
 725:Core/Src/main.c ****           }
 726:Core/Src/main.c ****         }
 727:Core/Src/main.c ****         else if (cmd_temp == CMD_EXIT_BLD)
 728:Core/Src/main.c ****         {
 729:Core/Src/main.c ****           if (is_exit_bld_valid && (write_adr != BLANK_KEY))
 730:Core/Src/main.c ****           {
 731:Core/Src/main.c ****             allow_write = true;
 732:Core/Src/main.c ****             key.res_key = RES_KEY;
 733:Core/Src/main.c ****             gTxData[0] = RES_EXIT_BLD_SUCCESS;
 734:Core/Src/main.c ****           }
 735:Core/Src/main.c ****           else
 736:Core/Src/main.c ****           {
 737:Core/Src/main.c ****             gTxData[0] = RES_EXIT_BLD_FAIL;
 738:Core/Src/main.c ****           }
 739:Core/Src/main.c ****         }
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****         /* Write corresponding key to the blank spot*/
 742:Core/Src/main.c ****         if (allow_write)
 743:Core/Src/main.c ****         {
 744:Core/Src/main.c ****           HAL_FLASH_Unlock();
 745:Core/Src/main.c ****           HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, write_adr, (uint32_t *)&key);
 746:Core/Src/main.c ****           CLEAR_BIT(FLASH->CR, (FLASH_CR_PG));
 747:Core/Src/main.c ****           HAL_FLASH_Lock();
 748:Core/Src/main.c ****         }
 749:Core/Src/main.c ****       }
 750:Core/Src/main.c ****     }
 751:Core/Src/main.c ****     break;
 752:Core/Src/main.c **** 
 753:Core/Src/main.c ****     default:
 754:Core/Src/main.c ****       break;
 755:Core/Src/main.c ****     };
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****     cmd_temp = CMD_NOP;
 758:Core/Src/main.c ****     if (cmd != CMD_NOP)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 72


 759:Core/Src/main.c ****     {
 760:Core/Src/main.c ****       cmd_temp = cmd;
 761:Core/Src/main.c ****       cmd = CMD_NOP;
 762:Core/Src/main.c ****     }
 763:Core/Src/main.c **** 
 764:Core/Src/main.c ****     /* Set timeout*/
 765:Core/Src/main.c ****     if (start_timeout)
 766:Core/Src/main.c ****     {
 767:Core/Src/main.c ****       uploading_timer++;
 768:Core/Src/main.c ****     }
 769:Core/Src/main.c ****     else
 770:Core/Src/main.c ****     {
 771:Core/Src/main.c ****       uploading_timer = 0;
 772:Core/Src/main.c ****     }
 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****     /* UPLOADING TIMEOUT: Reset flags in case of uploading not success*/
 775:Core/Src/main.c ****     if ((uploading_timer >= UPLOADING_TIMEOUT) && start_timeout)
 776:Core/Src/main.c ****     {
 777:Core/Src/main.c ****       uploading_timer = 0;
 778:Core/Src/main.c ****       state = START_WRITE;
 779:Core/Src/main.c ****     }
 780:Core/Src/main.c ****   }
 781:Core/Src/main.c **** }
 782:Core/Src/main.c **** 
 783:Core/Src/main.c **** /* -------------------i2c interrupt -------------------------------------------*/
 784:Core/Src/main.c **** void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 785:Core/Src/main.c **** {
 786:Core/Src/main.c ****   I2C_fill_data(&gRxData);
 787:Core/Src/main.c ****   hi2c->pBuffPtr = gTxData;
 788:Core/Src/main.c ****   HAL_I2C_EnableListen_IT(i2chandle);
 789:Core/Src/main.c ****   gTxData[0] = 0x11;
 790:Core/Src/main.c **** }
 791:Core/Src/main.c **** 
 792:Core/Src/main.c **** /**
 793:Core/Src/main.c ****  * @brief Send/Receive data
 794:Core/Src/main.c ****  * @note 243: erase command
 795:Core/Src/main.c ****  * @note 242: upload command
 796:Core/Src/main.c ****  */
 797:Core/Src/main.c **** volatile uint32_t cnt = 0;
 798:Core/Src/main.c **** void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCod
 799:Core/Src/main.c **** {
 800:Core/Src/main.c ****   /*Master requests data*/
 801:Core/Src/main.c ****   if (TransferDirection == I2C_DIRECTION_RECEIVE)
 802:Core/Src/main.c ****   {
 803:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Transmit_IT(i2chandle, gTxData, TXDATA_SIZE, I2C_FIRST_AND_LAST_FRAME);
 804:Core/Src/main.c ****   }
 805:Core/Src/main.c ****   /*Master sends data*/
 806:Core/Src/main.c ****   else if (TransferDirection == I2C_DIRECTION_TRANSMIT)
 807:Core/Src/main.c ****   {
 808:Core/Src/main.c ****     memset(gRxData, 0, NUM_BYTE_MAX);
 809:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Receive_IT(i2chandle, (uint8_t *)gRxData, NUM_BYTE_MAX, I2C_FIRST_FRAME); // 
 810:Core/Src/main.c ****     counter++;
 811:Core/Src/main.c ****   }
 812:Core/Src/main.c **** }
 813:Core/Src/main.c **** void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 814:Core/Src/main.c **** {
 815:Core/Src/main.c ****   cnt++;
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 73


 816:Core/Src/main.c **** }
 817:Core/Src/main.c **** 
 818:Core/Src/main.c **** /*============================init====================================*/
 819:Core/Src/main.c **** 
 820:Core/Src/main.c **** /**
 821:Core/Src/main.c ****  * @brief System Clock Configuration
 822:Core/Src/main.c ****  * @retval None
 823:Core/Src/main.c ****  */
 824:Core/Src/main.c **** void SystemClock_Config(void)
 825:Core/Src/main.c **** {
 826:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 827:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 828:Core/Src/main.c **** 
 829:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 830:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 831:Core/Src/main.c ****    */
 832:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 833:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 834:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 835:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 836:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 837:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 838:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 839:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 840:Core/Src/main.c ****   {
 841:Core/Src/main.c ****     Error_Handler();
 842:Core/Src/main.c ****   }
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 845:Core/Src/main.c ****    */
 846:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 847:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 848:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 849:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 850:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 851:Core/Src/main.c **** 
 852:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 853:Core/Src/main.c ****   {
 854:Core/Src/main.c ****     Error_Handler();
 855:Core/Src/main.c ****   }
 856:Core/Src/main.c **** }
 857:Core/Src/main.c **** 
 858:Core/Src/main.c **** /**
 859:Core/Src/main.c ****  * @brief USART1 Initialization Function
 860:Core/Src/main.c ****  * @param None
 861:Core/Src/main.c ****  * @retval None
 862:Core/Src/main.c ****  */
 863:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 864:Core/Src/main.c **** {
 865:Core/Src/main.c ****   huart1.Instance = USART1;
 866:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 867:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 868:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 869:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 870:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 871:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 872:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 74


 873:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 874:Core/Src/main.c ****   {
 875:Core/Src/main.c ****     Error_Handler();
 876:Core/Src/main.c ****   }
 877:Core/Src/main.c **** }
 878:Core/Src/main.c **** 
 879:Core/Src/main.c **** /**
 880:Core/Src/main.c ****  * @brief GPIO Initialization Function
 881:Core/Src/main.c ****  * @param None
 882:Core/Src/main.c ****  * @retval None
 883:Core/Src/main.c ****  */
 884:Core/Src/main.c **** static void MX_GPIO_Init(void)
 885:Core/Src/main.c **** {
 525              		.loc 1 885 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 32
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 530              	.LCFI3:
 531              		.cfi_def_cfa_offset 28
 532              		.cfi_offset 4, -28
 533              		.cfi_offset 5, -24
 534              		.cfi_offset 6, -20
 535              		.cfi_offset 7, -16
 536              		.cfi_offset 8, -12
 537              		.cfi_offset 9, -8
 538              		.cfi_offset 14, -4
 539 0004 89B0     		sub	sp, sp, #36
 540              	.LCFI4:
 541              		.cfi_def_cfa_offset 64
 886:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 542              		.loc 1 886 3 view .LVU165
 543              		.loc 1 886 20 is_stmt 0 view .LVU166
 544 0006 0024     		movs	r4, #0
 545 0008 0494     		str	r4, [sp, #16]
 546 000a 0594     		str	r4, [sp, #20]
 547 000c 0694     		str	r4, [sp, #24]
 548 000e 0794     		str	r4, [sp, #28]
 887:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 888:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 549              		.loc 1 888 3 is_stmt 1 view .LVU167
 550              	.LBB12:
 551              		.loc 1 888 3 view .LVU168
 552              		.loc 1 888 3 view .LVU169
 553 0010 364B     		ldr	r3, .L45
 554 0012 9A69     		ldr	r2, [r3, #24]
 555 0014 42F01002 		orr	r2, r2, #16
 556 0018 9A61     		str	r2, [r3, #24]
 557              		.loc 1 888 3 view .LVU170
 558 001a 9A69     		ldr	r2, [r3, #24]
 559 001c 02F01002 		and	r2, r2, #16
 560 0020 0092     		str	r2, [sp]
 561              		.loc 1 888 3 view .LVU171
 562 0022 009A     		ldr	r2, [sp]
 563              	.LBE12:
 564              		.loc 1 888 3 view .LVU172
 889:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 75


 565              		.loc 1 889 3 view .LVU173
 566              	.LBB13:
 567              		.loc 1 889 3 view .LVU174
 568              		.loc 1 889 3 view .LVU175
 569 0024 9A69     		ldr	r2, [r3, #24]
 570 0026 42F02002 		orr	r2, r2, #32
 571 002a 9A61     		str	r2, [r3, #24]
 572              		.loc 1 889 3 view .LVU176
 573 002c 9A69     		ldr	r2, [r3, #24]
 574 002e 02F02002 		and	r2, r2, #32
 575 0032 0192     		str	r2, [sp, #4]
 576              		.loc 1 889 3 view .LVU177
 577 0034 019A     		ldr	r2, [sp, #4]
 578              	.LBE13:
 579              		.loc 1 889 3 view .LVU178
 890:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 580              		.loc 1 890 3 view .LVU179
 581              	.LBB14:
 582              		.loc 1 890 3 view .LVU180
 583              		.loc 1 890 3 view .LVU181
 584 0036 9A69     		ldr	r2, [r3, #24]
 585 0038 42F00402 		orr	r2, r2, #4
 586 003c 9A61     		str	r2, [r3, #24]
 587              		.loc 1 890 3 view .LVU182
 588 003e 9A69     		ldr	r2, [r3, #24]
 589 0040 02F00402 		and	r2, r2, #4
 590 0044 0292     		str	r2, [sp, #8]
 591              		.loc 1 890 3 view .LVU183
 592 0046 029A     		ldr	r2, [sp, #8]
 593              	.LBE14:
 594              		.loc 1 890 3 view .LVU184
 891:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 595              		.loc 1 891 3 view .LVU185
 596              	.LBB15:
 597              		.loc 1 891 3 view .LVU186
 598              		.loc 1 891 3 view .LVU187
 599 0048 9A69     		ldr	r2, [r3, #24]
 600 004a 42F00802 		orr	r2, r2, #8
 601 004e 9A61     		str	r2, [r3, #24]
 602              		.loc 1 891 3 view .LVU188
 603 0050 9B69     		ldr	r3, [r3, #24]
 604 0052 03F00803 		and	r3, r3, #8
 605 0056 0393     		str	r3, [sp, #12]
 606              		.loc 1 891 3 view .LVU189
 607 0058 039B     		ldr	r3, [sp, #12]
 608              	.LBE15:
 609              		.loc 1 891 3 view .LVU190
 892:Core/Src/main.c **** 
 893:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 894:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 610              		.loc 1 894 3 view .LVU191
 611 005a DFF89490 		ldr	r9, .L45+4
 612 005e 2246     		mov	r2, r4
 613 0060 4FF40051 		mov	r1, #8192
 614 0064 4846     		mov	r0, r9
 615 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 616              	.LVL1:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 76


 895:Core/Src/main.c **** 
 896:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 897:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 617              		.loc 1 897 3 view .LVU192
 618 006a DFF88880 		ldr	r8, .L45+8
 619 006e 2246     		mov	r2, r4
 620 0070 8021     		movs	r1, #128
 621 0072 4046     		mov	r0, r8
 622 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 623              	.LVL2:
 898:Core/Src/main.c **** 
 899:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 900:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 624              		.loc 1 900 3 view .LVU193
 625 0078 1F4D     		ldr	r5, .L45+12
 626 007a 2246     		mov	r2, r4
 627 007c 4FF40071 		mov	r1, #512
 628 0080 2846     		mov	r0, r5
 629 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 630              	.LVL3:
 901:Core/Src/main.c **** 
 902:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 903:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 631              		.loc 1 903 3 view .LVU194
 632              		.loc 1 903 23 is_stmt 0 view .LVU195
 633 0086 4FF40053 		mov	r3, #8192
 634 008a 0493     		str	r3, [sp, #16]
 904:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 635              		.loc 1 904 3 is_stmt 1 view .LVU196
 636              		.loc 1 904 24 is_stmt 0 view .LVU197
 637 008c 0127     		movs	r7, #1
 638 008e 0597     		str	r7, [sp, #20]
 905:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 639              		.loc 1 905 3 is_stmt 1 view .LVU198
 640              		.loc 1 905 24 is_stmt 0 view .LVU199
 641 0090 0694     		str	r4, [sp, #24]
 906:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 642              		.loc 1 906 3 is_stmt 1 view .LVU200
 643              		.loc 1 906 25 is_stmt 0 view .LVU201
 644 0092 0226     		movs	r6, #2
 645 0094 0796     		str	r6, [sp, #28]
 907:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 646              		.loc 1 907 3 is_stmt 1 view .LVU202
 647 0096 04A9     		add	r1, sp, #16
 648 0098 4846     		mov	r0, r9
 649 009a FFF7FEFF 		bl	HAL_GPIO_Init
 650              	.LVL4:
 908:Core/Src/main.c **** 
 909:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 910:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 651              		.loc 1 910 3 view .LVU203
 652              		.loc 1 910 23 is_stmt 0 view .LVU204
 653 009e 8023     		movs	r3, #128
 654 00a0 0493     		str	r3, [sp, #16]
 911:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 655              		.loc 1 911 3 is_stmt 1 view .LVU205
 656              		.loc 1 911 24 is_stmt 0 view .LVU206
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 77


 657 00a2 0597     		str	r7, [sp, #20]
 912:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 658              		.loc 1 912 3 is_stmt 1 view .LVU207
 659              		.loc 1 912 24 is_stmt 0 view .LVU208
 660 00a4 0694     		str	r4, [sp, #24]
 913:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 661              		.loc 1 913 3 is_stmt 1 view .LVU209
 662              		.loc 1 913 25 is_stmt 0 view .LVU210
 663 00a6 0796     		str	r6, [sp, #28]
 914:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 664              		.loc 1 914 3 is_stmt 1 view .LVU211
 665 00a8 04A9     		add	r1, sp, #16
 666 00aa 4046     		mov	r0, r8
 667 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 668              	.LVL5:
 915:Core/Src/main.c **** 
 916:Core/Src/main.c ****   /*Configure GPIO pin : PB0 */
 917:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 669              		.loc 1 917 3 view .LVU212
 670              		.loc 1 917 23 is_stmt 0 view .LVU213
 671 00b0 0497     		str	r7, [sp, #16]
 918:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 672              		.loc 1 918 3 is_stmt 1 view .LVU214
 673              		.loc 1 918 24 is_stmt 0 view .LVU215
 674 00b2 0594     		str	r4, [sp, #20]
 919:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 675              		.loc 1 919 3 is_stmt 1 view .LVU216
 676              		.loc 1 919 24 is_stmt 0 view .LVU217
 677 00b4 0696     		str	r6, [sp, #24]
 920:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 678              		.loc 1 920 3 is_stmt 1 view .LVU218
 679 00b6 04A9     		add	r1, sp, #16
 680 00b8 2846     		mov	r0, r5
 681 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 682              	.LVL6:
 921:Core/Src/main.c **** 
 922:Core/Src/main.c ****   /*Configure GPIO pin : PB8 */
 923:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 683              		.loc 1 923 3 view .LVU219
 684              		.loc 1 923 23 is_stmt 0 view .LVU220
 685 00be 4FF48073 		mov	r3, #256
 686 00c2 0493     		str	r3, [sp, #16]
 924:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 687              		.loc 1 924 3 is_stmt 1 view .LVU221
 688              		.loc 1 924 24 is_stmt 0 view .LVU222
 689 00c4 0594     		str	r4, [sp, #20]
 925:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 690              		.loc 1 925 3 is_stmt 1 view .LVU223
 691              		.loc 1 925 24 is_stmt 0 view .LVU224
 692 00c6 0694     		str	r4, [sp, #24]
 926:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 693              		.loc 1 926 3 is_stmt 1 view .LVU225
 694 00c8 04A9     		add	r1, sp, #16
 695 00ca 2846     		mov	r0, r5
 696 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 697              	.LVL7:
 927:Core/Src/main.c **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 78


 928:Core/Src/main.c ****   /*Configure GPIO pin : PB9 */
 929:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9;
 698              		.loc 1 929 3 view .LVU226
 699              		.loc 1 929 23 is_stmt 0 view .LVU227
 700 00d0 4FF40073 		mov	r3, #512
 701 00d4 0493     		str	r3, [sp, #16]
 930:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 702              		.loc 1 930 3 is_stmt 1 view .LVU228
 703              		.loc 1 930 24 is_stmt 0 view .LVU229
 704 00d6 0597     		str	r7, [sp, #20]
 931:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 705              		.loc 1 931 3 is_stmt 1 view .LVU230
 706              		.loc 1 931 24 is_stmt 0 view .LVU231
 707 00d8 0694     		str	r4, [sp, #24]
 932:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 708              		.loc 1 932 3 is_stmt 1 view .LVU232
 709              		.loc 1 932 25 is_stmt 0 view .LVU233
 710 00da 0796     		str	r6, [sp, #28]
 933:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 711              		.loc 1 933 3 is_stmt 1 view .LVU234
 712 00dc 04A9     		add	r1, sp, #16
 713 00de 2846     		mov	r0, r5
 714 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 715              	.LVL8:
 934:Core/Src/main.c **** }
 716              		.loc 1 934 1 is_stmt 0 view .LVU235
 717 00e4 09B0     		add	sp, sp, #36
 718              	.LCFI5:
 719              		.cfi_def_cfa_offset 28
 720              		@ sp needed
 721 00e6 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 722              	.L46:
 723 00ea 00BF     		.align	2
 724              	.L45:
 725 00ec 00100240 		.word	1073876992
 726 00f0 00100140 		.word	1073811456
 727 00f4 00080140 		.word	1073809408
 728 00f8 000C0140 		.word	1073810432
 729              		.cfi_endproc
 730              	.LFE75:
 732              		.section	.text.erase_memory,"ax",%progbits
 733              		.align	1
 734              		.global	erase_memory
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 739              	erase_memory:
 740              	.LVL9:
 741              	.LFB65:
 158:Core/Src/main.c ****   uint32_t start_adr = adr;
 742              		.loc 1 158 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 158:Core/Src/main.c ****   uint32_t start_adr = adr;
 746              		.loc 1 158 1 is_stmt 0 view .LVU237
 747 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 79


 748              	.LCFI6:
 749              		.cfi_def_cfa_offset 16
 750              		.cfi_offset 4, -16
 751              		.cfi_offset 5, -12
 752              		.cfi_offset 6, -8
 753              		.cfi_offset 14, -4
 754 0002 0546     		mov	r5, r0
 755 0004 0E46     		mov	r6, r1
 159:Core/Src/main.c ****   while (start_adr < adr + size)
 756              		.loc 1 159 3 is_stmt 1 view .LVU238
 757              	.LVL10:
 160:Core/Src/main.c ****   {
 758              		.loc 1 160 3 view .LVU239
 159:Core/Src/main.c ****   while (start_adr < adr + size)
 759              		.loc 1 159 12 is_stmt 0 view .LVU240
 760 0006 0446     		mov	r4, r0
 160:Core/Src/main.c ****   {
 761              		.loc 1 160 9 view .LVU241
 762 0008 0DE0     		b	.L48
 763              	.LVL11:
 764              	.L49:
 765              	.LBB16:
 162:Core/Src/main.c ****     FLASH_PageErase(start_adr);
 766              		.loc 1 162 5 is_stmt 1 view .LVU242
 767 000a FFF7FEFF 		bl	HAL_FLASH_Unlock
 768              	.LVL12:
 163:Core/Src/main.c ****     CLEAR_BIT(FLASH->CR, (FLASH_CR_PER));
 769              		.loc 1 163 5 view .LVU243
 770 000e 2046     		mov	r0, r4
 771 0010 FFF7FEFF 		bl	FLASH_PageErase
 772              	.LVL13:
 164:Core/Src/main.c ****     HAL_FLASH_Lock();
 773              		.loc 1 164 5 view .LVU244
 774 0014 064A     		ldr	r2, .L51
 775 0016 1369     		ldr	r3, [r2, #16]
 776 0018 23F00203 		bic	r3, r3, #2
 777 001c 1361     		str	r3, [r2, #16]
 165:Core/Src/main.c **** 
 778              		.loc 1 165 5 view .LVU245
 779 001e FFF7FEFF 		bl	HAL_FLASH_Lock
 780              	.LVL14:
 167:Core/Src/main.c ****   }
 781              		.loc 1 167 5 view .LVU246
 167:Core/Src/main.c ****   }
 782              		.loc 1 167 15 is_stmt 0 view .LVU247
 783 0022 04F58064 		add	r4, r4, #1024
 784              	.LVL15:
 785              	.L48:
 167:Core/Src/main.c ****   }
 786              		.loc 1 167 15 view .LVU248
 787              	.LBE16:
 160:Core/Src/main.c ****   {
 788              		.loc 1 160 20 is_stmt 1 view .LVU249
 160:Core/Src/main.c ****   {
 789              		.loc 1 160 26 is_stmt 0 view .LVU250
 790 0026 AB19     		adds	r3, r5, r6
 160:Core/Src/main.c ****   {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 80


 791              		.loc 1 160 20 view .LVU251
 792 0028 A342     		cmp	r3, r4
 793 002a EED8     		bhi	.L49
 169:Core/Src/main.c **** 
 794              		.loc 1 169 1 view .LVU252
 795 002c 70BD     		pop	{r4, r5, r6, pc}
 796              	.LVL16:
 797              	.L52:
 169:Core/Src/main.c **** 
 798              		.loc 1 169 1 view .LVU253
 799 002e 00BF     		.align	2
 800              	.L51:
 801 0030 00200240 		.word	1073881088
 802              		.cfi_endproc
 803              	.LFE65:
 805              		.section	.text.verify_memory,"ax",%progbits
 806              		.align	1
 807              		.global	verify_memory
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 812              	verify_memory:
 813              	.LVL17:
 814              	.LFB66:
 176:Core/Src/main.c ****   uint32_t *p32 = (uint32_t *)(start_adr);
 815              		.loc 1 176 1 is_stmt 1 view -0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 0
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819              		@ link register save eliminated.
 177:Core/Src/main.c ****   if ((p32[0] < RAM_START_ADDR) || (p32[0] > RAM_END_ADDR))
 820              		.loc 1 177 3 view .LVU255
 178:Core/Src/main.c ****   {
 821              		.loc 1 178 3 view .LVU256
 178:Core/Src/main.c ****   {
 822              		.loc 1 178 11 is_stmt 0 view .LVU257
 823 0000 0368     		ldr	r3, [r0]
 178:Core/Src/main.c ****   {
 824              		.loc 1 178 33 view .LVU258
 825 0002 03F16043 		add	r3, r3, #-536870912
 178:Core/Src/main.c ****   {
 826              		.loc 1 178 6 view .LVU259
 827 0006 B3F5A04F 		cmp	r3, #20480
 828 000a 0ED8     		bhi	.L57
 829              	.LBB17:
 184:Core/Src/main.c ****     {
 830              		.loc 1 184 18 view .LVU260
 831 000c 0123     		movs	r3, #1
 832              	.L55:
 833              	.LVL18:
 184:Core/Src/main.c ****     {
 834              		.loc 1 184 27 is_stmt 1 discriminator 1 view .LVU261
 835 000e 042B     		cmp	r3, #4
 836 0010 09D8     		bhi	.L59
 186:Core/Src/main.c ****       {
 837              		.loc 1 186 7 view .LVU262
 186:Core/Src/main.c ****       {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 81


 838              		.loc 1 186 15 is_stmt 0 view .LVU263
 839 0012 50F82320 		ldr	r2, [r0, r3, lsl #2]
 186:Core/Src/main.c ****       {
 840              		.loc 1 186 39 view .LVU264
 841 0016 02F17842 		add	r2, r2, #-134217728
 186:Core/Src/main.c ****       {
 842              		.loc 1 186 10 view .LVU265
 843 001a B2F5803F 		cmp	r2, #65536
 844 001e 06D8     		bhi	.L58
 184:Core/Src/main.c ****     {
 845              		.loc 1 184 40 is_stmt 1 discriminator 2 view .LVU266
 846 0020 0133     		adds	r3, r3, #1
 847              	.LVL19:
 184:Core/Src/main.c ****     {
 848              		.loc 1 184 40 is_stmt 0 discriminator 2 view .LVU267
 849 0022 DBB2     		uxtb	r3, r3
 850              	.LVL20:
 184:Core/Src/main.c ****     {
 851              		.loc 1 184 40 discriminator 2 view .LVU268
 852 0024 F3E7     		b	.L55
 853              	.L59:
 184:Core/Src/main.c ****     {
 854              		.loc 1 184 40 discriminator 2 view .LVU269
 855              	.LBE17:
 192:Core/Src/main.c **** }
 856              		.loc 1 192 10 view .LVU270
 857 0026 0120     		movs	r0, #1
 858              	.LVL21:
 859              	.LBB18:
 192:Core/Src/main.c **** }
 860              		.loc 1 192 10 view .LVU271
 861 0028 7047     		bx	lr
 862              	.LVL22:
 863              	.L57:
 192:Core/Src/main.c **** }
 864              		.loc 1 192 10 view .LVU272
 865              	.LBE18:
 180:Core/Src/main.c ****   }
 866              		.loc 1 180 12 view .LVU273
 867 002a 0020     		movs	r0, #0
 868              	.LVL23:
 180:Core/Src/main.c ****   }
 869              		.loc 1 180 12 view .LVU274
 870 002c 7047     		bx	lr
 871              	.LVL24:
 872              	.L58:
 873              	.LBB19:
 188:Core/Src/main.c ****       }
 874              		.loc 1 188 16 view .LVU275
 875 002e 0020     		movs	r0, #0
 876              	.LVL25:
 188:Core/Src/main.c ****       }
 877              		.loc 1 188 16 view .LVU276
 878              	.LBE19:
 193:Core/Src/main.c **** 
 879              		.loc 1 193 1 view .LVU277
 880 0030 7047     		bx	lr
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 82


 881              		.cfi_endproc
 882              	.LFE66:
 884              		.section	.text.process_hex_file,"ax",%progbits
 885              		.align	1
 886              		.global	process_hex_file
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	process_hex_file:
 892              	.LFB67:
 205:Core/Src/main.c ****   if (state == START_WRITE)
 893              		.loc 1 205 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 898              	.LCFI7:
 899              		.cfi_def_cfa_offset 24
 900              		.cfi_offset 3, -24
 901              		.cfi_offset 4, -20
 902              		.cfi_offset 5, -16
 903              		.cfi_offset 6, -12
 904              		.cfi_offset 7, -8
 905              		.cfi_offset 14, -4
 206:Core/Src/main.c ****   {
 906              		.loc 1 206 3 view .LVU279
 206:Core/Src/main.c ****   {
 907              		.loc 1 206 13 is_stmt 0 view .LVU280
 908 0002 494B     		ldr	r3, .L84
 909 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 206:Core/Src/main.c ****   {
 910              		.loc 1 206 6 view .LVU281
 911 0006 012B     		cmp	r3, #1
 912 0008 03D1     		bne	.L61
 209:Core/Src/main.c ****   }
 913              		.loc 1 209 5 is_stmt 1 view .LVU282
 209:Core/Src/main.c ****   }
 914              		.loc 1 209 16 is_stmt 0 view .LVU283
 915 000a 484B     		ldr	r3, .L84+4
 916 000c 3322     		movs	r2, #51
 917 000e 1A70     		strb	r2, [r3]
 918              	.L60:
 301:Core/Src/main.c **** 
 919              		.loc 1 301 1 view .LVU284
 920 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 921              	.L61:
 922              	.LBB20:
 214:Core/Src/main.c ****     if (checksum)
 923              		.loc 1 214 5 is_stmt 1 view .LVU285
 214:Core/Src/main.c ****     if (checksum)
 924              		.loc 1 214 64 is_stmt 0 view .LVU286
 925 0012 474B     		ldr	r3, .L84+8
 926 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 927 0016 013B     		subs	r3, r3, #1
 214:Core/Src/main.c ****     if (checksum)
 928              		.loc 1 214 21 view .LVU287
 929 0018 4648     		ldr	r0, .L84+12
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 83


 930 001a DAB2     		uxtb	r2, r3
 931 001c C15C     		ldrb	r1, [r0, r3]	@ zero_extendqisi2
 932 001e FFF7FEFF 		bl	check_cs
 933              	.LVL26:
 215:Core/Src/main.c ****     {
 934              		.loc 1 215 5 is_stmt 1 view .LVU288
 215:Core/Src/main.c ****     {
 935              		.loc 1 215 8 is_stmt 0 view .LVU289
 936 0022 0028     		cmp	r0, #0
 937 0024 7CD0     		beq	.L63
 938              	.LBB21:
 217:Core/Src/main.c ****       uint32_t address = main_address | (data.byte[1] << 8) | (data.byte[2]);
 939              		.loc 1 217 7 is_stmt 1 view .LVU290
 217:Core/Src/main.c ****       uint32_t address = main_address | (data.byte[1] << 8) | (data.byte[2]);
 940              		.loc 1 217 15 is_stmt 0 view .LVU291
 941 0026 434B     		ldr	r3, .L84+12
 942 0028 DC78     		ldrb	r4, [r3, #3]	@ zero_extendqisi2
 943              	.LVL27:
 218:Core/Src/main.c **** 
 944              		.loc 1 218 7 is_stmt 1 view .LVU292
 218:Core/Src/main.c **** 
 945              		.loc 1 218 51 is_stmt 0 view .LVU293
 946 002a 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 218:Core/Src/main.c **** 
 947              		.loc 1 218 39 view .LVU294
 948 002c 4249     		ldr	r1, .L84+16
 949 002e 0D68     		ldr	r5, [r1]
 950 0030 45EA0225 		orr	r5, r5, r2, lsl #8
 218:Core/Src/main.c **** 
 951              		.loc 1 218 73 view .LVU295
 952 0034 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 218:Core/Src/main.c **** 
 953              		.loc 1 218 16 view .LVU296
 954 0036 1D43     		orrs	r5, r5, r3
 955              	.LVL28:
 220:Core/Src/main.c ****       { // If RT is main address
 956              		.loc 1 220 7 is_stmt 1 view .LVU297
 220:Core/Src/main.c ****       { // If RT is main address
 957              		.loc 1 220 10 is_stmt 0 view .LVU298
 958 0038 042C     		cmp	r4, #4
 959 003a 13D0     		beq	.L81
 225:Core/Src/main.c ****       {
 960              		.loc 1 225 12 is_stmt 1 view .LVU299
 225:Core/Src/main.c ****       {
 961              		.loc 1 225 15 is_stmt 0 view .LVU300
 962 003c 002C     		cmp	r4, #0
 963 003e 68D1     		bne	.L65
 964              	.LBB22:
 228:Core/Src/main.c ****         uint8_t prepad_len;
 965              		.loc 1 228 9 is_stmt 1 view .LVU301
 229:Core/Src/main.c ****         prepad_len = address & 0x07;
 966              		.loc 1 229 9 view .LVU302
 230:Core/Src/main.c ****         if (prepad_len > 0)
 967              		.loc 1 230 9 view .LVU303
 968              	.LVL29:
 231:Core/Src/main.c ****         {
 969              		.loc 1 231 9 view .LVU304
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 84


 231:Core/Src/main.c ****         {
 970              		.loc 1 231 12 is_stmt 0 view .LVU305
 971 0040 15F00702 		ands	r2, r5, #7
 972 0044 23D0     		beq	.L66
 234:Core/Src/main.c ****           // memory move
 973              		.loc 1 234 11 is_stmt 1 view .LVU306
 234:Core/Src/main.c ****           // memory move
 974              		.loc 1 234 20 is_stmt 0 view .LVU307
 975 0046 3B49     		ldr	r1, .L84+12
 976 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 234:Core/Src/main.c ****           // memory move
 977              		.loc 1 234 24 view .LVU308
 978 004a 1344     		add	r3, r3, r2
 979 004c DBB2     		uxtb	r3, r3
 980 004e 0B70     		strb	r3, [r1]
 236:Core/Src/main.c ****           {
 981              		.loc 1 236 11 is_stmt 1 view .LVU309
 982              	.LBB23:
 236:Core/Src/main.c ****           {
 983              		.loc 1 236 16 view .LVU310
 236:Core/Src/main.c ****           {
 984              		.loc 1 236 20 is_stmt 0 view .LVU311
 985 0050 0433     		adds	r3, r3, #4
 986              	.LVL30:
 987              	.L67:
 236:Core/Src/main.c ****           {
 988              		.loc 1 236 46 is_stmt 1 discriminator 1 view .LVU312
 989 0052 D11C     		adds	r1, r2, #3
 990 0054 9942     		cmp	r1, r3
 991 0056 10DA     		bge	.L82
 238:Core/Src/main.c ****           }
 992              		.loc 1 238 13 view .LVU313
 238:Core/Src/main.c ****           }
 993              		.loc 1 238 40 is_stmt 0 view .LVU314
 994 0058 981A     		subs	r0, r3, r2
 238:Core/Src/main.c ****           }
 995              		.loc 1 238 37 view .LVU315
 996 005a 3649     		ldr	r1, .L84+12
 997 005c 085C     		ldrb	r0, [r1, r0]	@ zero_extendqisi2
 238:Core/Src/main.c ****           }
 998              		.loc 1 238 26 view .LVU316
 999 005e C854     		strb	r0, [r1, r3]
 236:Core/Src/main.c ****           {
 1000              		.loc 1 236 68 is_stmt 1 discriminator 3 view .LVU317
 1001 0060 013B     		subs	r3, r3, #1
 1002              	.LVL31:
 236:Core/Src/main.c ****           {
 1003              		.loc 1 236 68 is_stmt 0 discriminator 3 view .LVU318
 1004 0062 F6E7     		b	.L67
 1005              	.LVL32:
 1006              	.L81:
 236:Core/Src/main.c ****           {
 1007              		.loc 1 236 68 discriminator 3 view .LVU319
 1008              	.LBE23:
 1009              	.LBE22:
 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1010              		.loc 1 222 9 is_stmt 1 view .LVU320
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 85


 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1011              		.loc 1 222 34 is_stmt 0 view .LVU321
 1012 0064 334B     		ldr	r3, .L84+12
 1013 0066 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1014              		.loc 1 222 57 view .LVU322
 1015 0068 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1016              		.loc 1 222 61 view .LVU323
 1017 006a 1B04     		lsls	r3, r3, #16
 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1018              		.loc 1 222 45 view .LVU324
 1019 006c 43EA0263 		orr	r3, r3, r2, lsl #24
 222:Core/Src/main.c ****         gTxData[0] = RES_UPLOAD_SUCCESS;
 1020              		.loc 1 222 22 view .LVU325
 1021 0070 0B60     		str	r3, [r1]
 223:Core/Src/main.c ****       }
 1022              		.loc 1 223 9 is_stmt 1 view .LVU326
 223:Core/Src/main.c ****       }
 1023              		.loc 1 223 20 is_stmt 0 view .LVU327
 1024 0072 2E4B     		ldr	r3, .L84+4
 1025 0074 3522     		movs	r2, #53
 1026 0076 1A70     		strb	r2, [r3]
 1027 0078 CAE7     		b	.L60
 1028              	.LVL33:
 1029              	.L82:
 1030              	.LBB26:
 1031              	.LBB24:
 240:Core/Src/main.c ****           {
 1032              		.loc 1 240 20 view .LVU328
 1033 007a 0023     		movs	r3, #0
 1034              	.LVL34:
 1035              	.L69:
 240:Core/Src/main.c ****           {
 1036              		.loc 1 240 29 is_stmt 1 discriminator 1 view .LVU329
 1037 007c 9A42     		cmp	r2, r3
 1038 007e 05DD     		ble	.L83
 242:Core/Src/main.c ****           }
 1039              		.loc 1 242 13 view .LVU330
 242:Core/Src/main.c ****           }
 1040              		.loc 1 242 25 is_stmt 0 view .LVU331
 1041 0080 191D     		adds	r1, r3, #4
 242:Core/Src/main.c ****           }
 1042              		.loc 1 242 30 view .LVU332
 1043 0082 2C48     		ldr	r0, .L84+12
 1044 0084 FF26     		movs	r6, #255
 1045 0086 4654     		strb	r6, [r0, r1]
 240:Core/Src/main.c ****           {
 1046              		.loc 1 240 44 is_stmt 1 discriminator 3 view .LVU333
 1047 0088 0133     		adds	r3, r3, #1
 1048              	.LVL35:
 240:Core/Src/main.c ****           {
 1049              		.loc 1 240 44 is_stmt 0 discriminator 3 view .LVU334
 1050 008a F7E7     		b	.L69
 1051              	.L83:
 240:Core/Src/main.c ****           {
 1052              		.loc 1 240 44 discriminator 3 view .LVU335
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 86


 1053              	.LBE24:
 244:Core/Src/main.c ****         }
 1054              		.loc 1 244 11 is_stmt 1 view .LVU336
 244:Core/Src/main.c ****         }
 1055              		.loc 1 244 19 is_stmt 0 view .LVU337
 1056 008c AD1A     		subs	r5, r5, r2
 1057              	.LVL36:
 1058              	.L66:
 247:Core/Src/main.c ****         if ((num_double_words * 8) > data.byte[0])
 1059              		.loc 1 247 9 is_stmt 1 view .LVU338
 247:Core/Src/main.c ****         if ((num_double_words * 8) > data.byte[0])
 1060              		.loc 1 247 46 is_stmt 0 view .LVU339
 1061 008e 294B     		ldr	r3, .L84+12
 1062 0090 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 247:Core/Src/main.c ****         if ((num_double_words * 8) > data.byte[0])
 1063              		.loc 1 247 50 view .LVU340
 1064 0092 DA1D     		adds	r2, r3, #7
 1065              	.LVL37:
 248:Core/Src/main.c ****         {
 1066              		.loc 1 248 9 is_stmt 1 view .LVU341
 248:Core/Src/main.c ****         {
 1067              		.loc 1 248 31 is_stmt 0 view .LVU342
 1068 0094 02F4FC72 		and	r2, r2, #504
 1069              	.LVL38:
 248:Core/Src/main.c ****         {
 1070              		.loc 1 248 12 view .LVU343
 1071 0098 9342     		cmp	r3, r2
 1072 009a 08DA     		bge	.L71
 1073              	.LBB25:
 250:Core/Src/main.c ****           uint8_t *p_end = &data.byte[4] + num_double_words * 8;
 1074              		.loc 1 250 11 is_stmt 1 view .LVU344
 250:Core/Src/main.c ****           uint8_t *p_end = &data.byte[4] + num_double_words * 8;
 1075              		.loc 1 250 20 is_stmt 0 view .LVU345
 1076 009c 2749     		ldr	r1, .L84+20
 1077 009e 0B44     		add	r3, r3, r1
 1078              	.LVL39:
 251:Core/Src/main.c ****           while (p_start < p_end)
 1079              		.loc 1 251 11 is_stmt 1 view .LVU346
 251:Core/Src/main.c ****           while (p_start < p_end)
 1080              		.loc 1 251 20 is_stmt 0 view .LVU347
 1081 00a0 0A44     		add	r2, r2, r1
 1082              	.LVL40:
 252:Core/Src/main.c ****           {
 1083              		.loc 1 252 11 is_stmt 1 view .LVU348
 1084              	.L72:
 252:Core/Src/main.c ****           {
 1085              		.loc 1 252 26 view .LVU349
 1086 00a2 9342     		cmp	r3, r2
 1087 00a4 03D2     		bcs	.L71
 254:Core/Src/main.c ****           }
 1088              		.loc 1 254 13 view .LVU350
 1089              	.LVL41:
 254:Core/Src/main.c ****           }
 1090              		.loc 1 254 24 is_stmt 0 view .LVU351
 1091 00a6 FF21     		movs	r1, #255
 1092 00a8 03F8011B 		strb	r1, [r3], #1
 1093              	.LVL42:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 87


 254:Core/Src/main.c ****           }
 1094              		.loc 1 254 24 view .LVU352
 1095 00ac F9E7     		b	.L72
 1096              	.LVL43:
 1097              	.L71:
 254:Core/Src/main.c ****           }
 1098              		.loc 1 254 24 view .LVU353
 1099              	.LBE25:
 259:Core/Src/main.c ****         uint8_t m = 0;
 1100              		.loc 1 259 9 is_stmt 1 view .LVU354
 259:Core/Src/main.c ****         uint8_t m = 0;
 1101              		.loc 1 259 38 is_stmt 0 view .LVU355
 1102 00ae 214B     		ldr	r3, .L84+12
 1103 00b0 1E78     		ldrb	r6, [r3]	@ zero_extendqisi2
 259:Core/Src/main.c ****         uint8_t m = 0;
 1104              		.loc 1 259 42 view .LVU356
 1105 00b2 0336     		adds	r6, r6, #3
 259:Core/Src/main.c ****         uint8_t m = 0;
 1106              		.loc 1 259 17 view .LVU357
 1107 00b4 B608     		lsrs	r6, r6, #2
 1108              	.LVL44:
 260:Core/Src/main.c ****         while (m < num_word)
 1109              		.loc 1 260 9 is_stmt 1 view .LVU358
 261:Core/Src/main.c ****         {
 1110              		.loc 1 261 9 view .LVU359
 261:Core/Src/main.c ****         {
 1111              		.loc 1 261 15 is_stmt 0 view .LVU360
 1112 00b6 1CE0     		b	.L74
 1113              	.LVL45:
 1114              	.L75:
 270:Core/Src/main.c ****             HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *two_words);
 1115              		.loc 1 270 13 is_stmt 1 view .LVU361
 1116 00b8 FFF7FEFF 		bl	HAL_FLASH_Unlock
 1117              	.LVL46:
 271:Core/Src/main.c ****             CLEAR_BIT(FLASH->CR, (FLASH_CR_PG));
 1118              		.loc 1 271 13 view .LVU362
 1119 00bc 1D4B     		ldr	r3, .L84+12
 1120 00be 53F82720 		ldr	r2, [r3, r7, lsl #2]
 1121 00c2 0023     		movs	r3, #0
 1122 00c4 2946     		mov	r1, r5
 1123 00c6 0220     		movs	r0, #2
 1124 00c8 FFF7FEFF 		bl	HAL_FLASH_Program
 1125              	.LVL47:
 272:Core/Src/main.c ****             HAL_FLASH_Lock();
 1126              		.loc 1 272 13 view .LVU363
 1127 00cc 1C4A     		ldr	r2, .L84+24
 1128 00ce 1369     		ldr	r3, [r2, #16]
 1129 00d0 23F00103 		bic	r3, r3, #1
 1130 00d4 1361     		str	r3, [r2, #16]
 273:Core/Src/main.c ****           }
 1131              		.loc 1 273 13 view .LVU364
 1132 00d6 FFF7FEFF 		bl	HAL_FLASH_Lock
 1133              	.LVL48:
 1134              	.L76:
 275:Core/Src/main.c **** 
 1135              		.loc 1 275 11 view .LVU365
 275:Core/Src/main.c **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 88


 1136              		.loc 1 275 19 is_stmt 0 view .LVU366
 1137 00da 0435     		adds	r5, r5, #4
 1138              	.LVL49:
 278:Core/Src/main.c ****               (address >= (sector_start_adr + SECTOR_SIZE)))
 1139              		.loc 1 278 11 is_stmt 1 view .LVU367
 278:Core/Src/main.c ****               (address >= (sector_start_adr + SECTOR_SIZE)))
 1140              		.loc 1 278 15 is_stmt 0 view .LVU368
 1141 00dc 194B     		ldr	r3, .L84+28
 1142 00de 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 278:Core/Src/main.c ****               (address >= (sector_start_adr + SECTOR_SIZE)))
 1143              		.loc 1 278 14 view .LVU369
 1144 00e0 2BB1     		cbz	r3, .L77
 279:Core/Src/main.c ****           {
 1145              		.loc 1 279 45 view .LVU370
 1146 00e2 194B     		ldr	r3, .L84+32
 1147 00e4 1B68     		ldr	r3, [r3]
 1148 00e6 03F58063 		add	r3, r3, #1024
 278:Core/Src/main.c ****               (address >= (sector_start_adr + SECTOR_SIZE)))
 1149              		.loc 1 278 33 discriminator 1 view .LVU371
 1150 00ea AB42     		cmp	r3, r5
 1151 00ec 0DD9     		bls	.L78
 1152              	.L77:
 284:Core/Src/main.c ****         }
 1153              		.loc 1 284 11 is_stmt 1 view .LVU372
 284:Core/Src/main.c ****         }
 1154              		.loc 1 284 12 is_stmt 0 view .LVU373
 1155 00ee 0134     		adds	r4, r4, #1
 1156              	.LVL50:
 284:Core/Src/main.c ****         }
 1157              		.loc 1 284 12 view .LVU374
 1158 00f0 E4B2     		uxtb	r4, r4
 1159              	.LVL51:
 1160              	.L74:
 261:Core/Src/main.c ****         {
 1161              		.loc 1 261 18 is_stmt 1 view .LVU375
 1162 00f2 B442     		cmp	r4, r6
 1163 00f4 09D2     		bcs	.L78
 264:Core/Src/main.c ****           // Only condition that dont want to be written to flash is
 1164              		.loc 1 264 11 view .LVU376
 264:Core/Src/main.c ****           // Only condition that dont want to be written to flash is
 1165              		.loc 1 264 36 is_stmt 0 view .LVU377
 1166 00f6 671C     		adds	r7, r4, #1
 1167              	.LVL52:
 268:Core/Src/main.c ****           {
 1168              		.loc 1 268 11 is_stmt 1 view .LVU378
 268:Core/Src/main.c ****           {
 1169              		.loc 1 268 17 is_stmt 0 view .LVU379
 1170 00f8 124B     		ldr	r3, .L84+28
 1171 00fa 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 268:Core/Src/main.c ****           {
 1172              		.loc 1 268 14 view .LVU380
 1173 00fc 002B     		cmp	r3, #0
 1174 00fe DBD0     		beq	.L75
 268:Core/Src/main.c ****           {
 1175              		.loc 1 268 47 discriminator 1 view .LVU381
 1176 0100 114B     		ldr	r3, .L84+32
 1177 0102 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 89


 268:Core/Src/main.c ****           {
 1178              		.loc 1 268 15 discriminator 1 view .LVU382
 1179 0104 AB42     		cmp	r3, r5
 1180 0106 E8D8     		bhi	.L76
 1181 0108 D6E7     		b	.L75
 1182              	.LVL53:
 1183              	.L78:
 287:Core/Src/main.c ****       }
 1184              		.loc 1 287 9 is_stmt 1 view .LVU383
 287:Core/Src/main.c ****       }
 1185              		.loc 1 287 20 is_stmt 0 view .LVU384
 1186 010a 084B     		ldr	r3, .L84+4
 1187 010c 3522     		movs	r2, #53
 1188 010e 1A70     		strb	r2, [r3]
 1189              	.LBE26:
 1190 0110 7EE7     		b	.L60
 1191              	.LVL54:
 1192              	.L65:
 289:Core/Src/main.c ****       {
 1193              		.loc 1 289 12 is_stmt 1 view .LVU385
 289:Core/Src/main.c ****       {
 1194              		.loc 1 289 15 is_stmt 0 view .LVU386
 1195 0112 012C     		cmp	r4, #1
 1196 0114 7FF47CAF 		bne	.L60
 292:Core/Src/main.c ****       }
 1197              		.loc 1 292 9 is_stmt 1 view .LVU387
 292:Core/Src/main.c ****       }
 1198              		.loc 1 292 20 is_stmt 0 view .LVU388
 1199 0118 044B     		ldr	r3, .L84+4
 1200 011a 3522     		movs	r2, #53
 1201 011c 1A70     		strb	r2, [r3]
 1202 011e 77E7     		b	.L60
 1203              	.LVL55:
 1204              	.L63:
 292:Core/Src/main.c ****       }
 1205              		.loc 1 292 20 view .LVU389
 1206              	.LBE21:
 298:Core/Src/main.c ****     }
 1207              		.loc 1 298 7 is_stmt 1 view .LVU390
 298:Core/Src/main.c ****     }
 1208              		.loc 1 298 18 is_stmt 0 view .LVU391
 1209 0120 024B     		ldr	r3, .L84+4
 1210 0122 3422     		movs	r2, #52
 1211 0124 1A70     		strb	r2, [r3]
 1212              	.LBE20:
 301:Core/Src/main.c **** 
 1213              		.loc 1 301 1 view .LVU392
 1214 0126 73E7     		b	.L60
 1215              	.L85:
 1216              		.align	2
 1217              	.L84:
 1218 0128 00000000 		.word	state
 1219 012c 00000000 		.word	gTxData
 1220 0130 00000000 		.word	line_len
 1221 0134 00000000 		.word	data
 1222 0138 00000000 		.word	main_address
 1223 013c 04000000 		.word	data+4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 90


 1224 0140 00200240 		.word	1073881088
 1225 0144 00000000 		.word	is_rewrite_sector
 1226 0148 00000000 		.word	sector_start_adr
 1227              		.cfi_endproc
 1228              	.LFE67:
 1230              		.section	.text.HAL_I2C_ListenCpltCallback,"ax",%progbits
 1231              		.align	1
 1232              		.global	HAL_I2C_ListenCpltCallback
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	HAL_I2C_ListenCpltCallback:
 1238              	.LVL56:
 1239              	.LFB70:
 785:Core/Src/main.c ****   I2C_fill_data(&gRxData);
 1240              		.loc 1 785 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 785:Core/Src/main.c ****   I2C_fill_data(&gRxData);
 1244              		.loc 1 785 1 is_stmt 0 view .LVU394
 1245 0000 38B5     		push	{r3, r4, r5, lr}
 1246              	.LCFI8:
 1247              		.cfi_def_cfa_offset 16
 1248              		.cfi_offset 3, -16
 1249              		.cfi_offset 4, -12
 1250              		.cfi_offset 5, -8
 1251              		.cfi_offset 14, -4
 1252 0002 0446     		mov	r4, r0
 786:Core/Src/main.c ****   hi2c->pBuffPtr = gTxData;
 1253              		.loc 1 786 3 is_stmt 1 view .LVU395
 1254 0004 0548     		ldr	r0, .L88
 1255              	.LVL57:
 786:Core/Src/main.c ****   hi2c->pBuffPtr = gTxData;
 1256              		.loc 1 786 3 is_stmt 0 view .LVU396
 1257 0006 FFF7FEFF 		bl	I2C_fill_data
 1258              	.LVL58:
 787:Core/Src/main.c ****   HAL_I2C_EnableListen_IT(i2chandle);
 1259              		.loc 1 787 3 is_stmt 1 view .LVU397
 787:Core/Src/main.c ****   HAL_I2C_EnableListen_IT(i2chandle);
 1260              		.loc 1 787 18 is_stmt 0 view .LVU398
 1261 000a 054D     		ldr	r5, .L88+4
 1262 000c 6562     		str	r5, [r4, #36]
 788:Core/Src/main.c ****   gTxData[0] = 0x11;
 1263              		.loc 1 788 3 is_stmt 1 view .LVU399
 1264 000e 054B     		ldr	r3, .L88+8
 1265 0010 1868     		ldr	r0, [r3]
 1266 0012 FFF7FEFF 		bl	HAL_I2C_EnableListen_IT
 1267              	.LVL59:
 789:Core/Src/main.c **** }
 1268              		.loc 1 789 3 view .LVU400
 789:Core/Src/main.c **** }
 1269              		.loc 1 789 14 is_stmt 0 view .LVU401
 1270 0016 1123     		movs	r3, #17
 1271 0018 2B70     		strb	r3, [r5]
 790:Core/Src/main.c **** 
 1272              		.loc 1 790 1 view .LVU402
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 91


 1273 001a 38BD     		pop	{r3, r4, r5, pc}
 1274              	.LVL60:
 1275              	.L89:
 790:Core/Src/main.c **** 
 1276              		.loc 1 790 1 view .LVU403
 1277              		.align	2
 1278              	.L88:
 1279 001c 00000000 		.word	gRxData
 1280 0020 00000000 		.word	gTxData
 1281 0024 00000000 		.word	i2chandle
 1282              		.cfi_endproc
 1283              	.LFE70:
 1285              		.section	.text.HAL_I2C_AddrCallback,"ax",%progbits
 1286              		.align	1
 1287              		.global	HAL_I2C_AddrCallback
 1288              		.syntax unified
 1289              		.thumb
 1290              		.thumb_func
 1292              	HAL_I2C_AddrCallback:
 1293              	.LVL61:
 1294              	.LFB71:
 799:Core/Src/main.c ****   /*Master requests data*/
 1295              		.loc 1 799 1 is_stmt 1 view -0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 799:Core/Src/main.c ****   /*Master requests data*/
 1299              		.loc 1 799 1 is_stmt 0 view .LVU405
 1300 0000 38B5     		push	{r3, r4, r5, lr}
 1301              	.LCFI9:
 1302              		.cfi_def_cfa_offset 16
 1303              		.cfi_offset 3, -16
 1304              		.cfi_offset 4, -12
 1305              		.cfi_offset 5, -8
 1306              		.cfi_offset 14, -4
 801:Core/Src/main.c ****   {
 1307              		.loc 1 801 3 is_stmt 1 view .LVU406
 801:Core/Src/main.c ****   {
 1308              		.loc 1 801 6 is_stmt 0 view .LVU407
 1309 0002 11B1     		cbz	r1, .L94
 806:Core/Src/main.c ****   {
 1310              		.loc 1 806 8 is_stmt 1 view .LVU408
 806:Core/Src/main.c ****   {
 1311              		.loc 1 806 11 is_stmt 0 view .LVU409
 1312 0004 0129     		cmp	r1, #1
 1313 0006 08D0     		beq	.L95
 1314              	.LVL62:
 1315              	.L90:
 812:Core/Src/main.c **** void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 1316              		.loc 1 812 1 view .LVU410
 1317 0008 38BD     		pop	{r3, r4, r5, pc}
 1318              	.LVL63:
 1319              	.L94:
 803:Core/Src/main.c ****   }
 1320              		.loc 1 803 5 is_stmt 1 view .LVU411
 1321 000a 0823     		movs	r3, #8
 1322 000c 0422     		movs	r2, #4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 92


 1323              	.LVL64:
 803:Core/Src/main.c ****   }
 1324              		.loc 1 803 5 is_stmt 0 view .LVU412
 1325 000e 0C49     		ldr	r1, .L96
 1326              	.LVL65:
 803:Core/Src/main.c ****   }
 1327              		.loc 1 803 5 view .LVU413
 1328 0010 0C48     		ldr	r0, .L96+4
 1329              	.LVL66:
 803:Core/Src/main.c ****   }
 1330              		.loc 1 803 5 view .LVU414
 1331 0012 0068     		ldr	r0, [r0]
 1332 0014 FFF7FEFF 		bl	HAL_I2C_Slave_Seq_Transmit_IT
 1333              	.LVL67:
 1334 0018 F6E7     		b	.L90
 1335              	.LVL68:
 1336              	.L95:
 808:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Receive_IT(i2chandle, (uint8_t *)gRxData, NUM_BYTE_MAX, I2C_FIRST_FRAME); // 
 1337              		.loc 1 808 5 is_stmt 1 view .LVU415
 1338 001a 0B4C     		ldr	r4, .L96+8
 1339 001c 4025     		movs	r5, #64
 1340 001e 2A46     		mov	r2, r5
 1341              	.LVL69:
 808:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Receive_IT(i2chandle, (uint8_t *)gRxData, NUM_BYTE_MAX, I2C_FIRST_FRAME); // 
 1342              		.loc 1 808 5 is_stmt 0 view .LVU416
 1343 0020 0021     		movs	r1, #0
 1344              	.LVL70:
 808:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Receive_IT(i2chandle, (uint8_t *)gRxData, NUM_BYTE_MAX, I2C_FIRST_FRAME); // 
 1345              		.loc 1 808 5 view .LVU417
 1346 0022 2046     		mov	r0, r4
 1347              	.LVL71:
 808:Core/Src/main.c ****     HAL_I2C_Slave_Seq_Receive_IT(i2chandle, (uint8_t *)gRxData, NUM_BYTE_MAX, I2C_FIRST_FRAME); // 
 1348              		.loc 1 808 5 view .LVU418
 1349 0024 FFF7FEFF 		bl	memset
 1350              	.LVL72:
 809:Core/Src/main.c ****     counter++;
 1351              		.loc 1 809 5 is_stmt 1 view .LVU419
 1352 0028 0123     		movs	r3, #1
 1353 002a 2A46     		mov	r2, r5
 1354 002c 2146     		mov	r1, r4
 1355 002e 0548     		ldr	r0, .L96+4
 1356 0030 0068     		ldr	r0, [r0]
 1357 0032 FFF7FEFF 		bl	HAL_I2C_Slave_Seq_Receive_IT
 1358              	.LVL73:
 810:Core/Src/main.c ****   }
 1359              		.loc 1 810 5 view .LVU420
 810:Core/Src/main.c ****   }
 1360              		.loc 1 810 12 is_stmt 0 view .LVU421
 1361 0036 054A     		ldr	r2, .L96+12
 1362 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1363 003a 0133     		adds	r3, r3, #1
 1364 003c 1370     		strb	r3, [r2]
 812:Core/Src/main.c **** void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 1365              		.loc 1 812 1 view .LVU422
 1366 003e E3E7     		b	.L90
 1367              	.L97:
 1368              		.align	2
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 93


 1369              	.L96:
 1370 0040 00000000 		.word	gTxData
 1371 0044 00000000 		.word	i2chandle
 1372 0048 00000000 		.word	gRxData
 1373 004c 00000000 		.word	counter
 1374              		.cfi_endproc
 1375              	.LFE71:
 1377              		.section	.text.HAL_I2C_ErrorCallback,"ax",%progbits
 1378              		.align	1
 1379              		.global	HAL_I2C_ErrorCallback
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1384              	HAL_I2C_ErrorCallback:
 1385              	.LVL74:
 1386              	.LFB72:
 814:Core/Src/main.c ****   cnt++;
 1387              		.loc 1 814 1 is_stmt 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 815:Core/Src/main.c **** }
 1392              		.loc 1 815 3 view .LVU424
 815:Core/Src/main.c **** }
 1393              		.loc 1 815 6 is_stmt 0 view .LVU425
 1394 0000 024A     		ldr	r2, .L99
 1395 0002 1368     		ldr	r3, [r2]
 1396 0004 0133     		adds	r3, r3, #1
 1397 0006 1360     		str	r3, [r2]
 816:Core/Src/main.c **** 
 1398              		.loc 1 816 1 view .LVU426
 1399 0008 7047     		bx	lr
 1400              	.L100:
 1401 000a 00BF     		.align	2
 1402              	.L99:
 1403 000c 00000000 		.word	cnt
 1404              		.cfi_endproc
 1405              	.LFE72:
 1407              		.section	.text.Error_Handler,"ax",%progbits
 1408              		.align	1
 1409              		.global	Error_Handler
 1410              		.syntax unified
 1411              		.thumb
 1412              		.thumb_func
 1414              	Error_Handler:
 1415              	.LFB76:
 935:Core/Src/main.c **** /**
 936:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 937:Core/Src/main.c ****  * @retval None
 938:Core/Src/main.c ****  */
 939:Core/Src/main.c **** void Error_Handler(void)
 940:Core/Src/main.c **** {
 1416              		.loc 1 940 1 is_stmt 1 view -0
 1417              		.cfi_startproc
 1418              		@ Volatile: function does not return.
 1419              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 94


 1420              		@ frame_needed = 0, uses_anonymous_args = 0
 1421              		@ link register save eliminated.
 941:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 942:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 943:Core/Src/main.c ****   __disable_irq();
 1422              		.loc 1 943 3 view .LVU428
 1423              	.LBB27:
 1424              	.LBI27:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1425              		.loc 3 140 27 view .LVU429
 1426              	.LBB28:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1427              		.loc 3 142 3 view .LVU430
 1428              		.syntax unified
 1429              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1430 0000 72B6     		cpsid i
 1431              	@ 0 "" 2
 1432              		.thumb
 1433              		.syntax unified
 1434              	.L102:
 1435              	.LBE28:
 1436              	.LBE27:
 944:Core/Src/main.c ****   while (1)
 1437              		.loc 1 944 3 view .LVU431
 945:Core/Src/main.c ****   {
 946:Core/Src/main.c ****   }
 1438              		.loc 1 946 3 view .LVU432
 944:Core/Src/main.c ****   while (1)
 1439              		.loc 1 944 9 view .LVU433
 1440 0002 FEE7     		b	.L102
 1441              		.cfi_endproc
 1442              	.LFE76:
 1444              		.section	.text.SystemClock_Config,"ax",%progbits
 1445              		.align	1
 1446              		.global	SystemClock_Config
 1447              		.syntax unified
 1448              		.thumb
 1449              		.thumb_func
 1451              	SystemClock_Config:
 1452              	.LFB73:
 825:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1453              		.loc 1 825 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 64
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457 0000 00B5     		push	{lr}
 1458              	.LCFI10:
 1459              		.cfi_def_cfa_offset 4
 1460              		.cfi_offset 14, -4
 1461 0002 91B0     		sub	sp, sp, #68
 1462              	.LCFI11:
 1463              		.cfi_def_cfa_offset 72
 826:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1464              		.loc 1 826 3 view .LVU435
 826:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1465              		.loc 1 826 22 is_stmt 0 view .LVU436
 1466 0004 2822     		movs	r2, #40
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 95


 1467 0006 0021     		movs	r1, #0
 1468 0008 06A8     		add	r0, sp, #24
 1469 000a FFF7FEFF 		bl	memset
 1470              	.LVL75:
 827:Core/Src/main.c **** 
 1471              		.loc 1 827 3 is_stmt 1 view .LVU437
 827:Core/Src/main.c **** 
 1472              		.loc 1 827 22 is_stmt 0 view .LVU438
 1473 000e 0023     		movs	r3, #0
 1474 0010 0193     		str	r3, [sp, #4]
 1475 0012 0293     		str	r3, [sp, #8]
 1476 0014 0393     		str	r3, [sp, #12]
 1477 0016 0493     		str	r3, [sp, #16]
 1478 0018 0593     		str	r3, [sp, #20]
 832:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1479              		.loc 1 832 3 is_stmt 1 view .LVU439
 832:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1480              		.loc 1 832 36 is_stmt 0 view .LVU440
 1481 001a 0122     		movs	r2, #1
 1482 001c 0692     		str	r2, [sp, #24]
 833:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1483              		.loc 1 833 3 is_stmt 1 view .LVU441
 833:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1484              		.loc 1 833 30 is_stmt 0 view .LVU442
 1485 001e 4FF48033 		mov	r3, #65536
 1486 0022 0793     		str	r3, [sp, #28]
 834:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1487              		.loc 1 834 3 is_stmt 1 view .LVU443
 835:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1488              		.loc 1 835 3 view .LVU444
 835:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1489              		.loc 1 835 30 is_stmt 0 view .LVU445
 1490 0024 0A92     		str	r2, [sp, #40]
 836:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1491              		.loc 1 836 3 is_stmt 1 view .LVU446
 836:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1492              		.loc 1 836 34 is_stmt 0 view .LVU447
 1493 0026 0222     		movs	r2, #2
 1494 0028 0D92     		str	r2, [sp, #52]
 837:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1495              		.loc 1 837 3 is_stmt 1 view .LVU448
 837:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1496              		.loc 1 837 35 is_stmt 0 view .LVU449
 1497 002a 0E93     		str	r3, [sp, #56]
 838:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1498              		.loc 1 838 3 is_stmt 1 view .LVU450
 838:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1499              		.loc 1 838 32 is_stmt 0 view .LVU451
 1500 002c 4FF4E013 		mov	r3, #1835008
 1501 0030 0F93     		str	r3, [sp, #60]
 839:Core/Src/main.c ****   {
 1502              		.loc 1 839 3 is_stmt 1 view .LVU452
 839:Core/Src/main.c ****   {
 1503              		.loc 1 839 7 is_stmt 0 view .LVU453
 1504 0032 06A8     		add	r0, sp, #24
 1505 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1506              	.LVL76:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 96


 839:Core/Src/main.c ****   {
 1507              		.loc 1 839 6 discriminator 1 view .LVU454
 1508 0038 80B9     		cbnz	r0, .L107
 846:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1509              		.loc 1 846 3 is_stmt 1 view .LVU455
 846:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1510              		.loc 1 846 31 is_stmt 0 view .LVU456
 1511 003a 0F23     		movs	r3, #15
 1512 003c 0193     		str	r3, [sp, #4]
 847:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1513              		.loc 1 847 3 is_stmt 1 view .LVU457
 847:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1514              		.loc 1 847 34 is_stmt 0 view .LVU458
 1515 003e 0221     		movs	r1, #2
 1516 0040 0291     		str	r1, [sp, #8]
 848:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1517              		.loc 1 848 3 is_stmt 1 view .LVU459
 848:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1518              		.loc 1 848 35 is_stmt 0 view .LVU460
 1519 0042 0023     		movs	r3, #0
 1520 0044 0393     		str	r3, [sp, #12]
 849:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1521              		.loc 1 849 3 is_stmt 1 view .LVU461
 849:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1522              		.loc 1 849 36 is_stmt 0 view .LVU462
 1523 0046 4FF48062 		mov	r2, #1024
 1524 004a 0492     		str	r2, [sp, #16]
 850:Core/Src/main.c **** 
 1525              		.loc 1 850 3 is_stmt 1 view .LVU463
 850:Core/Src/main.c **** 
 1526              		.loc 1 850 36 is_stmt 0 view .LVU464
 1527 004c 0593     		str	r3, [sp, #20]
 852:Core/Src/main.c ****   {
 1528              		.loc 1 852 3 is_stmt 1 view .LVU465
 852:Core/Src/main.c ****   {
 1529              		.loc 1 852 7 is_stmt 0 view .LVU466
 1530 004e 01A8     		add	r0, sp, #4
 1531 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1532              	.LVL77:
 852:Core/Src/main.c ****   {
 1533              		.loc 1 852 6 discriminator 1 view .LVU467
 1534 0054 20B9     		cbnz	r0, .L108
 856:Core/Src/main.c **** 
 1535              		.loc 1 856 1 view .LVU468
 1536 0056 11B0     		add	sp, sp, #68
 1537              	.LCFI12:
 1538              		.cfi_remember_state
 1539              		.cfi_def_cfa_offset 4
 1540              		@ sp needed
 1541 0058 5DF804FB 		ldr	pc, [sp], #4
 1542              	.L107:
 1543              	.LCFI13:
 1544              		.cfi_restore_state
 841:Core/Src/main.c ****   }
 1545              		.loc 1 841 5 is_stmt 1 view .LVU469
 1546 005c FFF7FEFF 		bl	Error_Handler
 1547              	.LVL78:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 97


 1548              	.L108:
 854:Core/Src/main.c ****   }
 1549              		.loc 1 854 5 view .LVU470
 1550 0060 FFF7FEFF 		bl	Error_Handler
 1551              	.LVL79:
 1552              		.cfi_endproc
 1553              	.LFE73:
 1555              		.section	.text.main,"ax",%progbits
 1556              		.align	1
 1557              		.global	main
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1562              	main:
 1563              	.LFB69:
 477:Core/Src/main.c ****   bool enter_app = true;
 1564              		.loc 1 477 1 view -0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 8
 1567              		@ frame_needed = 0, uses_anonymous_args = 0
 1568 0000 70B5     		push	{r4, r5, r6, lr}
 1569              	.LCFI14:
 1570              		.cfi_def_cfa_offset 16
 1571              		.cfi_offset 4, -16
 1572              		.cfi_offset 5, -12
 1573              		.cfi_offset 6, -8
 1574              		.cfi_offset 14, -4
 1575 0002 82B0     		sub	sp, sp, #8
 1576              	.LCFI15:
 1577              		.cfi_def_cfa_offset 24
 478:Core/Src/main.c ****   bld_cmd_e cmd_temp = CMD_NOP;
 1578              		.loc 1 478 3 view .LVU472
 1579              	.LVL80:
 479:Core/Src/main.c ****   image_info_t *page_info = (image_info_t *)FLASH_IMAGE_INFO_START;
 1580              		.loc 1 479 3 view .LVU473
 480:Core/Src/main.c **** 
 1581              		.loc 1 480 3 view .LVU474
 483:Core/Src/main.c ****   SystemClock_Config();
 1582              		.loc 1 483 3 view .LVU475
 1583 0004 FFF7FEFF 		bl	HAL_Init
 1584              	.LVL81:
 484:Core/Src/main.c ****   MX_GPIO_Init();
 1585              		.loc 1 484 3 view .LVU476
 1586 0008 FFF7FEFF 		bl	SystemClock_Config
 1587              	.LVL82:
 485:Core/Src/main.c **** 
 1588              		.loc 1 485 3 view .LVU477
 1589 000c FFF7FEFF 		bl	MX_GPIO_Init
 1590              	.LVL83:
 488:Core/Src/main.c ****   cfg.slave_addr = 0x08; // Not use
 1591              		.loc 1 488 3 view .LVU478
 488:Core/Src/main.c ****   cfg.slave_addr = 0x08; // Not use
 1592              		.loc 1 488 13 is_stmt 0 view .LVU479
 1593 0010 A34B     		ldr	r3, .L165
 1594 0012 0024     		movs	r4, #0
 1595 0014 5C70     		strb	r4, [r3, #1]
 489:Core/Src/main.c ****   i2chandle = hal_i2c_open(i2c0, cfg);
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 98


 1596              		.loc 1 489 3 is_stmt 1 view .LVU480
 489:Core/Src/main.c ****   i2chandle = hal_i2c_open(i2c0, cfg);
 1597              		.loc 1 489 18 is_stmt 0 view .LVU481
 1598 0016 0822     		movs	r2, #8
 1599 0018 1A70     		strb	r2, [r3]
 490:Core/Src/main.c **** 
 1600              		.loc 1 490 3 is_stmt 1 view .LVU482
 490:Core/Src/main.c **** 
 1601              		.loc 1 490 15 is_stmt 0 view .LVU483
 1602 001a 1968     		ldr	r1, [r3]
 1603 001c A14B     		ldr	r3, .L165+4
 1604 001e 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1605 0020 FFF7FEFF 		bl	hal_i2c_open
 1606              	.LVL84:
 490:Core/Src/main.c **** 
 1607              		.loc 1 490 13 discriminator 1 view .LVU484
 1608 0024 A04D     		ldr	r5, .L165+8
 1609 0026 2860     		str	r0, [r5]
 492:Core/Src/main.c ****   HAL_I2C_EV_IRQHandler(i2chandle);   // enable I2C interrupt
 1610              		.loc 1 492 3 is_stmt 1 view .LVU485
 1611 0028 FFF7FEFF 		bl	HAL_I2C_EnableListen_IT
 1612              	.LVL85:
 493:Core/Src/main.c **** 
 1613              		.loc 1 493 3 view .LVU486
 1614 002c 2868     		ldr	r0, [r5]
 1615 002e FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 1616              	.LVL86:
 1617 0032 27E0     		b	.L110
 1618              	.LVL87:
 1619              	.L118:
 1620              	.LBB29:
 520:Core/Src/main.c ****       if (!checksum)
 1621              		.loc 1 520 7 view .LVU487
 520:Core/Src/main.c ****       if (!checksum)
 1622              		.loc 1 520 23 is_stmt 0 view .LVU488
 1623 0034 9D48     		ldr	r0, .L165+12
 1624 0036 0822     		movs	r2, #8
 1625 0038 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 1626 003a FFF7FEFF 		bl	check_cs
 1627              	.LVL88:
 521:Core/Src/main.c ****       {
 1628              		.loc 1 521 7 is_stmt 1 view .LVU489
 521:Core/Src/main.c ****       {
 1629              		.loc 1 521 10 is_stmt 0 view .LVU490
 1630 003e 0246     		mov	r2, r0
 1631 0040 0028     		cmp	r0, #0
 1632 0042 35D1     		bne	.L119
 523:Core/Src/main.c ****       }
 1633              		.loc 1 523 9 is_stmt 1 view .LVU491
 523:Core/Src/main.c ****       }
 1634              		.loc 1 523 20 is_stmt 0 view .LVU492
 1635 0044 9A4B     		ldr	r3, .L165+16
 1636 0046 3422     		movs	r2, #52
 1637 0048 1A70     		strb	r2, [r3]
 1638              	.LVL89:
 1639              	.L120:
 562:Core/Src/main.c ****     }
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 99


 1640              		.loc 1 562 7 is_stmt 1 view .LVU493
 562:Core/Src/main.c ****     }
 1641              		.loc 1 562 21 is_stmt 0 view .LVU494
 1642 004a 9A4B     		ldr	r3, .L165+20
 1643 004c 0022     		movs	r2, #0
 1644 004e 1A70     		strb	r2, [r3]
 1645              	.LBE29:
 564:Core/Src/main.c **** 
 1646              		.loc 1 564 5 is_stmt 1 view .LVU495
 1647              	.LVL90:
 1648              	.L111:
 755:Core/Src/main.c **** 
 1649              		.loc 1 755 6 view .LVU496
 757:Core/Src/main.c ****     if (cmd != CMD_NOP)
 1650              		.loc 1 757 5 view .LVU497
 758:Core/Src/main.c ****     {
 1651              		.loc 1 758 5 view .LVU498
 758:Core/Src/main.c ****     {
 1652              		.loc 1 758 13 is_stmt 0 view .LVU499
 1653 0050 994B     		ldr	r3, .L165+24
 1654 0052 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 758:Core/Src/main.c ****     {
 1655              		.loc 1 758 8 view .LVU500
 1656 0054 0CB1     		cbz	r4, .L145
 760:Core/Src/main.c ****       cmd = CMD_NOP;
 1657              		.loc 1 760 7 is_stmt 1 view .LVU501
 1658              	.LVL91:
 761:Core/Src/main.c ****     }
 1659              		.loc 1 761 7 view .LVU502
 761:Core/Src/main.c ****     }
 1660              		.loc 1 761 11 is_stmt 0 view .LVU503
 1661 0056 0022     		movs	r2, #0
 1662 0058 1A70     		strb	r2, [r3]
 1663              	.LVL92:
 1664              	.L145:
 765:Core/Src/main.c ****     {
 1665              		.loc 1 765 5 is_stmt 1 view .LVU504
 765:Core/Src/main.c ****     {
 1666              		.loc 1 765 9 is_stmt 0 view .LVU505
 1667 005a 964B     		ldr	r3, .L165+20
 1668 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 765:Core/Src/main.c ****     {
 1669              		.loc 1 765 8 view .LVU506
 1670 005e 002B     		cmp	r3, #0
 1671 0060 00F06281 		beq	.L146
 767:Core/Src/main.c ****     }
 1672              		.loc 1 767 7 is_stmt 1 view .LVU507
 767:Core/Src/main.c ****     }
 1673              		.loc 1 767 22 is_stmt 0 view .LVU508
 1674 0064 9549     		ldr	r1, .L165+28
 1675 0066 0A68     		ldr	r2, [r1]
 1676 0068 0132     		adds	r2, r2, #1
 1677 006a 0A60     		str	r2, [r1]
 1678              	.L147:
 775:Core/Src/main.c ****     {
 1679              		.loc 1 775 5 is_stmt 1 view .LVU509
 775:Core/Src/main.c ****     {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 100


 1680              		.loc 1 775 26 is_stmt 0 view .LVU510
 1681 006c 934A     		ldr	r2, .L165+28
 1682 006e 1168     		ldr	r1, [r2]
 775:Core/Src/main.c ****     {
 1683              		.loc 1 775 8 view .LVU511
 1684 0070 934A     		ldr	r2, .L165+32
 1685 0072 9142     		cmp	r1, r2
 1686 0074 06D9     		bls	.L110
 775:Core/Src/main.c ****     {
 1687              		.loc 1 775 48 discriminator 1 view .LVU512
 1688 0076 2BB1     		cbz	r3, .L110
 777:Core/Src/main.c ****       state = START_WRITE;
 1689              		.loc 1 777 7 is_stmt 1 view .LVU513
 777:Core/Src/main.c ****       state = START_WRITE;
 1690              		.loc 1 777 23 is_stmt 0 view .LVU514
 1691 0078 904B     		ldr	r3, .L165+28
 1692 007a 0022     		movs	r2, #0
 1693 007c 1A60     		str	r2, [r3]
 778:Core/Src/main.c ****     }
 1694              		.loc 1 778 7 is_stmt 1 view .LVU515
 778:Core/Src/main.c ****     }
 1695              		.loc 1 778 13 is_stmt 0 view .LVU516
 1696 007e 914B     		ldr	r3, .L165+36
 1697 0080 0122     		movs	r2, #1
 1698 0082 1A70     		strb	r2, [r3]
 1699              	.LVL93:
 1700              	.L110:
 512:Core/Src/main.c ****   {
 1701              		.loc 1 512 3 is_stmt 1 view .LVU517
 514:Core/Src/main.c ****     {
 1702              		.loc 1 514 5 view .LVU518
 1703 0084 631E     		subs	r3, r4, #1
 1704 0086 072B     		cmp	r3, #7
 1705 0088 E2D8     		bhi	.L111
 1706 008a 01A2     		adr	r2, .L113
 1707 008c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1708              		.p2align 2
 1709              	.L113:
 1710 0090 35000000 		.word	.L118+1
 1711 0094 35000000 		.word	.L118+1
 1712 0098 19010000 		.word	.L117+1
 1713 009c 25010000 		.word	.L116+1
 1714 00a0 A7010000 		.word	.L115+1
 1715 00a4 BD010000 		.word	.L149+1
 1716 00a8 C1010000 		.word	.L112+1
 1717 00ac C1010000 		.word	.L112+1
 1718              	.LVL94:
 1719              		.p2align 1
 1720              	.L119:
 1721              	.LBB35:
 1722              	.LBB30:
 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1723              		.loc 1 527 9 view .LVU519
 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1724              		.loc 1 527 34 is_stmt 0 view .LVU520
 1725 00b0 7E4B     		ldr	r3, .L165+12
 1726 00b2 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 101


 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1727              		.loc 1 527 57 view .LVU521
 1728 00b4 5878     		ldrb	r0, [r3, #1]	@ zero_extendqisi2
 1729              	.LVL95:
 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1730              		.loc 1 527 61 view .LVU522
 1731 00b6 0004     		lsls	r0, r0, #16
 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1732              		.loc 1 527 45 view .LVU523
 1733 00b8 40EA0160 		orr	r0, r0, r1, lsl #24
 528:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1734              		.loc 1 528 34 view .LVU524
 1735 00bc 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 527:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1736              		.loc 1 527 68 view .LVU525
 1737 00be 40EA0120 		orr	r0, r0, r1, lsl #8
 528:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1738              		.loc 1 528 56 view .LVU526
 1739 00c2 D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 528:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1740              		.loc 1 528 44 view .LVU527
 1741 00c4 0843     		orrs	r0, r0, r1
 1742              	.LVL96:
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1743              		.loc 1 529 9 is_stmt 1 view .LVU528
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1744              		.loc 1 529 34 is_stmt 0 view .LVU529
 1745 00c6 1D79     		ldrb	r5, [r3, #4]	@ zero_extendqisi2
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1746              		.loc 1 529 57 view .LVU530
 1747 00c8 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1748              		.loc 1 529 61 view .LVU531
 1749 00ca 0904     		lsls	r1, r1, #16
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1750              		.loc 1 529 45 view .LVU532
 1751 00cc 41EA0561 		orr	r1, r1, r5, lsl #24
 530:Core/Src/main.c ****         /* If pass checksum*/
 1752              		.loc 1 530 34 view .LVU533
 1753 00d0 9D79     		ldrb	r5, [r3, #6]	@ zero_extendqisi2
 529:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1754              		.loc 1 529 68 view .LVU534
 1755 00d2 41EA0521 		orr	r1, r1, r5, lsl #8
 530:Core/Src/main.c ****         /* If pass checksum*/
 1756              		.loc 1 530 56 view .LVU535
 1757 00d6 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 530:Core/Src/main.c ****         /* If pass checksum*/
 1758              		.loc 1 530 44 view .LVU536
 1759 00d8 1943     		orrs	r1, r1, r3
 1760              	.LVL97:
 532:Core/Src/main.c ****         {
 1761              		.loc 1 532 9 is_stmt 1 view .LVU537
 532:Core/Src/main.c ****         {
 1762              		.loc 1 532 12 is_stmt 0 view .LVU538
 1763 00da 012C     		cmp	r4, #1
 1764 00dc 0CD0     		beq	.L158
 538:Core/Src/main.c ****         {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 102


 1765              		.loc 1 538 14 is_stmt 1 view .LVU539
 538:Core/Src/main.c ****         {
 1766              		.loc 1 538 17 is_stmt 0 view .LVU540
 1767 00de 022C     		cmp	r4, #2
 1768 00e0 B3D1     		bne	.L120
 1769              	.LBB31:
 541:Core/Src/main.c ****           bool is_blanking = true;
 1770              		.loc 1 541 11 is_stmt 1 view .LVU541
 1771              	.LVL98:
 542:Core/Src/main.c ****           len = len >> 2; // number of words
 1772              		.loc 1 542 11 view .LVU542
 543:Core/Src/main.c ****           for (uint32_t i = 0; i < len; i++)
 1773              		.loc 1 543 11 view .LVU543
 543:Core/Src/main.c ****           for (uint32_t i = 0; i < len; i++)
 1774              		.loc 1 543 15 is_stmt 0 view .LVU544
 1775 00e2 8B08     		lsrs	r3, r1, #2
 1776              	.LVL99:
 544:Core/Src/main.c ****           {
 1777              		.loc 1 544 11 is_stmt 1 view .LVU545
 1778              	.LBB32:
 544:Core/Src/main.c ****           {
 1779              		.loc 1 544 16 view .LVU546
 544:Core/Src/main.c ****           {
 1780              		.loc 1 544 25 is_stmt 0 view .LVU547
 1781 00e4 0021     		movs	r1, #0
 1782              	.LVL100:
 1783              	.L122:
 544:Core/Src/main.c ****           {
 1784              		.loc 1 544 34 is_stmt 1 discriminator 1 view .LVU548
 1785 00e6 9942     		cmp	r1, r3
 1786 00e8 0DD2     		bcs	.L123
 546:Core/Src/main.c ****             {
 1787              		.loc 1 546 13 view .LVU549
 546:Core/Src/main.c ****             {
 1788              		.loc 1 546 20 is_stmt 0 view .LVU550
 1789 00ea 50F82140 		ldr	r4, [r0, r1, lsl #2]
 546:Core/Src/main.c ****             {
 1790              		.loc 1 546 16 view .LVU551
 1791 00ee B4F1FF3F 		cmp	r4, #-1
 1792 00f2 07D1     		bne	.L150
 544:Core/Src/main.c ****           {
 1793              		.loc 1 544 42 is_stmt 1 discriminator 2 view .LVU552
 1794 00f4 0131     		adds	r1, r1, #1
 1795              	.LVL101:
 544:Core/Src/main.c ****           {
 1796              		.loc 1 544 42 is_stmt 0 discriminator 2 view .LVU553
 1797 00f6 F6E7     		b	.L122
 1798              	.LVL102:
 1799              	.L158:
 544:Core/Src/main.c ****           {
 1800              		.loc 1 544 42 discriminator 2 view .LVU554
 1801              	.LBE32:
 1802              	.LBE31:
 535:Core/Src/main.c ****           gTxData[0] = RES_ERASE_COMPLETE;
 1803              		.loc 1 535 11 is_stmt 1 view .LVU555
 1804 00f8 FFF7FEFF 		bl	erase_memory
 1805              	.LVL103:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 103


 536:Core/Src/main.c ****         }
 1806              		.loc 1 536 11 view .LVU556
 536:Core/Src/main.c ****         }
 1807              		.loc 1 536 22 is_stmt 0 view .LVU557
 1808 00fc 6C4B     		ldr	r3, .L165+16
 1809 00fe 3822     		movs	r2, #56
 1810 0100 1A70     		strb	r2, [r3]
 1811 0102 A2E7     		b	.L120
 1812              	.LVL104:
 1813              	.L150:
 1814              	.LBB34:
 1815              	.LBB33:
 548:Core/Src/main.c ****               break;
 1816              		.loc 1 548 27 view .LVU558
 1817 0104 0022     		movs	r2, #0
 1818              	.LVL105:
 1819              	.L123:
 548:Core/Src/main.c ****               break;
 1820              		.loc 1 548 27 view .LVU559
 1821              	.LBE33:
 552:Core/Src/main.c ****           {
 1822              		.loc 1 552 11 is_stmt 1 view .LVU560
 552:Core/Src/main.c ****           {
 1823              		.loc 1 552 14 is_stmt 0 view .LVU561
 1824 0106 1AB1     		cbz	r2, .L125
 554:Core/Src/main.c ****           }
 1825              		.loc 1 554 13 is_stmt 1 view .LVU562
 554:Core/Src/main.c ****           }
 1826              		.loc 1 554 24 is_stmt 0 view .LVU563
 1827 0108 694B     		ldr	r3, .L165+16
 1828              	.LVL106:
 554:Core/Src/main.c ****           }
 1829              		.loc 1 554 24 view .LVU564
 1830 010a 3222     		movs	r2, #50
 1831              	.LVL107:
 554:Core/Src/main.c ****           }
 1832              		.loc 1 554 24 view .LVU565
 1833 010c 1A70     		strb	r2, [r3]
 1834 010e 9CE7     		b	.L120
 1835              	.LVL108:
 1836              	.L125:
 558:Core/Src/main.c ****           }
 1837              		.loc 1 558 13 is_stmt 1 view .LVU566
 558:Core/Src/main.c ****           }
 1838              		.loc 1 558 24 is_stmt 0 view .LVU567
 1839 0110 674B     		ldr	r3, .L165+16
 1840              	.LVL109:
 558:Core/Src/main.c ****           }
 1841              		.loc 1 558 24 view .LVU568
 1842 0112 3122     		movs	r2, #49
 1843              	.LVL110:
 558:Core/Src/main.c ****           }
 1844              		.loc 1 558 24 view .LVU569
 1845 0114 1A70     		strb	r2, [r3]
 1846 0116 98E7     		b	.L120
 1847              	.LVL111:
 1848              	.L117:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 104


 558:Core/Src/main.c ****           }
 1849              		.loc 1 558 24 view .LVU570
 1850              	.LBE34:
 1851              	.LBE30:
 1852              	.LBE35:
 568:Core/Src/main.c ****       start_timeout = false;
 1853              		.loc 1 568 7 is_stmt 1 view .LVU571
 1854 0118 FFF7FEFF 		bl	process_hex_file
 1855              	.LVL112:
 569:Core/Src/main.c ****     }
 1856              		.loc 1 569 7 view .LVU572
 569:Core/Src/main.c ****     }
 1857              		.loc 1 569 21 is_stmt 0 view .LVU573
 1858 011c 654B     		ldr	r3, .L165+20
 1859 011e 0022     		movs	r2, #0
 1860 0120 1A70     		strb	r2, [r3]
 571:Core/Src/main.c **** 
 1861              		.loc 1 571 5 is_stmt 1 view .LVU574
 1862 0122 95E7     		b	.L111
 1863              	.L116:
 1864              	.LBB36:
 576:Core/Src/main.c ****       if (!checksum)
 1865              		.loc 1 576 7 view .LVU575
 576:Core/Src/main.c ****       if (!checksum)
 1866              		.loc 1 576 23 is_stmt 0 view .LVU576
 1867 0124 6148     		ldr	r0, .L165+12
 1868 0126 0C22     		movs	r2, #12
 1869 0128 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 1870 012a FFF7FEFF 		bl	check_cs
 1871              	.LVL113:
 577:Core/Src/main.c ****       {
 1872              		.loc 1 577 7 is_stmt 1 view .LVU577
 577:Core/Src/main.c ****       {
 1873              		.loc 1 577 10 is_stmt 0 view .LVU578
 1874 012e 18B9     		cbnz	r0, .L126
 579:Core/Src/main.c ****       }
 1875              		.loc 1 579 9 is_stmt 1 view .LVU579
 579:Core/Src/main.c ****       }
 1876              		.loc 1 579 20 is_stmt 0 view .LVU580
 1877 0130 5F4B     		ldr	r3, .L165+16
 1878 0132 3422     		movs	r2, #52
 1879 0134 1A70     		strb	r2, [r3]
 1880 0136 8BE7     		b	.L111
 1881              	.L126:
 1882              	.LBB37:
 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1883              		.loc 1 583 9 is_stmt 1 view .LVU581
 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1884              		.loc 1 583 34 is_stmt 0 view .LVU582
 1885 0138 5C4B     		ldr	r3, .L165+12
 1886 013a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1887              		.loc 1 583 57 view .LVU583
 1888 013c 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1889              		.loc 1 583 61 view .LVU584
 1890 013e 1204     		lsls	r2, r2, #16
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 105


 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1891              		.loc 1 583 45 view .LVU585
 1892 0140 42EA0162 		orr	r2, r2, r1, lsl #24
 584:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1893              		.loc 1 584 34 view .LVU586
 1894 0144 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 583:Core/Src/main.c ****                        (data.byte[2] << 8) | (data.byte[3]);
 1895              		.loc 1 583 68 view .LVU587
 1896 0146 42EA0122 		orr	r2, r2, r1, lsl #8
 584:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1897              		.loc 1 584 56 view .LVU588
 1898 014a D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 584:Core/Src/main.c ****         uint32_t len = (data.byte[4] << 24) | (data.byte[5] << 16) |
 1899              		.loc 1 584 44 view .LVU589
 1900 014c 0A43     		orrs	r2, r2, r1
 1901              	.LVL114:
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1902              		.loc 1 585 9 is_stmt 1 view .LVU590
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1903              		.loc 1 585 34 is_stmt 0 view .LVU591
 1904 014e 1879     		ldrb	r0, [r3, #4]	@ zero_extendqisi2
 1905              	.LVL115:
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1906              		.loc 1 585 57 view .LVU592
 1907 0150 5979     		ldrb	r1, [r3, #5]	@ zero_extendqisi2
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1908              		.loc 1 585 61 view .LVU593
 1909 0152 0904     		lsls	r1, r1, #16
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1910              		.loc 1 585 45 view .LVU594
 1911 0154 41EA0061 		orr	r1, r1, r0, lsl #24
 586:Core/Src/main.c ****         uint32_t crc_rx = (data.byte[8] << 24) | (data.byte[9] << 16) |
 1912              		.loc 1 586 34 view .LVU595
 1913 0158 9879     		ldrb	r0, [r3, #6]	@ zero_extendqisi2
 585:Core/Src/main.c ****                        (data.byte[6] << 8) | (data.byte[7]);
 1914              		.loc 1 585 68 view .LVU596
 1915 015a 41EA0021 		orr	r1, r1, r0, lsl #8
 586:Core/Src/main.c ****         uint32_t crc_rx = (data.byte[8] << 24) | (data.byte[9] << 16) |
 1916              		.loc 1 586 56 view .LVU597
 1917 015e D879     		ldrb	r0, [r3, #7]	@ zero_extendqisi2
 1918              	.LVL116:
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1919              		.loc 1 587 9 is_stmt 1 view .LVU598
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1920              		.loc 1 587 37 is_stmt 0 view .LVU599
 1921 0160 1D7A     		ldrb	r5, [r3, #8]	@ zero_extendqisi2
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1922              		.loc 1 587 60 view .LVU600
 1923 0162 5C7A     		ldrb	r4, [r3, #9]	@ zero_extendqisi2
 1924              	.LVL117:
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1925              		.loc 1 587 64 view .LVU601
 1926 0164 2404     		lsls	r4, r4, #16
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1927              		.loc 1 587 48 view .LVU602
 1928 0166 44EA0564 		orr	r4, r4, r5, lsl #24
 588:Core/Src/main.c **** 
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 106


 1929              		.loc 1 588 37 view .LVU603
 1930 016a 9D7A     		ldrb	r5, [r3, #10]	@ zero_extendqisi2
 587:Core/Src/main.c ****                           (data.byte[10] << 8) | (data.byte[11]);
 1931              		.loc 1 587 71 view .LVU604
 1932 016c 44EA0524 		orr	r4, r4, r5, lsl #8
 588:Core/Src/main.c **** 
 1933              		.loc 1 588 60 view .LVU605
 1934 0170 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 588:Core/Src/main.c **** 
 1935              		.loc 1 588 48 view .LVU606
 1936 0172 1C43     		orrs	r4, r4, r3
 1937              	.LVL118:
 590:Core/Src/main.c ****         uint32_t crc_calc;
 1938              		.loc 1 590 9 is_stmt 1 view .LVU607
 590:Core/Src/main.c ****         uint32_t crc_calc;
 1939              		.loc 1 590 26 is_stmt 0 view .LVU608
 1940 0174 544B     		ldr	r3, .L165+40
 1941 0176 1A60     		str	r2, [r3]
 591:Core/Src/main.c ****         /* Calculate crc and compare it with ref crc*/
 1942              		.loc 1 591 9 is_stmt 1 view .LVU609
 593:Core/Src/main.c ****         if (crc_rx == crc_calc)
 1943              		.loc 1 593 9 view .LVU610
 593:Core/Src/main.c ****         if (crc_rx == crc_calc)
 1944              		.loc 1 593 20 is_stmt 0 view .LVU611
 1945 0178 0143     		orrs	r1, r1, r0
 1946              	.LVL119:
 593:Core/Src/main.c ****         if (crc_rx == crc_calc)
 1947              		.loc 1 593 20 view .LVU612
 1948 017a 0020     		movs	r0, #0
 1949 017c FFF7FEFF 		bl	CalcCrc32
 1950              	.LVL120:
 594:Core/Src/main.c ****         {
 1951              		.loc 1 594 9 is_stmt 1 view .LVU613
 594:Core/Src/main.c ****         {
 1952              		.loc 1 594 12 is_stmt 0 view .LVU614
 1953 0180 8442     		cmp	r4, r0
 1954 0182 09D0     		beq	.L159
 601:Core/Src/main.c ****           is_rewrite_sector = true;
 1955              		.loc 1 601 11 is_stmt 1 view .LVU615
 601:Core/Src/main.c ****           is_rewrite_sector = true;
 1956              		.loc 1 601 22 is_stmt 0 view .LVU616
 1957 0184 4A4B     		ldr	r3, .L165+16
 1958 0186 3722     		movs	r2, #55
 1959 0188 1A70     		strb	r2, [r3]
 602:Core/Src/main.c ****         }
 1960              		.loc 1 602 11 is_stmt 1 view .LVU617
 602:Core/Src/main.c ****         }
 1961              		.loc 1 602 29 is_stmt 0 view .LVU618
 1962 018a 504B     		ldr	r3, .L165+44
 1963 018c 0122     		movs	r2, #1
 1964 018e 1A70     		strb	r2, [r3]
 1965              	.L128:
 604:Core/Src/main.c ****       }
 1966              		.loc 1 604 9 is_stmt 1 view .LVU619
 604:Core/Src/main.c ****       }
 1967              		.loc 1 604 23 is_stmt 0 view .LVU620
 1968 0190 484B     		ldr	r3, .L165+20
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 107


 1969 0192 0022     		movs	r2, #0
 1970 0194 1A70     		strb	r2, [r3]
 1971 0196 5BE7     		b	.L111
 1972              	.L159:
 596:Core/Src/main.c ****           is_rewrite_sector = false;
 1973              		.loc 1 596 11 is_stmt 1 view .LVU621
 596:Core/Src/main.c ****           is_rewrite_sector = false;
 1974              		.loc 1 596 22 is_stmt 0 view .LVU622
 1975 0198 454B     		ldr	r3, .L165+16
 1976 019a 3622     		movs	r2, #54
 1977 019c 1A70     		strb	r2, [r3]
 597:Core/Src/main.c ****         }
 1978              		.loc 1 597 11 is_stmt 1 view .LVU623
 597:Core/Src/main.c ****         }
 1979              		.loc 1 597 29 is_stmt 0 view .LVU624
 1980 019e 4B4B     		ldr	r3, .L165+44
 1981 01a0 0022     		movs	r2, #0
 1982 01a2 1A70     		strb	r2, [r3]
 1983 01a4 F4E7     		b	.L128
 1984              	.LVL121:
 1985              	.L115:
 597:Core/Src/main.c ****         }
 1986              		.loc 1 597 29 view .LVU625
 1987              	.LBE37:
 1988              	.LBE36:
 611:Core/Src/main.c ****     }
 1989              		.loc 1 611 7 is_stmt 1 view .LVU626
 1990 01a6 FFF7FEFF 		bl	__NVIC_SystemReset
 1991              	.LVL122:
 1992              	.L129:
 1993              	.LBB38:
 1994              	.LBB39:
 620:Core/Src/main.c ****       }
 1995              		.loc 1 620 9 view .LVU627
 620:Core/Src/main.c ****       }
 1996              		.loc 1 620 41 is_stmt 0 view .LVU628
 1997 01aa D900     		lsls	r1, r3, #3
 620:Core/Src/main.c ****       }
 1998              		.loc 1 620 35 view .LVU629
 1999 01ac 484A     		ldr	r2, .L165+48
 2000 01ae CA40     		lsrs	r2, r2, r1
 620:Core/Src/main.c ****       }
 2001              		.loc 1 620 20 view .LVU630
 2002 01b0 3F49     		ldr	r1, .L165+16
 2003 01b2 0A70     		strb	r2, [r1]
 618:Core/Src/main.c ****       {
 2004              		.loc 1 618 31 is_stmt 1 discriminator 3 view .LVU631
 2005 01b4 0133     		adds	r3, r3, #1
 2006              	.LVL123:
 2007              	.L114:
 618:Core/Src/main.c ****       {
 2008              		.loc 1 618 25 discriminator 1 view .LVU632
 2009 01b6 032B     		cmp	r3, #3
 2010 01b8 F7DD     		ble	.L129
 2011 01ba 49E7     		b	.L111
 2012              	.LVL124:
 2013              	.L149:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 108


 618:Core/Src/main.c ****       {
 2014              		.loc 1 618 25 is_stmt 0 discriminator 1 view .LVU633
 2015              	.LBE39:
 2016              	.LBE38:
 514:Core/Src/main.c ****     {
 2017              		.loc 1 514 5 view .LVU634
 2018 01bc 0023     		movs	r3, #0
 2019 01be FAE7     		b	.L114
 2020              	.L112:
 2021              	.LBB40:
 629:Core/Src/main.c ****       if (!checksum)
 2022              		.loc 1 629 7 is_stmt 1 view .LVU635
 629:Core/Src/main.c ****       if (!checksum)
 2023              		.loc 1 629 23 is_stmt 0 view .LVU636
 2024 01c0 3A48     		ldr	r0, .L165+12
 2025 01c2 0422     		movs	r2, #4
 2026 01c4 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 2027 01c6 FFF7FEFF 		bl	check_cs
 2028              	.LVL125:
 630:Core/Src/main.c ****       {
 2029              		.loc 1 630 7 is_stmt 1 view .LVU637
 630:Core/Src/main.c ****       {
 2030              		.loc 1 630 10 is_stmt 0 view .LVU638
 2031 01ca 0646     		mov	r6, r0
 2032 01cc 18B9     		cbnz	r0, .L130
 632:Core/Src/main.c ****       }
 2033              		.loc 1 632 9 is_stmt 1 view .LVU639
 632:Core/Src/main.c ****       }
 2034              		.loc 1 632 20 is_stmt 0 view .LVU640
 2035 01ce 384B     		ldr	r3, .L165+16
 2036 01d0 3422     		movs	r2, #52
 2037 01d2 1A70     		strb	r2, [r3]
 2038 01d4 3CE7     		b	.L111
 2039              	.L130:
 2040              	.LBB41:
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2041              		.loc 1 636 9 is_stmt 1 view .LVU641
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2042              		.loc 1 636 40 is_stmt 0 view .LVU642
 2043 01d6 354A     		ldr	r2, .L165+12
 2044 01d8 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2045              		.loc 1 636 63 view .LVU643
 2046 01da 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2047              		.loc 1 636 67 view .LVU644
 2048 01dc 1B04     		lsls	r3, r3, #16
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2049              		.loc 1 636 51 view .LVU645
 2050 01de 43EA0163 		orr	r3, r3, r1, lsl #24
 637:Core/Src/main.c ****         /* In case of send data is not match with ref keys
 2051              		.loc 1 637 40 view .LVU646
 2052 01e2 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 636:Core/Src/main.c ****                              (data.byte[2] << 8) | (data.byte[3]);
 2053              		.loc 1 636 74 view .LVU647
 2054 01e4 43EA0123 		orr	r3, r3, r1, lsl #8
 637:Core/Src/main.c ****         /* In case of send data is not match with ref keys
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 109


 2055              		.loc 1 637 62 view .LVU648
 2056 01e8 D278     		ldrb	r2, [r2, #3]	@ zero_extendqisi2
 637:Core/Src/main.c ****         /* In case of send data is not match with ref keys
 2057              		.loc 1 637 50 view .LVU649
 2058 01ea 1343     		orrs	r3, r3, r2
 2059              	.LVL126:
 641:Core/Src/main.c ****         {
 2060              		.loc 1 641 9 is_stmt 1 view .LVU650
 641:Core/Src/main.c ****         {
 2061              		.loc 1 641 12 is_stmt 0 view .LVU651
 2062 01ec 072C     		cmp	r4, #7
 2063 01ee 08D0     		beq	.L160
 649:Core/Src/main.c ****         {
 2064              		.loc 1 649 14 is_stmt 1 view .LVU652
 649:Core/Src/main.c ****         {
 2065              		.loc 1 649 17 is_stmt 0 view .LVU653
 2066 01f0 082C     		cmp	r4, #8
 2067 01f2 4AD1     		bne	.L152
 651:Core/Src/main.c ****           {
 2068              		.loc 1 651 11 is_stmt 1 view .LVU654
 651:Core/Src/main.c ****           {
 2069              		.loc 1 651 14 is_stmt 0 view .LVU655
 2070 01f4 374A     		ldr	r2, .L165+52
 2071 01f6 9342     		cmp	r3, r2
 2072 01f8 49D0     		beq	.L153
 653:Core/Src/main.c ****             break;
 2073              		.loc 1 653 13 is_stmt 1 view .LVU656
 653:Core/Src/main.c ****             break;
 2074              		.loc 1 653 24 is_stmt 0 view .LVU657
 2075 01fa 2D4B     		ldr	r3, .L165+16
 2076              	.LVL127:
 653:Core/Src/main.c ****             break;
 2077              		.loc 1 653 24 view .LVU658
 2078 01fc 6422     		movs	r2, #100
 2079 01fe 1A70     		strb	r2, [r3]
 654:Core/Src/main.c ****           }
 2080              		.loc 1 654 13 is_stmt 1 view .LVU659
 2081 0200 26E7     		b	.L111
 2082              	.LVL128:
 2083              	.L160:
 643:Core/Src/main.c ****           {
 2084              		.loc 1 643 11 view .LVU660
 643:Core/Src/main.c ****           {
 2085              		.loc 1 643 14 is_stmt 0 view .LVU661
 2086 0202 354A     		ldr	r2, .L165+56
 2087 0204 9342     		cmp	r3, r2
 2088 0206 3ED0     		beq	.L151
 645:Core/Src/main.c ****             break;
 2089              		.loc 1 645 13 is_stmt 1 view .LVU662
 645:Core/Src/main.c ****             break;
 2090              		.loc 1 645 24 is_stmt 0 view .LVU663
 2091 0208 294B     		ldr	r3, .L165+16
 2092              	.LVL129:
 645:Core/Src/main.c ****             break;
 2093              		.loc 1 645 24 view .LVU664
 2094 020a 6222     		movs	r2, #98
 2095 020c 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 110


 646:Core/Src/main.c ****           }
 2096              		.loc 1 646 13 is_stmt 1 view .LVU665
 2097 020e 1FE7     		b	.L111
 2098              	.LVL130:
 2099              	.L164:
 2100              	.LBB42:
 668:Core/Src/main.c ****             {
 2101              		.loc 1 668 13 view .LVU666
 668:Core/Src/main.c ****             {
 2102              		.loc 1 668 16 is_stmt 0 view .LVU667
 2103 0210 072C     		cmp	r4, #7
 2104 0212 15D0     		beq	.L161
 676:Core/Src/main.c ****             }
 2105              		.loc 1 676 33 view .LVU668
 2106 0214 0026     		movs	r6, #0
 2107              	.LBE42:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2108              		.loc 1 660 14 view .LVU669
 2109 0216 3246     		mov	r2, r6
 2110              	.LVL131:
 2111              	.L135:
 701:Core/Src/main.c ****         bld_enter_rq_res_t key;
 2112              		.loc 1 701 9 is_stmt 1 view .LVU670
 702:Core/Src/main.c ****         key.rq_key = BLANK_KEY;
 2113              		.loc 1 702 9 view .LVU671
 703:Core/Src/main.c ****         key.res_key = BLANK_KEY;
 2114              		.loc 1 703 9 view .LVU672
 703:Core/Src/main.c ****         key.res_key = BLANK_KEY;
 2115              		.loc 1 703 20 is_stmt 0 view .LVU673
 2116 0218 4FF0FF33 		mov	r3, #-1
 2117 021c 0093     		str	r3, [sp]
 704:Core/Src/main.c ****         /*
 2118              		.loc 1 704 9 is_stmt 1 view .LVU674
 704:Core/Src/main.c ****         /*
 2119              		.loc 1 704 21 is_stmt 0 view .LVU675
 2120 021e 0193     		str	r3, [sp, #4]
 710:Core/Src/main.c ****         {
 2121              		.loc 1 710 9 is_stmt 1 view .LVU676
 710:Core/Src/main.c ****         {
 2122              		.loc 1 710 12 is_stmt 0 view .LVU677
 2123 0220 072C     		cmp	r4, #7
 2124 0222 5DD0     		beq	.L162
 727:Core/Src/main.c ****         {
 2125              		.loc 1 727 14 is_stmt 1 view .LVU678
 727:Core/Src/main.c ****         {
 2126              		.loc 1 727 17 is_stmt 0 view .LVU679
 2127 0224 082C     		cmp	r4, #8
 2128 0226 7FF413AF 		bne	.L111
 729:Core/Src/main.c ****           {
 2129              		.loc 1 729 11 is_stmt 1 view .LVU680
 729:Core/Src/main.c ****           {
 2130              		.loc 1 729 14 is_stmt 0 view .LVU681
 2131 022a 002E     		cmp	r6, #0
 2132 022c 78D0     		beq	.L144
 729:Core/Src/main.c ****           {
 2133              		.loc 1 729 33 discriminator 1 view .LVU682
 2134 022e B5F1FF3F 		cmp	r5, #-1
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 111


 2135 0232 75D0     		beq	.L144
 731:Core/Src/main.c ****             key.res_key = RES_KEY;
 2136              		.loc 1 731 13 is_stmt 1 view .LVU683
 2137              	.LVL132:
 732:Core/Src/main.c ****             gTxData[0] = RES_EXIT_BLD_SUCCESS;
 2138              		.loc 1 732 13 view .LVU684
 732:Core/Src/main.c ****             gTxData[0] = RES_EXIT_BLD_SUCCESS;
 2139              		.loc 1 732 25 is_stmt 0 view .LVU685
 2140 0234 274B     		ldr	r3, .L165+52
 2141 0236 0193     		str	r3, [sp, #4]
 733:Core/Src/main.c ****           }
 2142              		.loc 1 733 13 is_stmt 1 view .LVU686
 733:Core/Src/main.c ****           }
 2143              		.loc 1 733 24 is_stmt 0 view .LVU687
 2144 0238 1D4B     		ldr	r3, .L165+16
 2145 023a 6322     		movs	r2, #99
 2146              	.LVL133:
 733:Core/Src/main.c ****           }
 2147              		.loc 1 733 24 view .LVU688
 2148 023c 1A70     		strb	r2, [r3]
 742:Core/Src/main.c ****         {
 2149              		.loc 1 742 9 is_stmt 1 view .LVU689
 2150 023e 57E0     		b	.L142
 2151              	.LVL134:
 2152              	.L161:
 2153              	.LBB43:
 671:Core/Src/main.c ****             }
 2154              		.loc 1 671 15 view .LVU690
 671:Core/Src/main.c ****             }
 2155              		.loc 1 671 37 is_stmt 0 view .LVU691
 2156 0240 D300     		lsls	r3, r2, #3
 2157              	.LVL135:
 671:Core/Src/main.c ****             }
 2158              		.loc 1 671 37 view .LVU692
 2159 0242 03F10065 		add	r5, r3, #134217728
 2160 0246 05F57C45 		add	r5, r5, #64512
 2161              	.LVL136:
 671:Core/Src/main.c ****             }
 2162              		.loc 1 671 37 view .LVU693
 2163              	.LBE43:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2164              		.loc 1 660 14 view .LVU694
 2165 024a 0022     		movs	r2, #0
 2166              	.LVL137:
 2167              	.LBB44:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2168              		.loc 1 660 14 view .LVU695
 2169 024c E4E7     		b	.L135
 2170              	.LVL138:
 2171              	.L136:
 663:Core/Src/main.c ****         {
 2172              		.loc 1 663 49 is_stmt 1 discriminator 2 view .LVU696
 2173 024e 0133     		adds	r3, r3, #1
 2174              	.LVL139:
 2175              	.L137:
 663:Core/Src/main.c ****         {
 2176              		.loc 1 663 27 discriminator 1 view .LVU697
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 112


 2177 0250 7C2B     		cmp	r3, #124
 2178 0252 1EDC     		bgt	.L163
 666:Core/Src/main.c ****           {
 2179              		.loc 1 666 11 view .LVU698
 666:Core/Src/main.c ****           {
 2180              		.loc 1 666 42 is_stmt 0 view .LVU699
 2181 0254 DA1C     		adds	r2, r3, #3
 2182 0256 2149     		ldr	r1, .L165+60
 2183 0258 51F83250 		ldr	r5, [r1, r2, lsl #3]
 666:Core/Src/main.c ****           {
 2184              		.loc 1 666 14 view .LVU700
 2185 025c B5F1FF3F 		cmp	r5, #-1
 2186 0260 D6D0     		beq	.L164
 683:Core/Src/main.c ****                    page_info->bld_enter_key[i].res_key == BLANK_KEY)
 2187              		.loc 1 683 16 is_stmt 1 view .LVU701
 683:Core/Src/main.c ****                    page_info->bld_enter_key[i].res_key == BLANK_KEY)
 2188              		.loc 1 683 19 is_stmt 0 view .LVU702
 2189 0262 1D4A     		ldr	r2, .L165+56
 2190 0264 9542     		cmp	r5, r2
 2191 0266 F2D1     		bne	.L136
 684:Core/Src/main.c ****           {
 2192              		.loc 1 684 47 view .LVU703
 2193 0268 DA1C     		adds	r2, r3, #3
 2194 026a D200     		lsls	r2, r2, #3
 2195 026c 02F10062 		add	r2, r2, #134217728
 2196 0270 02F57C42 		add	r2, r2, #64512
 2197 0274 5568     		ldr	r5, [r2, #4]
 683:Core/Src/main.c ****                    page_info->bld_enter_key[i].res_key == BLANK_KEY)
 2198              		.loc 1 683 65 discriminator 1 view .LVU704
 2199 0276 B5F1FF3F 		cmp	r5, #-1
 2200 027a E8D1     		bne	.L136
 687:Core/Src/main.c ****             {
 2201              		.loc 1 687 13 is_stmt 1 view .LVU705
 687:Core/Src/main.c ****             {
 2202              		.loc 1 687 16 is_stmt 0 view .LVU706
 2203 027c 072C     		cmp	r4, #7
 2204 027e 0CD0     		beq	.L155
 694:Core/Src/main.c ****               write_adr = (uint32_t)&page_info->bld_enter_key[i].rq_key;
 2205              		.loc 1 694 15 is_stmt 1 view .LVU707
 2206              	.LVL140:
 695:Core/Src/main.c ****             }
 2207              		.loc 1 695 15 view .LVU708
 695:Core/Src/main.c ****             }
 2208              		.loc 1 695 37 is_stmt 0 view .LVU709
 2209 0280 1546     		mov	r5, r2
 2210              	.LVL141:
 695:Core/Src/main.c ****             }
 2211              		.loc 1 695 37 view .LVU710
 2212              	.LBE44:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2213              		.loc 1 660 14 view .LVU711
 2214 0282 0022     		movs	r2, #0
 2215              	.LVL142:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2216              		.loc 1 660 14 view .LVU712
 2217 0284 C8E7     		b	.L135
 2218              	.LVL143:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 113


 2219              	.L151:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2220              		.loc 1 660 14 view .LVU713
 2221 0286 0023     		movs	r3, #0
 2222              	.LVL144:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2223              		.loc 1 660 14 view .LVU714
 2224 0288 E2E7     		b	.L137
 2225              	.LVL145:
 2226              	.L152:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2227              		.loc 1 660 14 view .LVU715
 2228 028a 0023     		movs	r3, #0
 2229              	.LVL146:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2230              		.loc 1 660 14 view .LVU716
 2231 028c E0E7     		b	.L137
 2232              	.LVL147:
 2233              	.L153:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2234              		.loc 1 660 14 view .LVU717
 2235 028e 0023     		movs	r3, #0
 2236              	.LVL148:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2237              		.loc 1 660 14 view .LVU718
 2238 0290 DEE7     		b	.L137
 2239              	.LVL149:
 2240              	.L163:
 660:Core/Src/main.c ****         bool is_exit_bld_valid = true;
 2241              		.loc 1 660 14 view .LVU719
 2242 0292 0022     		movs	r2, #0
 659:Core/Src/main.c ****         bool is_in_bld = false;
 2243              		.loc 1 659 18 view .LVU720
 2244 0294 4FF0FF35 		mov	r5, #-1
 2245              	.LBB45:
 2246 0298 BEE7     		b	.L135
 2247              	.L155:
 689:Core/Src/main.c ****               /* If trying to exit, write the exit response to the blank spot*/
 2248              		.loc 1 689 25 view .LVU721
 2249 029a 3246     		mov	r2, r6
 2250 029c BCE7     		b	.L135
 2251              	.L166:
 2252 029e 00BF     		.align	2
 2253              	.L165:
 2254 02a0 00000000 		.word	cfg
 2255 02a4 00000000 		.word	i2c0
 2256 02a8 00000000 		.word	i2chandle
 2257 02ac 00000000 		.word	data
 2258 02b0 00000000 		.word	gTxData
 2259 02b4 00000000 		.word	start_timeout
 2260 02b8 00000000 		.word	cmd
 2261 02bc 00000000 		.word	uploading_timer
 2262 02c0 7F841E00 		.word	1999999
 2263 02c4 00000000 		.word	state
 2264 02c8 00000000 		.word	sector_start_adr
 2265 02cc 00000000 		.word	is_rewrite_sector
 2266 02d0 302E3141 		.word	1093742128
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 114


 2267 02d4 ACB8E218 		.word	417511596
 2268 02d8 239BAE84 		.word	-2068931805
 2269 02dc 00FC0008 		.word	134282240
 2270              	.LVL150:
 2271              	.L162:
 689:Core/Src/main.c ****               /* If trying to exit, write the exit response to the blank spot*/
 2272              		.loc 1 689 25 view .LVU722
 2273              	.LBE45:
 712:Core/Src/main.c ****           {
 2274              		.loc 1 712 11 is_stmt 1 view .LVU723
 712:Core/Src/main.c ****           {
 2275              		.loc 1 712 14 is_stmt 0 view .LVU724
 2276 02e0 B2B9     		cbnz	r2, .L140
 712:Core/Src/main.c ****           {
 2277              		.loc 1 712 26 discriminator 1 view .LVU725
 2278 02e2 9D42     		cmp	r5, r3
 2279 02e4 18D0     		beq	.L141
 714:Core/Src/main.c ****             key.rq_key = RQ_KEY;
 2280              		.loc 1 714 13 is_stmt 1 view .LVU726
 2281              	.LVL151:
 715:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_SUCCESS;
 2282              		.loc 1 715 13 view .LVU727
 715:Core/Src/main.c ****             gTxData[0] = RES_ENTER_BLD_SUCCESS;
 2283              		.loc 1 715 24 is_stmt 0 view .LVU728
 2284 02e6 124B     		ldr	r3, .L167
 2285 02e8 0093     		str	r3, [sp]
 716:Core/Src/main.c ****           }
 2286              		.loc 1 716 13 is_stmt 1 view .LVU729
 716:Core/Src/main.c ****           }
 2287              		.loc 1 716 24 is_stmt 0 view .LVU730
 2288 02ea 124B     		ldr	r3, .L167+4
 2289 02ec 6122     		movs	r2, #97
 2290              	.LVL152:
 716:Core/Src/main.c ****           }
 2291              		.loc 1 716 24 view .LVU731
 2292 02ee 1A70     		strb	r2, [r3]
 742:Core/Src/main.c ****         {
 2293              		.loc 1 742 9 is_stmt 1 view .LVU732
 2294              	.L142:
 744:Core/Src/main.c ****           HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, write_adr, (uint32_t *)&key);
 2295              		.loc 1 744 11 view .LVU733
 2296 02f0 FFF7FEFF 		bl	HAL_FLASH_Unlock
 2297              	.LVL153:
 745:Core/Src/main.c ****           CLEAR_BIT(FLASH->CR, (FLASH_CR_PG));
 2298              		.loc 1 745 11 view .LVU734
 2299 02f4 6A46     		mov	r2, sp
 2300 02f6 D317     		asrs	r3, r2, #31
 2301 02f8 2946     		mov	r1, r5
 2302 02fa 0320     		movs	r0, #3
 2303 02fc FFF7FEFF 		bl	HAL_FLASH_Program
 2304              	.LVL154:
 746:Core/Src/main.c ****           HAL_FLASH_Lock();
 2305              		.loc 1 746 11 view .LVU735
 2306 0300 0D4A     		ldr	r2, .L167+8
 2307 0302 1369     		ldr	r3, [r2, #16]
 2308 0304 23F00103 		bic	r3, r3, #1
 2309 0308 1361     		str	r3, [r2, #16]
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 115


 747:Core/Src/main.c ****         }
 2310              		.loc 1 747 11 view .LVU736
 2311 030a FFF7FEFF 		bl	HAL_FLASH_Lock
 2312              	.LVL155:
 747:Core/Src/main.c ****         }
 2313              		.loc 1 747 11 is_stmt 0 view .LVU737
 2314 030e 9FE6     		b	.L111
 2315              	.LVL156:
 2316              	.L140:
 720:Core/Src/main.c ****           }
 2317              		.loc 1 720 13 is_stmt 1 view .LVU738
 720:Core/Src/main.c ****           }
 2318              		.loc 1 720 24 is_stmt 0 view .LVU739
 2319 0310 084B     		ldr	r3, .L167+4
 2320 0312 6122     		movs	r2, #97
 2321              	.LVL157:
 720:Core/Src/main.c ****           }
 2322              		.loc 1 720 24 view .LVU740
 2323 0314 1A70     		strb	r2, [r3]
 742:Core/Src/main.c ****         {
 2324              		.loc 1 742 9 is_stmt 1 view .LVU741
 2325 0316 9BE6     		b	.L111
 2326              	.LVL158:
 2327              	.L141:
 718:Core/Src/main.c ****           {
 2328              		.loc 1 718 16 view .LVU742
 724:Core/Src/main.c ****           }
 2329              		.loc 1 724 13 view .LVU743
 724:Core/Src/main.c ****           }
 2330              		.loc 1 724 24 is_stmt 0 view .LVU744
 2331 0318 064B     		ldr	r3, .L167+4
 2332 031a 6222     		movs	r2, #98
 2333              	.LVL159:
 724:Core/Src/main.c ****           }
 2334              		.loc 1 724 24 view .LVU745
 2335 031c 1A70     		strb	r2, [r3]
 742:Core/Src/main.c ****         {
 2336              		.loc 1 742 9 is_stmt 1 view .LVU746
 2337 031e 97E6     		b	.L111
 2338              	.LVL160:
 2339              	.L144:
 737:Core/Src/main.c ****           }
 2340              		.loc 1 737 13 view .LVU747
 737:Core/Src/main.c ****           }
 2341              		.loc 1 737 24 is_stmt 0 view .LVU748
 2342 0320 044B     		ldr	r3, .L167+4
 2343 0322 6422     		movs	r2, #100
 2344              	.LVL161:
 737:Core/Src/main.c ****           }
 2345              		.loc 1 737 24 view .LVU749
 2346 0324 1A70     		strb	r2, [r3]
 742:Core/Src/main.c ****         {
 2347              		.loc 1 742 9 is_stmt 1 view .LVU750
 2348 0326 93E6     		b	.L111
 2349              	.LVL162:
 2350              	.L146:
 742:Core/Src/main.c ****         {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 116


 2351              		.loc 1 742 9 is_stmt 0 view .LVU751
 2352              	.LBE41:
 2353              	.LBE40:
 771:Core/Src/main.c ****     }
 2354              		.loc 1 771 7 is_stmt 1 view .LVU752
 771:Core/Src/main.c ****     }
 2355              		.loc 1 771 23 is_stmt 0 view .LVU753
 2356 0328 044A     		ldr	r2, .L167+12
 2357 032a 0021     		movs	r1, #0
 2358 032c 1160     		str	r1, [r2]
 2359 032e 9DE6     		b	.L147
 2360              	.L168:
 2361              		.align	2
 2362              	.L167:
 2363 0330 239BAE84 		.word	-2068931805
 2364 0334 00000000 		.word	gTxData
 2365 0338 00200240 		.word	1073881088
 2366 033c 00000000 		.word	uploading_timer
 2367              		.cfi_endproc
 2368              	.LFE69:
 2370              		.global	cnt
 2371              		.section	.bss.cnt,"aw",%nobits
 2372              		.align	2
 2375              	cnt:
 2376 0000 00000000 		.space	4
 2377              		.global	i2c0
 2378              		.section	.bss.i2c0,"aw",%nobits
 2381              	i2c0:
 2382 0000 00       		.space	1
 2383              		.global	cfg
 2384              		.section	.bss.cfg,"aw",%nobits
 2385              		.align	2
 2388              	cfg:
 2389 0000 0000     		.space	2
 2390              		.global	i2chandle
 2391              		.section	.bss.i2chandle,"aw",%nobits
 2392              		.align	2
 2395              	i2chandle:
 2396 0000 00000000 		.space	4
 2397              		.global	counter
 2398              		.section	.bss.counter,"aw",%nobits
 2401              	counter:
 2402 0000 00       		.space	1
 2403              		.global	huart1
 2404              		.section	.bss.huart1,"aw",%nobits
 2405              		.align	2
 2408              	huart1:
 2409 0000 00000000 		.space	72
 2409      00000000 
 2409      00000000 
 2409      00000000 
 2409      00000000 
 2410              		.global	address
 2411              		.section	.bss.address,"aw",%nobits
 2412              		.align	2
 2415              	address:
 2416 0000 00000000 		.space	4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 117


 2417              		.global	state
 2418              		.section	.data.state,"aw"
 2421              	state:
 2422 0000 01       		.byte	1
 2423              		.global	uploading_timer
 2424              		.section	.bss.uploading_timer,"aw",%nobits
 2425              		.align	2
 2428              	uploading_timer:
 2429 0000 00000000 		.space	4
 2430              		.global	start_timeout
 2431              		.section	.bss.start_timeout,"aw",%nobits
 2434              	start_timeout:
 2435 0000 00       		.space	1
 2436              		.global	is_rewrite_sector
 2437              		.section	.bss.is_rewrite_sector,"aw",%nobits
 2440              	is_rewrite_sector:
 2441 0000 00       		.space	1
 2442              		.global	sector_start_adr
 2443              		.section	.bss.sector_start_adr,"aw",%nobits
 2444              		.align	2
 2447              	sector_start_adr:
 2448 0000 00000000 		.space	4
 2449              		.global	main_address
 2450              		.section	.bss.main_address,"aw",%nobits
 2451              		.align	2
 2454              	main_address:
 2455 0000 00000000 		.space	4
 2456              		.global	line_len
 2457              		.section	.bss.line_len,"aw",%nobits
 2460              	line_len:
 2461 0000 00       		.space	1
 2462              		.global	data_ptr
 2463              		.section	.bss.data_ptr,"aw",%nobits
 2466              	data_ptr:
 2467 0000 00       		.space	1
 2468              		.global	line_ptr
 2469              		.section	.bss.line_ptr,"aw",%nobits
 2472              	line_ptr:
 2473 0000 00       		.space	1
 2474              		.global	data
 2475              		.section	.bss.data,"aw",%nobits
 2476              		.align	2
 2479              	data:
 2480 0000 00000000 		.space	256
 2480      00000000 
 2480      00000000 
 2480      00000000 
 2480      00000000 
 2481              		.global	gTxData
 2482              		.section	.bss.gTxData,"aw",%nobits
 2483              		.align	2
 2486              	gTxData:
 2487 0000 00000000 		.space	4
 2488              		.global	gRxData
 2489              		.section	.bss.gRxData,"aw",%nobits
 2490              		.align	2
 2493              	gRxData:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 118


 2494 0000 00000000 		.space	64
 2494      00000000 
 2494      00000000 
 2494      00000000 
 2494      00000000 
 2495              		.global	irq_cmd
 2496              		.section	.bss.irq_cmd,"aw",%nobits
 2499              	irq_cmd:
 2500 0000 00       		.space	1
 2501              		.global	cmd
 2502              		.section	.bss.cmd,"aw",%nobits
 2505              	cmd:
 2506 0000 00       		.space	1
 2507              		.text
 2508              	.Letext0:
 2509              		.file 4 "C:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 2510              		.file 5 "C:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 2511              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 2512              		.file 7 "C:/msys64/mingw64/lib/gcc/arm-none-eabi/13.3.0/include/stddef.h"
 2513              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 2514              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 2515              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 2516              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 2517              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 2518              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 2519              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 2520              		.file 15 "Core/Inc/hal_i2c.h"
 2521              		.file 16 "C:/msys64/mingw64/arm-none-eabi/include/string.h"
 2522              		.file 17 "Core/Inc/util.h"
 2523              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_flash.h"
 2524              		.file 19 "Core/Inc/checksum.h"
 2525              		.file 20 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 2526              		.file 21 "<built-in>"
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 119


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:19     .text.__NVIC_SystemReset:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:87     .text.__NVIC_SystemReset:0000001c $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:93     .text.I2C_fill_data:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:98     .text.I2C_fill_data:00000000 I2C_fill_data
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:120    .text.I2C_fill_data:0000000e $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:128    .text.I2C_fill_data:00000016 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:158    .text.I2C_fill_data:00000038 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:166    .text.I2C_fill_data:00000040 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:506    .text.I2C_fill_data:000001a4 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2499   .bss.irq_cmd:00000000 irq_cmd
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2472   .bss.line_ptr:00000000 line_ptr
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2460   .bss.line_len:00000000 line_len
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2428   .bss.uploading_timer:00000000 uploading_timer
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2421   .data.state:00000000 state
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2505   .bss.cmd:00000000 cmd
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2479   .bss.data:00000000 data
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2434   .bss.start_timeout:00000000 start_timeout
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:518    .text.MX_GPIO_Init:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:523    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:725    .text.MX_GPIO_Init:000000ec $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:733    .text.erase_memory:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:739    .text.erase_memory:00000000 erase_memory
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:801    .text.erase_memory:00000030 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:806    .text.verify_memory:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:812    .text.verify_memory:00000000 verify_memory
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:885    .text.process_hex_file:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:891    .text.process_hex_file:00000000 process_hex_file
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1218   .text.process_hex_file:00000128 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2486   .bss.gTxData:00000000 gTxData
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2454   .bss.main_address:00000000 main_address
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2440   .bss.is_rewrite_sector:00000000 is_rewrite_sector
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2447   .bss.sector_start_adr:00000000 sector_start_adr
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1231   .text.HAL_I2C_ListenCpltCallback:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1237   .text.HAL_I2C_ListenCpltCallback:00000000 HAL_I2C_ListenCpltCallback
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1279   .text.HAL_I2C_ListenCpltCallback:0000001c $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2493   .bss.gRxData:00000000 gRxData
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2395   .bss.i2chandle:00000000 i2chandle
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1286   .text.HAL_I2C_AddrCallback:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1292   .text.HAL_I2C_AddrCallback:00000000 HAL_I2C_AddrCallback
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1370   .text.HAL_I2C_AddrCallback:00000040 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2401   .bss.counter:00000000 counter
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1378   .text.HAL_I2C_ErrorCallback:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1384   .text.HAL_I2C_ErrorCallback:00000000 HAL_I2C_ErrorCallback
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1403   .text.HAL_I2C_ErrorCallback:0000000c $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2375   .bss.cnt:00000000 cnt
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1408   .text.Error_Handler:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1414   .text.Error_Handler:00000000 Error_Handler
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1445   .text.SystemClock_Config:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1451   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1556   .text.main:00000000 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1562   .text.main:00000000 main
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1710   .text.main:00000090 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:1719   .text.main:000000b0 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2254   .text.main:000002a0 $d
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 120


C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2388   .bss.cfg:00000000 cfg
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2381   .bss.i2c0:00000000 i2c0
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2276   .text.main:000002e0 $t
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2363   .text.main:00000330 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2372   .bss.cnt:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2382   .bss.i2c0:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2385   .bss.cfg:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2392   .bss.i2chandle:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2402   .bss.counter:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2408   .bss.huart1:00000000 huart1
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2405   .bss.huart1:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2415   .bss.address:00000000 address
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2412   .bss.address:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2425   .bss.uploading_timer:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2435   .bss.start_timeout:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2441   .bss.is_rewrite_sector:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2444   .bss.sector_start_adr:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2451   .bss.main_address:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2461   .bss.line_len:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2466   .bss.data_ptr:00000000 data_ptr
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2467   .bss.data_ptr:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2473   .bss.line_ptr:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2476   .bss.data:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2483   .bss.gTxData:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2490   .bss.gRxData:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2500   .bss.irq_cmd:00000000 $d
C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s:2506   .bss.cmd:00000000 $d
                           .group:00000000 wm4.0.82cd861fcffc377458525806b973ac66
                           .group:00000000 wm4.stm32f1xx_hal_conf.h.22.cbdc1b1d5adafd94f8d8dcf6c1f3e8fc
                           .group:00000000 wm4.stm32f1xx.h.38.e862c4e1b39ca120fca296a79f75a275
                           .group:00000000 wm4.stm32f103xb.h.37.7c5fb130aa158ead5441dda9799c1941
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:00000000 wm4.stm32f103xb.h.572.e8b8d889d857e2c56f82ca03c5328917
                           .group:00000000 wm4.stm32f1xx.h.161.0d1b9fd26c53008e1116394047fa1b84
                           .group:00000000 wm4.stm32_hal_legacy.h.22.d050171c85a9d8567d1f9a012537baa2
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32f1xx_hal_def.h.56.354d0a4bf0f6ef7af10e3429b7628481
                           .group:00000000 wm4.stm32f1xx_hal_rcc.h.93.3fadb58bdef0723b74d9eb798753b168
                           .group:00000000 wm4.stm32f1xx_hal_rcc_ex.h.20.5a464c1dc9022dc2a67fe45b2054f77c
                           .group:00000000 wm4.stm32f1xx_hal_rcc.h.1200.d6cbb5717f01cee373a6e1fba84d9163
                           .group:00000000 wm4.stm32f1xx_hal_gpio.h.21.0099da253a68660e916195d3e8928be3
                           .group:00000000 wm4.stm32f1xx_hal_gpio_ex.h.21.93f1f3ec7660fa76375def81b976f73c
                           .group:00000000 wm4.stm32f1xx_hal_gpio.h.262.7df79220ec7519ba80c1763e6b4854a6
                           .group:00000000 wm4.stm32f1xx_hal_exti.h.21.a7f1b393a0c9b2b56b72ccdbb8dee508
                           .group:00000000 wm4.stm32f1xx_hal_dma.h.21.11e5a204ed6aa790b1cdae2e4192bc9d
                           .group:00000000 wm4.stm32f1xx_hal_dma_ex.h.21.d438f745b4c04dc23f9f569190526864
                           .group:00000000 wm4.stm32f1xx_hal_dma.h.408.14794a3f8621230c9ac7fca0cacf3e57
                           .group:00000000 wm4.stm32f1xx_hal_cortex.h.21.6ab92041a8778f53d2d2d96b3825535a
ARM GAS  C:\Users\binhp\AppData\Local\Temp\ccCC0A7t.s 			page 121


                           .group:00000000 wm4.stm32f1xx_hal_flash.h.20.2db7f614c43999568df8c1bd8d5f2459
                           .group:00000000 wm4.stm32f1xx_hal_flash_ex.h.20.c1d01fb364bcc8befd238a2d45469cc1
                           .group:00000000 wm4.stm32f1xx_hal_i2c.h.21.6a947c870feb456d84d10dd871ee01bd
                           .group:00000000 wm4.stm32f1xx_hal_pwr.h.21.ec3e2cfd4c26fffa32fc4ff0a8ac7390
                           .group:00000000 wm4.stm32f1xx_hal_uart.h.21.96146ab5759dfe03d0cc100d79254944
                           .group:00000000 wm4.stm32f1xx_hal.h.87.60093b86a987865736d7cddecce3c235
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.memory_map.h.2.599c80b922284b8603b2b4cc79e14715
                           .group:00000000 wm4.util.h.15.c859417af51cb89a0e19cfa822a49c7e
                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.fbf6f2f498a71d39a0aaf172d6680419
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.7f0775353a33c852a1479c008f68cd03
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_FLASH_Unlock
FLASH_PageErase
HAL_FLASH_Lock
check_cs
HAL_FLASH_Program
HAL_I2C_EnableListen_IT
HAL_I2C_Slave_Seq_Transmit_IT
memset
HAL_I2C_Slave_Seq_Receive_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
hal_i2c_open
HAL_I2C_EV_IRQHandler
CalcCrc32
