#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61bd9ce46200 .scope module, "simplest2_tb" "simplest2_tb" 2 533;
 .timescale -9 -12;
v0x61bd9ce8ba40_0 .net "accumulator_output", 0 0, v0x61bd9ce87940_0;  1 drivers
v0x61bd9ce8bb00_0 .var "clk", 0 0;
v0x61bd9ce8bbc0_0 .var "counter_ram8_reset", 0 0;
v0x61bd9ce8bcb0_0 .var "preset", 0 0;
S_0x61bd9ce68d00 .scope module, "uut" "simplest2" 2 541, 3 3 0, S_0x61bd9ce46200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "preset";
    .port_info 2 /INPUT 1 "counter_ram8_reset";
    .port_info 3 /OUTPUT 1 "accumulator_output";
L_0x61bd9ce8bf10 .functor OR 1, L_0x61bd9ce8bdf0, v0x61bd9ce8bcb0_0, C4<0>, C4<0>;
L_0x61bd9ce8c400 .functor AND 1, L_0x61bd9ce8cc40, v0x61bd9ce87940_0, C4<1>, C4<1>;
L_0x61bd9ce8c500 .functor NOT 1, L_0x61bd9ce8c400, C4<0>, C4<0>, C4<0>;
v0x61bd9ce8a8b0_0 .net *"_ivl_1", 0 0, L_0x61bd9ce8bdf0;  1 drivers
v0x61bd9ce8a990_0 .net *"_ivl_11", 0 0, L_0x61bd9ce8cf00;  1 drivers
v0x61bd9ce8aa70_0 .net *"_ivl_13", 0 0, L_0x61bd9ce8cfa0;  1 drivers
v0x61bd9ce8ab60_0 .net *"_ivl_15", 0 0, L_0x61bd9ce8d070;  1 drivers
v0x61bd9ce8ac40_0 .net *"_ivl_17", 0 0, L_0x61bd9ce8d110;  1 drivers
v0x61bd9ce8ad20_0 .net *"_ivl_19", 0 0, L_0x61bd9ce8d220;  1 drivers
v0x61bd9ce8ae00_0 .net *"_ivl_4", 0 0, L_0x61bd9ce8c400;  1 drivers
v0x61bd9ce8aee0_0 .net *"_ivl_9", 0 0, L_0x61bd9ce8cdd0;  1 drivers
v0x61bd9ce8afc0_0 .var "accumulator_flipflop_preset", 0 0;
v0x61bd9ce8b0f0_0 .net "accumulator_output", 0 0, v0x61bd9ce87940_0;  alias, 1 drivers
v0x61bd9ce8b190_0 .net "clk", 0 0, v0x61bd9ce8bb00_0;  1 drivers
v0x61bd9ce8b2c0_0 .net "count_out", 15 0, v0x61bd9ce87ee0_0;  1 drivers
v0x61bd9ce8b360_0 .net "counter_ram8_reset", 0 0, v0x61bd9ce8bbc0_0;  1 drivers
v0x61bd9ce8b400_0 .net "d", 0 0, L_0x61bd9ce8cc40;  1 drivers
v0x61bd9ce8b4f0_0 .net "mux_out", 0 0, L_0x61bd9ce8c310;  1 drivers
v0x61bd9ce8b5e0_0 .net "p_out", 0 0, v0x61bd9ce88f80_0;  1 drivers
v0x61bd9ce8b6d0_0 .net "preset", 0 0, v0x61bd9ce8bcb0_0;  1 drivers
v0x61bd9ce8b770_0 .var "preset_flipflop_input", 0 0;
v0x61bd9ce8b810_0 .var "ram1_clear", 0 0;
v0x61bd9ce8b8b0_0 .var "ram8_clear", 0 0;
v0x61bd9ce8b950_0 .net "ram8_out", 7 0, L_0x61bd9ce8c8a0;  1 drivers
L_0x61bd9ce8bdf0 .part L_0x61bd9ce8c8a0, 7, 1;
L_0x61bd9ce8cdd0 .part L_0x61bd9ce8c8a0, 5, 1;
L_0x61bd9ce8cf00 .part L_0x61bd9ce8c8a0, 4, 1;
L_0x61bd9ce8cfa0 .part L_0x61bd9ce8c8a0, 3, 1;
L_0x61bd9ce8d070 .part L_0x61bd9ce8c8a0, 2, 1;
L_0x61bd9ce8d110 .part L_0x61bd9ce8c8a0, 1, 1;
L_0x61bd9ce8d220 .part L_0x61bd9ce8c8a0, 0, 1;
LS_0x61bd9ce8d2c0_0_0 .concat [ 1 1 1 1], L_0x61bd9ce8d220, L_0x61bd9ce8d110, L_0x61bd9ce8d070, L_0x61bd9ce8cfa0;
LS_0x61bd9ce8d2c0_0_4 .concat [ 1 1 0 0], L_0x61bd9ce8cf00, L_0x61bd9ce8cdd0;
L_0x61bd9ce8d2c0 .concat [ 4 2 0 0], LS_0x61bd9ce8d2c0_0_0, LS_0x61bd9ce8d2c0_0_4;
L_0x61bd9ce8d5d0 .part L_0x61bd9ce8c8a0, 7, 1;
S_0x61bd9ce3e5d0 .scope module, "accumulator_flipflop" "d_flipflop" 3 29, 4 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "q";
v0x61bd9ce64540_0 .net "clk", 0 0, v0x61bd9ce8bb00_0;  alias, 1 drivers
v0x61bd9ce603a0_0 .net "datain", 0 0, L_0x61bd9ce8c310;  alias, 1 drivers
v0x61bd9ce877e0_0 .net "preset", 0 0, v0x61bd9ce8afc0_0;  1 drivers
v0x61bd9ce87880_0 .net "q", 0 0, v0x61bd9ce87940_0;  alias, 1 drivers
v0x61bd9ce87940_0 .var "q_reg", 0 0;
E_0x61bd9ce556d0 .event posedge, v0x61bd9ce877e0_0, v0x61bd9ce64540_0;
S_0x61bd9ce87ad0 .scope module, "counter_ram8" "counter_4bit" 3 41, 5 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "count";
v0x61bd9ce87d60_0 .net "clk", 0 0, v0x61bd9ce8bb00_0;  alias, 1 drivers
v0x61bd9ce87e20_0 .net "count", 15 0, v0x61bd9ce87ee0_0;  alias, 1 drivers
v0x61bd9ce87ee0_0 .var "count_reg", 15 0;
v0x61bd9ce87fa0_0 .net "reset", 0 0, v0x61bd9ce8bbc0_0;  alias, 1 drivers
E_0x61bd9ce55aa0 .event posedge, v0x61bd9ce87fa0_0, v0x61bd9ce64540_0;
S_0x61bd9ce880e0 .scope module, "mux" "mux_2to1" 3 35, 6 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 1 "Y";
L_0x61bd9ce8c090 .functor AND 1, v0x61bd9ce88f80_0, L_0x61bd9ce8cc40, C4<1>, C4<1>;
L_0x61bd9ce8c1b0 .functor NOT 1, v0x61bd9ce88f80_0, C4<0>, C4<0>, C4<0>;
L_0x61bd9ce8c270 .functor AND 1, L_0x61bd9ce8c1b0, L_0x61bd9ce8c500, C4<1>, C4<1>;
L_0x61bd9ce8c310 .functor OR 1, L_0x61bd9ce8c090, L_0x61bd9ce8c270, C4<0>, C4<0>;
v0x61bd9ce88360_0 .net "A", 0 0, L_0x61bd9ce8c500;  1 drivers
v0x61bd9ce88400_0 .net "B", 0 0, L_0x61bd9ce8cc40;  alias, 1 drivers
v0x61bd9ce884c0_0 .net "Sel", 0 0, v0x61bd9ce88f80_0;  alias, 1 drivers
v0x61bd9ce88590_0 .net "Y", 0 0, L_0x61bd9ce8c310;  alias, 1 drivers
v0x61bd9ce88660_0 .net *"_ivl_0", 0 0, L_0x61bd9ce8c090;  1 drivers
v0x61bd9ce88770_0 .net *"_ivl_2", 0 0, L_0x61bd9ce8c1b0;  1 drivers
v0x61bd9ce88850_0 .net *"_ivl_4", 0 0, L_0x61bd9ce8c270;  1 drivers
S_0x61bd9ce889b0 .scope module, "preset_flipflop" "d_flipflop" 3 23, 4 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "q";
v0x61bd9ce88c40_0 .net "clk", 0 0, v0x61bd9ce8bb00_0;  alias, 1 drivers
v0x61bd9ce88d50_0 .net "datain", 0 0, v0x61bd9ce8b770_0;  1 drivers
v0x61bd9ce88e10_0 .net "preset", 0 0, L_0x61bd9ce8bf10;  1 drivers
v0x61bd9ce88eb0_0 .net "q", 0 0, v0x61bd9ce88f80_0;  alias, 1 drivers
v0x61bd9ce88f80_0 .var "q_reg", 0 0;
E_0x61bd9ce552e0 .event posedge, v0x61bd9ce88e10_0, v0x61bd9ce64540_0;
S_0x61bd9ce890f0 .scope module, "ram1" "ram_1bit_6bit_addr" 3 51, 7 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "address";
    .port_info 1 /INPUT 1 "datain";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "store";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "dataout";
L_0x73b16169d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61bd9ce89400_0 .net/2u *"_ivl_0", 0 0, L_0x73b16169d0a8;  1 drivers
v0x61bd9ce89500_0 .net *"_ivl_2", 0 0, L_0x61bd9ce8ca30;  1 drivers
v0x61bd9ce895e0_0 .net *"_ivl_4", 7 0, L_0x61bd9ce8cad0;  1 drivers
L_0x73b16169d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61bd9ce896a0_0 .net *"_ivl_7", 1 0, L_0x73b16169d0f0;  1 drivers
v0x61bd9ce89780_0 .net "address", 5 0, L_0x61bd9ce8d2c0;  1 drivers
v0x61bd9ce898b0_0 .net "clear", 0 0, v0x61bd9ce8b810_0;  1 drivers
v0x61bd9ce89970_0 .net "clk", 0 0, v0x61bd9ce8bb00_0;  alias, 1 drivers
v0x61bd9ce89a10_0 .net "datain", 0 0, v0x61bd9ce87940_0;  alias, 1 drivers
v0x61bd9ce89ab0_0 .net "dataout", 0 0, L_0x61bd9ce8cc40;  alias, 1 drivers
v0x61bd9ce89b50_0 .var/i "i", 31 0;
v0x61bd9ce89bf0 .array "memory", 63 0, 0 0;
v0x61bd9ce89c90_0 .net "store", 0 0, L_0x61bd9ce8d5d0;  1 drivers
E_0x61bd9ce6a0f0 .event posedge, v0x61bd9ce898b0_0, v0x61bd9ce64540_0;
L_0x61bd9ce8ca30 .array/port v0x61bd9ce89bf0, L_0x61bd9ce8cad0;
L_0x61bd9ce8cad0 .concat [ 6 2 0 0], L_0x61bd9ce8d2c0, L_0x73b16169d0f0;
L_0x61bd9ce8cc40 .functor MUXZ 1, L_0x61bd9ce8ca30, L_0x73b16169d0a8, v0x61bd9ce8b810_0, C4<>;
S_0x61bd9ce89e10 .scope module, "ram8" "ram_8bit_16bit_addr" 3 46, 8 1 0, S_0x61bd9ce68d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "address";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 8 "dataout";
L_0x73b16169d018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x61bd9ce8a050_0 .net/2u *"_ivl_0", 7 0, L_0x73b16169d018;  1 drivers
v0x61bd9ce8a150_0 .net *"_ivl_2", 7 0, L_0x61bd9ce8c630;  1 drivers
v0x61bd9ce8a230_0 .net *"_ivl_4", 17 0, L_0x61bd9ce8c720;  1 drivers
L_0x73b16169d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61bd9ce8a320_0 .net *"_ivl_7", 1 0, L_0x73b16169d060;  1 drivers
v0x61bd9ce8a400_0 .net "address", 15 0, v0x61bd9ce87ee0_0;  alias, 1 drivers
v0x61bd9ce8a510_0 .net "clear", 0 0, v0x61bd9ce8b8b0_0;  1 drivers
v0x61bd9ce8a5b0_0 .net "dataout", 7 0, L_0x61bd9ce8c8a0;  alias, 1 drivers
v0x61bd9ce8a690_0 .var/i "i", 31 0;
v0x61bd9ce8a770 .array "memory", 65535 0, 7 0;
E_0x61bd9ce3b250 .event anyedge, v0x61bd9ce8a510_0;
L_0x61bd9ce8c630 .array/port v0x61bd9ce8a770, L_0x61bd9ce8c720;
L_0x61bd9ce8c720 .concat [ 16 2 0 0], v0x61bd9ce87ee0_0, L_0x73b16169d060;
L_0x61bd9ce8c8a0 .functor MUXZ 8, L_0x61bd9ce8c630, L_0x73b16169d018, v0x61bd9ce8b8b0_0, C4<>;
    .scope S_0x61bd9ce889b0;
T_0 ;
    %wait E_0x61bd9ce552e0;
    %load/vec4 v0x61bd9ce88e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61bd9ce88f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61bd9ce88d50_0;
    %assign/vec4 v0x61bd9ce88f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61bd9ce3e5d0;
T_1 ;
    %wait E_0x61bd9ce556d0;
    %load/vec4 v0x61bd9ce877e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61bd9ce87940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61bd9ce603a0_0;
    %assign/vec4 v0x61bd9ce87940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61bd9ce87ad0;
T_2 ;
    %wait E_0x61bd9ce55aa0;
    %load/vec4 v0x61bd9ce87fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x61bd9ce87ee0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61bd9ce87ee0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x61bd9ce87ee0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61bd9ce89e10;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 130, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x61bd9ce89e10;
T_4 ;
    %wait E_0x61bd9ce3b250;
    %load/vec4 v0x61bd9ce8a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bd9ce8a690_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x61bd9ce8a690_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x61bd9ce8a690_0;
    %store/vec4a v0x61bd9ce8a770, 4, 0;
    %load/vec4 v0x61bd9ce8a690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61bd9ce8a690_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61bd9ce890f0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61bd9ce89bf0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x61bd9ce890f0;
T_6 ;
    %wait E_0x61bd9ce6a0f0;
    %load/vec4 v0x61bd9ce898b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61bd9ce89b50_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x61bd9ce89b50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x61bd9ce89b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61bd9ce89bf0, 0, 4;
    %load/vec4 v0x61bd9ce89b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61bd9ce89b50_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61bd9ce89c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x61bd9ce89a10_0;
    %load/vec4 v0x61bd9ce89780_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61bd9ce89bf0, 0, 4;
T_6.4 ;
T_6.1 ;
    %vpi_call 7 32 "$display", "At time %0t, data =  %h, %h, %h, %h, %h, %h", $time, &A<v0x61bd9ce89bf0, 0>, &A<v0x61bd9ce89bf0, 1>, &A<v0x61bd9ce89bf0, 2>, &A<v0x61bd9ce89bf0, 3>, &A<v0x61bd9ce89bf0, 4>, &A<v0x61bd9ce89bf0, 5> {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x61bd9ce68d00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8b810_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x61bd9ce46200;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x61bd9ce8bb00_0;
    %inv;
    %store/vec4 v0x61bd9ce8bb00_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61bd9ce46200;
T_9 ;
    %vpi_call 2 551 "$dumpfile", "simplest2.vcd" {0 0 0};
    %vpi_call 2 552 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61bd9ce46200 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8bbc0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bd9ce8bcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61bd9ce8bbc0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61bd9ce8bbc0_0, 0, 1;
    %delay 2000, 0;
    %delay 120000, 0;
    %vpi_call 2 566 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "test.v";
    "simplest2.v";
    "Dflipflop.v";
    "Counter.v";
    "Mux2to1.v";
    "Ram_1.v";
    "Ram_8.v";
