Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May  3 14:00:31 2019
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 99 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.145        0.000                      0               149902        0.024        0.000                      0               149902        0.264        0.000                       0                 60883  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
ffclk0          {0.000 20.833}       41.667          24.000          
  clkfb         {0.000 20.833}       41.667          24.000          
  pclk          {0.000 50.000}       100.001         10.000          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             13.784        0.000                      0                 2685        0.044        0.000                      0                 2685        7.000        0.000                       0                   737  
  axihp_clk           0.528        0.000                      0                10210        0.046        0.000                      0                10210        0.267        0.000                       0                  3863  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.189        0.000                      0                 2158        0.138        0.000                      0                 2158        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     3  
  ddr3_mclk           0.312        0.000                      0                81474        0.044        0.000                      0                81474        1.590        0.000                       0                 32797  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                3.978        0.000                      0                 2745        0.044        0.000                      0                 2745        4.090        0.000                       0                  1349  
  xclk                0.145        0.000                      0                33108        0.036        0.000                      0                33108        0.875        0.000                       0                 13490  
ffclk0               40.985        0.000                      0                    1        0.220        0.000                      0                    1       10.833        0.000                       0                     3  
  clkfb                                                                                                                                                          10.966        0.000                       0                     2  
  pclk               42.840        0.000                      0                10899        0.024        0.000                      0                10899       49.090        0.000                       0                  5316  
gtrefclk              4.279        0.000                      0                   45        0.227        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                0.680        0.000                      0                  917        0.062        0.000                      0                  917        2.423        0.000                       0                   329  
txoutclk              0.997        0.000                      0                  232        0.111        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               4.908        0.000                      0                 4577        0.053        0.000                      0                 4577        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.276        0.000                      0                   23        0.247        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.154        0.000                      0                  146        1.424        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           3.036        0.000                      0                   76        0.026        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                2.885        0.000                      0                   23        0.786        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.502        0.000                      0                  469        0.342        0.000                      0                  469  
**async_default**  pclk               pclk                    89.168        0.000                      0                   20        0.419        0.000                      0                   20  
**async_default**  sclk               sclk                     6.503        0.000                      0                   16        0.410        0.000                      0                   16  
**async_default**  usrclk2            usrclk2                  6.887        0.000                      0                    7        0.617        0.000                      0                    7  
**async_default**  xclk               xclk                     0.566        0.000                      0                   72        0.270        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.784ns  (required time - arrival time)
  Source:                 mcntrl393_i/select_buf2rd_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_i/MAXIGP0RDATA[16]
                            (rising edge-triggered cell PS7 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.467ns (8.644%)  route 4.936ns (91.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.574     1.574    mcntrl393_i/axi_clk
    SLICE_X34Y151        FDRE                                         r  mcntrl393_i/select_buf2rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y151        FDRE (Prop_fdre_C_Q)         0.308     1.882 r  mcntrl393_i/select_buf2rd_reg/Q
                         net (fo=34, routed)          2.154     4.036    cmd_readback_i/lopt_1
    SLICE_X58Y155        LUT4 (Prop_lut4_I1_O)        0.053     4.089 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_45/O
                         net (fo=1, routed)           0.775     4.864    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[16]_1
    SLICE_X56Y159        LUT5 (Prop_lut5_I4_O)        0.053     4.917 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_45_1/O
                         net (fo=1, routed)           1.237     6.155    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[16]
    SLICE_X33Y159        LUT6 (Prop_lut6_I5_O)        0.053     6.208 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_45_2/O
                         net (fo=1, routed)           0.769     6.977    axird_rdata[16]
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0RDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.336    21.336    axi_aclk
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0ACLK
                         clock pessimism              0.010    21.346    
                         clock uncertainty           -0.035    21.311    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[16])
                                                     -0.550    20.761    ps7_i
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                 13.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axibram_read_i/raddr_i/inreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.549     0.549    axibram_read_i/raddr_i/axi_clk
    SLICE_X27Y140        FDRE                                         r  axibram_read_i/raddr_i/inreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_fdre_C_Q)         0.091     0.640 r  axibram_read_i/raddr_i/inreg_reg[22]/Q
                         net (fo=1, routed)           0.055     0.695    axibram_read_i/raddr_i/ram_reg_0_15_18_23/DIC0
    SLICE_X26Y140        RAMD32                                       r  axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.755     0.755    axibram_read_i/raddr_i/ram_reg_0_15_18_23/WCLK
    SLICE_X26Y140        RAMD32                                       r  axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.195     0.560    
    SLICE_X26Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.651    axibram_read_i/raddr_i/ram_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X2Y31    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/outreg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/hba_reset_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.937ns (17.214%)  route 4.506ns (82.786%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 11.715 - 6.667 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     3.904    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        1.572     5.596    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/hclk
    SLICE_X32Y159        FDRE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/outreg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y159        FDRE (Prop_fdre_C_Q)         0.282     5.878 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/outreg_reg[36]/Q
                         net (fo=2, routed)           0.564     6.442    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/wlast_out
    SLICE_X32Y158        LUT5 (Prop_lut5_I0_O)        0.153     6.595 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/write_in_progress_i_2/O
                         net (fo=3, routed)           0.469     7.064    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/write_in_progress_i_2_n_0
    SLICE_X32Y158        LUT5 (Prop_lut5_I0_O)        0.053     7.117 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/wdata_i/wburst[1]_i_1/O
                         net (fo=31, routed)          0.475     7.592    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/write_in_progress_reg[0]
    SLICE_X34Y155        LUT4 (Prop_lut4_I3_O)        0.053     7.645 r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/RAMB36E1_i_i_1__45/O
                         net (fo=55, routed)          0.427     8.071    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/bram_ren_0
    SLICE_X35Y151        LUT5 (Prop_lut5_I1_O)        0.053     8.124 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/RAMB36E1_i_i_8__3/O
                         net (fo=4, routed)           0.853     8.977    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/data_in[5]
    SLICE_X34Y140        LUT4 (Prop_lut4_I0_O)        0.053     9.030 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/pgm_ad[17]_i_3/O
                         net (fo=2, routed)           0.319     9.349    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/pgm_ad[17]_i_3_n_0
    SLICE_X34Y139        LUT3 (Prop_lut3_I0_O)        0.056     9.405 f  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/hba_reset_cntr[8]_i_5/O
                         net (fo=2, routed)           0.238     9.644    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/hba_reset_cntr[8]_i_5_n_0
    SLICE_X35Y140        LUT6 (Prop_lut6_I0_O)        0.168     9.812 r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/hba_reset_cntr[8]_i_4/O
                         net (fo=12, routed)          0.718    10.529    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/set_hba_rst
    SLICE_X49Y140        LUT5 (Prop_lut5_I4_O)        0.066    10.595 r  sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i/hba_reset_cntr[8]_i_1/O
                         net (fo=9, routed)           0.444    11.039    sata_top/ahci_top_i/axi_ahci_regs_i/axibram_read_i_n_92
    SLICE_X48Y140        FDRE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/hba_reset_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672     8.339    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.422 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    10.333    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.446 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        1.269    11.715    sata_top/ahci_top_i/axi_ahci_regs_i/hclk
    SLICE_X48Y140        FDRE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/hba_reset_cntr_reg[2]/C
                         clock pessimism              0.255    11.970    
                         clock uncertainty           -0.071    11.898    
    SLICE_X48Y140        FDRE (Setup_fdre_C_CE)      -0.331    11.567    sata_top/ahci_top_i/axi_ahci_regs_i/hba_reset_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.215%)  route 0.107ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.478    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        0.630     2.134    mult_saxi_wr_i/fifo_same_clock_i/hclk
    SLICE_X28Y186        FDRE                                         r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y186        FDRE (Prop_fdre_C_Q)         0.100     2.234 r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[18]/Q
                         net (fo=1, routed)           0.107     2.341    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/DIA0
    SLICE_X26Y186        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.782    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        0.853     2.665    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/WCLK
    SLICE_X26Y186        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.501     2.164    
    SLICE_X26Y186        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.295    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X36Y156       sata_top/ahci_top_i/axi_ahci_regs_i/axibram_write_i/waddr_i/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X38Y117       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/oserdes_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.308ns (7.689%)  route 3.698ns (92.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 8.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.715     3.861    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/CLK
    SLICE_X96Y134        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134        FDRE (Prop_fdre_C_Q)         0.308     4.169 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/Q
                         net (fo=786, routed)         3.698     7.867    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/tin
    OLOGIC_X1Y126        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/oserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.724     8.630    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/psincdec_reg_0
    OLOGIC_X1Y126        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/oserdes_i/CLKDIV
                         clock pessimism              0.256     8.886    
                         clock uncertainty           -0.085     8.801    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745     8.056    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dm_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_pre_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.991%)  route 0.064ns (35.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.269     1.422    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/psincdec_reg
    SLICE_X118Y117       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_pre_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y117       FDRE (Prop_fdre_C_Q)         0.118     1.540 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_pre_reg[0]/Q
                         net (fo=2, routed)           0.064     1.604    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_pre[0]
    SLICE_X119Y117       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.305     1.737    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/psincdec_reg
    SLICE_X119Y117       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_reg[0]/C
                         clock pessimism             -0.304     1.433    
    SLICE_X119Y117       FDRE (Hold_fdre_C_D)         0.033     1.466    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[0].dq_i/dq_out_dly_i/fdly_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 mcntrl393_i/mcntrl_tiled_rw_chn2_i/need_r_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/scheduler16_i/sched_state_block[15].sched_state_reg[240]/CE
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.425ns  (logic 0.534ns (12.068%)  route 3.891ns (87.932%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 10.773 - 6.250 ) 
    Source Clock Delay      (SCD):    4.798ns = ( 6.048 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.387     6.048    mcntrl393_i/mcntrl_tiled_rw_chn2_i/clk
    SLICE_X73Y73         FDRE                                         r  mcntrl393_i/mcntrl_tiled_rw_chn2_i/need_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.269     6.317 f  mcntrl393_i/mcntrl_tiled_rw_chn2_i/need_r_reg/Q
                         net (fo=8, routed)           1.013     7.330    mcntrl393_i/mcntrl_tiled_rw_chn2_i/need_rq2
    SLICE_X99Y73         LUT2 (Prop_lut2_I0_O)        0.053     7.383 r  mcntrl393_i/mcntrl_tiled_rw_chn2_i/need_want_conf_d[2]_i_2/O
                         net (fo=2, routed)           0.560     7.944    mcntrl393_i/memctrl16_i/scheduler16_i/i_index_max_16/need_r_reg_2
    SLICE_X102Y73        LUT6 (Prop_lut6_I4_O)        0.053     7.997 f  mcntrl393_i/memctrl16_i/scheduler16_i/i_index_max_16/xlnx_opt_LUT_need_dly_reg[3]_srl6_i_1/O
                         net (fo=1, routed)           0.457     8.454    mcntrl393_i/memctrl16_i/scheduler16_i/i_index_max_16/xlnx_opt_cmd_seq_need_reg_4
    SLICE_X102Y73        LUT6 (Prop_lut6_I4_O)        0.053     8.507 f  mcntrl393_i/memctrl16_i/scheduler16_i/i_index_max_16/xlnx_opt_LUT_need_dly_reg[3]_srl6_i_1_5/O
                         net (fo=27, routed)          0.765     9.272    mcntrl393_i/memctrl16_i/scheduler16_i/cmd_seq_need_reg
    SLICE_X100Y70        LUT4 (Prop_lut4_I2_O)        0.053     9.325 r  mcntrl393_i/memctrl16_i/scheduler16_i/need_want_conf_d[15]_i_1/O
                         net (fo=2, routed)           0.608     9.933    mcntrl393_i/memctrl16_i/scheduler16_i/need_want_conf_d0[15]
    SLICE_X106Y70        LUT5 (Prop_lut5_I1_O)        0.053     9.986 r  mcntrl393_i/memctrl16_i/scheduler16_i/xlnx_opt_LUT_sched_state_block[15].sched_state_reg[240]_CE_cooolgate_en_gate_391/O
                         net (fo=16, routed)          0.487    10.473    mcntrl393_i/memctrl16_i/scheduler16_i/sched_state_block[15].sched_state_reg[240]_CE_cooolgate_en_sig_74
    SLICE_X106Y66        FDRE                                         r  mcntrl393_i/memctrl16_i/scheduler16_i/sched_state_block[15].sched_state_reg[240]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.346    10.773    mcntrl393_i/memctrl16_i/scheduler16_i/psincdec_reg
    SLICE_X106Y66        FDRE                                         r  mcntrl393_i/memctrl16_i/scheduler16_i/sched_state_block[15].sched_state_reg[240]/C
                         clock pessimism              0.316    11.089    
                         clock uncertainty           -0.085    11.004    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.219    10.785    mcntrl393_i/memctrl16_i/scheduler16_i/sched_state_block[15].sched_state_reg[240]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/inreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 3.529 - 1.250 ) 
    Source Clock Delay      (SCD):    1.793ns = ( 3.043 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       0.578     3.043    compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/mclk
    SLICE_X13Y69         FDRE                                         r  compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/inreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.100     3.143 r  compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/inreg_reg[6]/Q
                         net (fo=1, routed)           0.106     3.249    compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/DIA0
    SLICE_X16Y69         RAMD32                                       r  compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       0.777     3.529    compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/WCLK
    SLICE_X16Y69         RAMD32                                       r  compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/RAMA/CLK
                         clock pessimism             -0.455     3.074    
    SLICE_X16Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.205    compressor393_i/status_router8_i/status_router4_4567_i/status_router2_top_i/fifo_in0_i/ram_reg_0_15_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y35     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X90Y171    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/C_ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X106Y79    sensors393_i/sensor_channel_block[1].sensor_channel_i/sensor_i2c_io_i/sensor_i2c_i/fifo_same_clock_i2c_rdata_i/ram_reg_0_15_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        3.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 timing393_i/camsync393_i/ts_incoming_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/ts_rcv_sec_chn1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.404ns (6.794%)  route 5.542ns (93.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           2.009     3.904    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        1.380     5.404    timing393_i/camsync393_i/CLK
    SLICE_X57Y112        FDRE                                         r  timing393_i/camsync393_i/ts_incoming_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.246     5.650 r  timing393_i/camsync393_i/ts_incoming_reg/Q
                         net (fo=157, routed)         5.542    11.192    timing393_i/camsync393_i/timestamp_to_parallel_master_i/ts_incoming
    SLICE_X9Y86          LUT5 (Prop_lut5_I1_O)        0.158    11.350 r  timing393_i/camsync393_i/timestamp_to_parallel_master_i/ts_rcv_sec_chn1[4]_i_1/O
                         net (fo=1, routed)           0.000    11.350    timing393_i/camsync393_i/timestamp_to_parallel_master_i_n_171
    SLICE_X9Y86          FDRE                                         r  timing393_i/camsync393_i/ts_rcv_sec_chn1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672    11.672    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.755 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.911    13.666    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    13.779 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        1.345    15.124    timing393_i/camsync393_i/CLK
    SLICE_X9Y86          FDRE                                         r  timing393_i/camsync393_i/ts_rcv_sec_chn1_reg[4]/C
                         clock pessimism              0.245    15.369    
                         clock uncertainty           -0.075    15.294    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.035    15.329    timing393_i/camsync393_i/ts_rcv_sec_chn1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 event_logger_i/i_imu_timestamps/ts_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.771     1.478    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        0.580     2.084    event_logger_i/i_imu_timestamps/CLK
    SLICE_X27Y97         FDRE                                         r  event_logger_i/i_imu_timestamps/ts_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.091     2.175 r  event_logger_i/i_imu_timestamps/ts_data_r_reg[4]/Q
                         net (fo=1, routed)           0.055     2.230    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/DIC0
    SLICE_X26Y97         RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.840     1.782    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        0.781     2.593    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/WCLK
    SLICE_X26Y97         RAMD32                                       r  event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     2.095    
    SLICE_X26Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.186    event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7   clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X30Y99    event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X30Y101   event_logger_i/i_buf_xclk_mclk16/fifo_4x16_ram_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.509ns (37.696%)  route 2.494ns (62.304%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 9.474 - 4.167 ) 
    Source Clock Delay      (SCD):    5.668ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           2.009     3.904    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.644     5.668    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X22Y17         FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.308     5.976 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg[1]/Q
                         net (fo=67, routed)          0.830     6.806    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/k1_reg_n_0_[1]
    SLICE_X25Y15         LUT5 (Prop_lut5_I3_O)        0.053     6.859 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_11__0/O
                         net (fo=1, routed)           0.400     7.259    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[6]_i_11__0_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     7.583 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.583    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[6]_i_3_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.722 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15/O[0]
                         net (fo=2, routed)           0.419     8.141    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_15_n_7
    SLICE_X24Y18         LUT4 (Prop_lut4_I3_O)        0.155     8.296 f  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11__0/O
                         net (fo=3, routed)           0.368     8.663    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_11__0_n_0
    SLICE_X26Y20         LUT6 (Prop_lut6_I2_O)        0.053     8.716 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_3__1/O
                         net (fo=2, routed)           0.478     9.194    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2[10]_i_3__1_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     9.438 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[10]_i_1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.498 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[14]_i_1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     9.671 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]_i_1/CO[0]
                         net (fo=1, routed)           0.000     9.671    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/mm2[15]
    SLICE_X26Y19         FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672     5.839    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.922 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.911     7.833    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.946 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.528     9.474    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/xclk
    SLICE_X26Y19         FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]/C
                         clock pessimism              0.329     9.803    
                         clock uncertainty           -0.067     9.735    
    SLICE_X26Y19         FDRE (Setup_fdre_C_D)        0.081     9.816    compressor393_i/cmprs_channel_block[2].jp_channel_i/csconvert_i/i_csconvert18/y2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/imgsz4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.454%)  route 0.279ns (68.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.771     1.478    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.585     2.089    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/xclk
    SLICE_X13Y50         FDRE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/imgsz4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.100     2.189 r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/imgsz4_reg[11]/Q
                         net (fo=2, routed)           0.134     2.323    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/timestamp_fifo_i/imgsz4_reg__1[7]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.028     2.351 r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/timestamp_fifo_i/time_ram1_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.145     2.496    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/DIC1
    SLICE_X14Y48         RAMD32                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.840     1.782    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.858     2.670    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/WCLK
    SLICE_X14Y48         RAMD32                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.316     2.354    
    SLICE_X14Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.460    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_metadata_i/time_ram1_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X0Y11     compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X0Y0  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X86Y1     compressor393_i/cmprs_channel_block[2].jp_channel_i/dct2d8x8_chen_i/dct1d_chen_reorder_in_i/bufh_ram_reg_0_3_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X84Y33    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[1].fifo_same_clock_i/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       40.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.985ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.322ns (47.229%)  route 0.360ns (52.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 45.979 - 41.667 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.206     3.112    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.232 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.389     4.621    clocks393_i/clk_in
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.269     4.890 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.360     5.250    clocks393_i/test_clk_reg
    SLICE_X41Y111        LUT1 (Prop_lut1_I0_O)        0.053     5.303 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     5.303    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.102    44.596    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    44.709 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.270    45.979    clocks393_i/clk_in
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.309    46.288    
                         clock uncertainty           -0.035    46.252    
    SLICE_X41Y111        FDCE (Setup_fdce_C_D)        0.035    46.287    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         46.287    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 40.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.750%)  route 0.152ns (54.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.896     1.342    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.368 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.531     1.899    clocks393_i/clk_in
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.100     1.999 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.152     2.150    clocks393_i/test_clk_reg
    SLICE_X41Y111        LUT1 (Prop_lut1_I0_O)        0.028     2.178 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.178    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.967     1.488    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.518 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.737     2.255    clocks393_i/clk_in
    SLICE_X41Y111        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.356     1.899    
    SLICE_X41Y111        FDCE (Hold_fdce_C_D)         0.060     1.959    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.600         41.667      40.067     BUFGCTRL_X0Y8   PLLE2_ADV_i_i_1__0/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        41.667      10.966     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        20.833      10.833     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        20.833      10.833     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        41.667      10.966     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       42.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.840ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_lepton3_i/prst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/ODDR_i/CE
                            (falling edge-triggered cell ODDR clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (pclk fall@50.000ns - pclk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 0.373ns (5.536%)  route 6.365ns (94.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 57.936 - 50.000 ) 
    Source Clock Delay      (SCD):    8.071ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.206     3.112    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.232 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.609     4.841    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.929 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633     6.562    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.682 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        1.389     8.071    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_lepton3_i/clk1x
    SLICE_X90Y130        FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_lepton3_i/prst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.308     8.379 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_lepton3_i/prst_r_reg/Q
                         net (fo=4, routed)           1.417     9.796    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/vospi_segment_61_i/vospi_packet_80_i/prst_r
    SLICE_X103Y112       LUT3 (Prop_lut3_I0_O)        0.065     9.861 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/vospi_segment_61_i/vospi_packet_80_i/ODDR_i_i_1__0/O
                         net (fo=1, routed)           4.947    14.808    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/ce
    OLOGIC_X0Y11         ODDR                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/ODDR_i/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk fall edge)      50.000    50.000 f  
    Y12                                               0.000    50.000 f  ffclk0p (IN)
                         net (fo=0)                   0.000    50.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    50.827 f  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.102    52.929    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    53.042 f  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.476    54.518    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    54.601 f  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    56.151    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    56.264 f  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        1.672    57.936    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/clk1x
    OLOGIC_X0Y11         ODDR                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/ODDR_i/C
                         clock pessimism              0.418    58.354    
                         clock uncertainty           -0.166    58.188    
    OLOGIC_X0Y11         ODDR (Setup_oddr_C_CE)      -0.540    57.648    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_lepton3_i/spi_clk_i/ODDR_i
  -------------------------------------------------------------------
                         required time                         57.648    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 42.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/dF_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.265ns (67.345%)  route 0.128ns (32.655%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.896     1.342    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.368 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.603     1.971    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.021 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584     2.605    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.631 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        0.572     3.203    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/clk1x
    SLICE_X110Y149       FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/dF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y149       FDRE (Prop_fdre_C_Q)         0.100     3.303 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/dF_reg[5]/Q
                         net (fo=3, routed)           0.128     3.430    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/dF[5]
    SLICE_X111Y149       LUT2 (Prop_lut2_I0_O)        0.033     3.463 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r[7]_i_4__0/O
                         net (fo=1, routed)           0.000     3.463    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r[7]_i_4__0_n_0
    SLICE_X111Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.091     3.554 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.555    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[7]_i_1__0_n_0
    SLICE_X111Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.596 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.596    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[11]_i_1__0_n_7
    SLICE_X111Y150       FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.967     1.488    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.518 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.815     2.333    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.386 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651     3.037    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.067 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        0.878     3.945    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/clk1x
    SLICE_X111Y150       FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[8]/C
                         clock pessimism             -0.444     3.501    
    SLICE_X111Y150       FDRE (Hold_fdre_C_D)         0.071     3.572    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/i_fxy/F_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.001
Sources:            { clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         100.001     96.877     DSP48_X5Y68     sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.001     59.999     PLLE2_ADV_X0Y1  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         50.000      49.090     SLICE_X88Y169   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         50.000      49.090     SLICE_X58Y168   sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        4.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.375ns (17.977%)  route 1.711ns (82.023%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 8.106 - 6.666 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.564     1.564    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X60Y45         FDSE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDSE (Prop_fdse_C_Q)         0.269     1.833 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[3]/Q
                         net (fo=4, routed)           0.819     2.652    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[3]
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.053     2.705 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.417     3.123    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.053     3.176 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.475     3.650    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X59Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.440     8.106    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X59Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]/C
                         clock pessimism              0.102     8.208    
                         clock uncertainty           -0.035     8.173    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.244     7.929    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  4.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.157ns (54.539%)  route 0.131ns (45.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.452     0.452    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X60Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.091     0.543 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/Q
                         net (fo=3, routed)           0.131     0.674    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[4]
    SLICE_X60Y45         LUT6 (Prop_lut6_I5_O)        0.066     0.740 r  sata_top/ahci_sata_layers_i/phy/rst_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.740    sata_top/ahci_sata_layers_i/phy/rst_timer0[5]
    SLICE_X60Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.654     0.654    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X60Y45         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/C
                         clock pessimism             -0.202     0.452    
    SLICE_X60Y45         FDRE (Hold_fdre_C_D)         0.061     0.513    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y44        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X58Y44        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.248ns (21.870%)  route 4.458ns (78.130%))
  Logic Levels:           7  (LUT3=4 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 9.483 - 6.666 ) 
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.415     2.884    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/CLK
    RAMB36_X4Y25         RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.748     3.632 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/RAMB36E1_i/DOADO[8]
                         net (fo=5, routed)           1.178     4.810    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/p_1_in[2]
    SLICE_X60Y139        LUT6 (Prop_lut6_I3_O)        0.053     4.863 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_8/O
                         net (fo=2, routed)           0.391     5.254    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_8_n_0
    SLICE_X60Y140        LUT6 (Prop_lut6_I4_O)        0.053     5.307 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[15]_i_5/O
                         net (fo=7, routed)           0.432     5.739    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/data_in_r_reg[2]
    SLICE_X63Y140        LUT3 (Prop_lut3_I1_O)        0.065     5.804 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_10x8dec/decoding_table/is_prim_r[11]_i_3/O
                         net (fo=2, routed)           0.350     6.154    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/RAMB36E1_i_0
    SLICE_X61Y141        LUT6 (Prop_lut6_I5_O)        0.170     6.324 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r[16]_i_2/O
                         net (fo=4, routed)           0.317     6.640    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/is_prim_r_reg[16]
    SLICE_X60Y141        LUT3 (Prop_lut3_I2_O)        0.053     6.693 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/prealign_ram_reg_0_15_0_0_i_10/O
                         net (fo=9, routed)           0.431     7.124    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/RAMB36E1_i_0
    SLICE_X59Y141        LUT3 (Prop_lut3_I1_O)        0.053     7.177 f  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/msb_in_r_i_1/O
                         net (fo=2, routed)           1.091     8.268    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/msb_in_r_i_1_n_0
    SLICE_X42Y155        LUT3 (Prop_lut3_I0_O)        0.053     8.321 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/xlnx_opt_LUT_wen_reg[0]_CE_cooolgate_en_gate_1471/O
                         net (fo=6, routed)           0.269     8.590    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]_CE_cooolgate_en_sig_254
    SLICE_X41Y156        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.404     9.483    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X41Y156        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]/C
                         clock pessimism              0.066     9.549    
                         clock uncertainty           -0.035     9.514    
    SLICE_X41Y156        FDRE (Setup_fdre_C_CE)      -0.244     9.270    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/wen_reg[0]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/charisk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.737%)  route 0.129ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.525     1.077    sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/CLK
    SLICE_X60Y138        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/charisk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y138        FDRE (Prop_fdre_C_Q)         0.100     1.177 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/datascope_incoming_i/charisk_r_reg[0]/Q
                         net (fo=3, routed)           0.129     1.306    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/DIB0
    SLICE_X62Y139        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.733     1.326    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/WCLK
    SLICE_X62Y139        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.214     1.112    
    SLICE_X62Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.244    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X62Y143       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X58Y139       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.282ns (5.449%)  route 4.893ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 9.587 - 6.666 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.384     2.853    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X54Y137        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.282     3.135 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[9]/Q
                         net (fo=1, routed)           4.893     8.028    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRBWRADDR[1]
    RAMB36_X4Y2          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.508     9.587    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X4Y2          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKBWRCLK
                         clock pessimism              0.056     9.643    
                         clock uncertainty           -0.035     9.607    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.582     9.025    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.526     1.078    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/CLK
    SLICE_X55Y137        FDCE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.100     1.178 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[0]/Q
                         net (fo=1, routed)           0.081     1.259    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resync_out[0]
    SLICE_X54Y137        LUT3 (Prop_lut3_I2_O)        0.028     1.287 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.287    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r[0]_i_1_n_0
    SLICE_X54Y137        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.731     1.324    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X54Y137        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[0]/C
                         clock pessimism             -0.235     1.089    
    SLICE_X54Y137        FDRE (Hold_fdre_C_D)         0.087     1.176    sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDCE/C                  n/a            0.400         3.333       2.933      SLICE_X53Y137       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/data_out_reg[7]/C
High Pulse Width  Slow    FDPE/C                  n/a            0.350         3.333       2.983      SLICE_X68Y81        sata_top/ahci_sata_layers_i/phy/gtx_wrap/txelecidle_gtx_f_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/fifo_h2d_control_i/mem_wa_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 0.431ns (5.685%)  route 7.150ns (94.315%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 16.011 - 13.333 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.530     1.530    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.650 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.590     3.240    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X58Y43         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDCE (Prop_fdce_C_Q)         0.308     3.548 f  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.662     4.210    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.053     4.263 r  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         4.790     9.053    sata_top/ahci_top_i/ahci_ctrl_stat_i/sata_reset_done_r_reg[0]
    SLICE_X41Y142        LUT2 (Prop_lut2_I1_O)        0.070     9.123 r  sata_top/ahci_top_i/ahci_ctrl_stat_i/fill_ram[9]_i_1__0/O
                         net (fo=62, routed)          1.698    10.822    sata_top/ahci_sata_layers_i/fifo_h2d_control_i/SR[0]
    SLICE_X56Y147        FDRE                                         r  sata_top/ahci_sata_layers_i/fifo_h2d_control_i/mem_wa_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y42         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.300    14.633    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.746 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.265    16.011    sata_top/ahci_sata_layers_i/fifo_h2d_control_i/usrclk2_r_reg
    SLICE_X56Y147        FDRE                                         r  sata_top/ahci_sata_layers_i/fifo_h2d_control_i/mem_wa_reg[2]/C
                         clock pessimism              0.237    16.248    
                         clock uncertainty           -0.035    16.213    
    SLICE_X56Y147        FDRE (Setup_fdre_C_R)       -0.483    15.730    sata_top/ahci_sata_layers_i/fifo_h2d_control_i/mem_wa_reg[2]
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/rxdata_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.118ns (40.878%)  route 0.171ns (59.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.665     0.665    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.691 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.526     1.217    sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/usrclk2_r_reg
    SLICE_X58Y140        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/rxdata_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.118     1.335 r  sata_top/ahci_sata_layers_i/phy/oob_ctrl/oob/rxdata_reg[0]__0/Q
                         net (fo=2, routed)           0.171     1.506    sata_top/ahci_sata_layers_i/link/rxdata_reg[31]__0[0]
    SLICE_X57Y141        FDRE                                         r  sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.788     0.788    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.818 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.730     1.548    sata_top/ahci_sata_layers_i/link/usrclk2_r_reg
    SLICE_X57Y141        FDRE                                         r  sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[0]/C
                         clock pessimism             -0.135     1.413    
    SLICE_X57Y141        FDRE (Hold_fdre_C_D)         0.040     1.453    sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y24   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X32Y125  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo1_ram_reg_0_7_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X50Y140  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_resynchro/ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.308ns (23.022%)  route 1.030ns (76.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 6.145 - 2.500 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.644     3.790    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X118Y124       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y124       FDSE (Prop_fdse_C_Q)         0.308     4.098 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.030     5.128    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y100        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.739     6.145    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y100        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.288    
                         clock uncertainty           -0.205     6.083    
    OLOGIC_X1Y100        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.404    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[3].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.118ns (23.124%)  route 0.392ns (76.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.262     1.415    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X118Y124       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y124       FDSE (Prop_fdse_C_Q)         0.118     1.533 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.392     1.925    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y112        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.364     1.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/clk
    OLOGIC_X1Y112        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.577    
                         clock uncertainty            0.205     1.782    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.678    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/addr_block[7].cmda_addr_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.258ns  (logic 0.854ns (37.816%)  route 1.404ns (62.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 8.584 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 6.144 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.483     6.144    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/CLK
    RAMB36_X5Y21         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.748     6.892 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i/DOADO[12]
                         net (fo=1, routed)           0.758     7.650    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd0_word[12]
    SLICE_X94Y103        LUT4 (Prop_lut4_I0_O)        0.053     7.703 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[29]_i_2/O
                         net (fo=24, routed)          0.646     8.349    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd_word[12]
    SLICE_X94Y102        LUT6 (Prop_lut6_I2_O)        0.053     8.402 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[18]_i_1/O
                         net (fo=1, routed)           0.000     8.402    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a[3]
    SLICE_X94Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.678     8.584    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X94Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[18]/C
                         clock pessimism              0.143     8.727    
                         clock uncertainty           -0.205     8.522    
    SLICE_X94Y102        FDRE (Setup_fdre_C_D)        0.034     8.556    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[18]
  -------------------------------------------------------------------
                         required time                          8.556    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (58.027%)  route 0.066ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.775ns = ( 3.025 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       0.560     3.025    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/CLK
    SLICE_X105Y119       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.091     3.116 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[19]/Q
                         net (fo=2, routed)           0.066     3.182    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/D[3]
    SLICE_X104Y119       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.335     1.767    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X104Y119       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[3]/C
                         clock pessimism             -0.219     1.548    
                         clock uncertainty            0.205     1.753    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.004     1.757    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk fall@3.750ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.573ns (39.818%)  route 0.866ns (60.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 8.318 - 3.750 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.653     3.799    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/iserdes_mem_i/psincdec_reg
    ILOGIC_X1Y136        ISERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/iserdes_mem_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y136        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573     4.372 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[1].dq_i/iserdes_mem_i/iserdes_i/Q1
                         net (fo=1, routed)           0.866     5.238    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata[57]
    SLICE_X114Y136       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     5.187    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.270 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     6.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     6.927 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.391     8.318    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X114Y136       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.143     8.461    
                         clock uncertainty           -0.205     8.256    
    SLICE_X114Y136       FDRE (Setup_fdre_C_D)        0.018     8.274    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_rdata_r_reg[57]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  3.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk rise@1.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        0.332ns  (logic 0.218ns (65.607%)  route 0.114ns (34.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 6.113 - 1.250 ) 
    Source Clock Delay      (SCD):    3.581ns = ( 6.081 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.020 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     5.406 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.675     6.081    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X103Y107       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.218     6.299 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[1]/Q
                         net (fo=1, routed)           0.114     6.413    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1[1]
    SLICE_X102Y107       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.452     6.113    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X102Y107       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]/C
                         clock pessimism             -0.143     5.970    
                         clock uncertainty            0.205     6.175    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.212     6.387    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.387    
                         arrival time                           6.413    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.282ns (8.204%)  route 3.155ns (91.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.845 - 6.667 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     3.904    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        1.390     5.414    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X32Y110        FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.282     5.696 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=335, routed)         3.155     8.851    mult_saxi_wr_i/status_wr_i/rst[0]
    SLICE_X34Y167        FDCE                                         f  mult_saxi_wr_i/status_wr_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672     8.339    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.422 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    10.333    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.446 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        1.399    11.845    mult_saxi_wr_i/status_wr_i/hclk
    SLICE_X34Y167        FDCE                                         r  mult_saxi_wr_i/status_wr_i/in_reg_reg/C
                         clock pessimism              0.255    12.100    
                         clock uncertainty           -0.071    12.028    
    SLICE_X34Y167        FDCE (Recov_fdce_C_CLR)     -0.292    11.736    mult_saxi_wr_i/status_wr_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.107ns (14.691%)  route 0.621ns (85.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     1.478    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        0.532     2.036    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X32Y110        FDRE                                         r  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.107     2.143 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=335, routed)         0.621     2.764    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/regs_reg[1][0]
    SLICE_X31Y133        FDCE                                         f  sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     1.782    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3868, routed)        0.752     2.564    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/hclk
    SLICE_X31Y133        FDCE                                         r  sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg/C
                         clock pessimism             -0.481     2.083    
    SLICE_X31Y133        FDCE (Remov_fdce_C_CLR)     -0.105     1.978    sata_top/ahci_top_i/axi_ahci_regs_i/afi_cache_set_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.786    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        4.258ns  (logic 0.269ns (6.318%)  route 3.989ns (93.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 10.840 - 6.250 ) 
    Source Clock Delay      (SCD):    4.797ns = ( 6.047 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.386     6.047    sync_resets_i/mclk
    SLICE_X67Y135        FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.269     6.316 f  sync_resets_i/rst_early_master_reg_replica_5/Q
                         net (fo=121, routed)         3.989    10.305    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/rst[0]_repN_5_alias
    SLICE_X90Y158        FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       1.413    10.840    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/mclk
    SLICE_X90Y158        FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/in_reg_reg/C
                         clock pessimism              0.244    11.084    
                         clock uncertainty           -0.085    10.999    
    SLICE_X90Y158        FDCE (Recov_fdce_C_CLR)     -0.192    10.807    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/trig_soft_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[40]/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.087%)  route 0.161ns (63.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 3.655 - 1.250 ) 
    Source Clock Delay      (SCD):    1.889ns = ( 3.139 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       0.674     3.139    sync_resets_i/mclk
    SLICE_X113Y164       FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y164       FDRE (Prop_fdre_C_Q)         0.091     3.230 f  sync_resets_i/rst_early_master_reg_replica_3/Q
                         net (fo=223, routed)         0.161     3.391    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/rst[0]_repN_3_alias
    SLICE_X112Y158       FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=32795, routed)       0.903     3.655    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/mclk
    SLICE_X112Y158       FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[40]/C
                         clock pessimism             -0.499     3.156    
    SLICE_X112Y158       FDCE (Remov_fdce_C_CLR)     -0.107     3.049    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/cmd_deser_lens_i/i_cmd_deser_multi/deser_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       89.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.168ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.001ns  (pclk rise@100.001ns - pclk rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 0.414ns (4.012%)  route 9.904ns (95.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.662ns = ( 107.662 - 100.001 ) 
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.324ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.206     3.112    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.232 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.609     4.841    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.929 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633     6.562    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.682 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        1.391     8.073    sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X35Y109        FDRE                                         r  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.246     8.319 f  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=57, routed)          7.014    15.332    sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/Q[0]
    SLICE_X86Y157        LUT2 (Prop_lut2_I0_O)        0.168    15.500 f  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/sr[0]_i_1__25/O
                         net (fo=100, routed)         2.891    18.391    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/prsts_24
    SLICE_X85Y174        FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)     100.001   100.001 r  
    Y12                                               0.000   100.001 r  ffclk0p (IN)
                         net (fo=0)                   0.000   100.001    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827   100.827 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.102   102.929    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113   103.042 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           1.476   104.518    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   104.601 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550   106.151    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   106.264 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        1.398   107.662    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/clk1x
    SLICE_X85Y174        FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.428   108.091    
                         clock uncertainty           -0.166   107.925    
    SLICE_X85Y174        FDCE (Recov_fdce_C_CLR)     -0.366   107.559    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                        107.559    
                         arrival time                         -18.391    
  -------------------------------------------------------------------
                         slack                                 89.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock pclk  {rise@0.000ns fall@50.000ns period=100.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.370%)  route 0.256ns (66.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.820ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.896     1.342    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.368 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.603     1.971    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.021 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584     2.605    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.631 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        0.551     3.182    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/clk1x
    SLICE_X79Y95         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDRE (Prop_fdre_C_Q)         0.100     3.282 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.107     3.389    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X80Y95         LUT1 (Prop_lut1_I0_O)        0.028     3.417 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__2/O
                         net (fo=2, routed)           0.148     3.565    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X82Y94         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.967     1.488    clocks393_i_n_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.518 r  PLLE2_ADV_i_i_1__0/O
                         net (fo=2, routed)           0.815     2.333    clocks393_i/dual_clock_pclk_i/pll_base_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.386 r  clocks393_i/dual_clock_pclk_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651     3.037    clocks393_i/dual_clock_pclk_i/clk1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.067 r  clocks393_i/dual_clock_pclk_i/clk1x_i/O
                         net (fo=5314, routed)        0.753     3.820    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/clk1x
    SLICE_X82Y94         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.604     3.216    
    SLICE_X82Y94         FDCE (Remov_fdce_C_CLR)     -0.069     3.147    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        6.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_trig_r_mclk0/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.322ns (10.333%)  route 2.794ns (89.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           2.009     3.904    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        1.389     5.413    sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X53Y103        FDRE                                         r  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.269     5.682 f  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=1, routed)           0.445     6.127    sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/crst
    SLICE_X53Y103        LUT2 (Prop_lut2_I0_O)        0.053     6.180 f  sync_resets_i/rst_block[3].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__121/O
                         net (fo=17, routed)          2.349     8.529    timing393_i/camsync393_i/i_trig_r_mclk0/regs_reg[1]
    SLICE_X70Y119        FDCE                                         f  timing393_i/camsync393_i/i_trig_r_mclk0/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672    11.672    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.755 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.911    13.666    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    13.779 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        1.266    15.045    timing393_i/camsync393_i/i_trig_r_mclk0/CLK
    SLICE_X70Y119        FDCE                                         r  timing393_i/camsync393_i/i_trig_r_mclk0/in_reg_reg/C
                         clock pessimism              0.255    15.300    
                         clock uncertainty           -0.075    15.225    
    SLICE_X70Y119        FDCE (Recov_fdce_C_CLR)     -0.192    15.033    timing393_i/camsync393_i/i_trig_r_mclk0/in_reg_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.091ns (28.947%)  route 0.223ns (71.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.771     1.478    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        0.579     2.083    sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X25Y95         FDRE                                         r  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.091     2.174 f  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=3, routed)           0.223     2.397    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/rst[0]
    SLICE_X24Y95         FDCE                                         f  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.840     1.782    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1347, routed)        0.780     2.592    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/CLK
    SLICE_X24Y95         FDCE                                         r  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/C
                         clock pessimism             -0.498     2.094    
    SLICE_X24Y95         FDCE (Remov_fdce_C_CLR)     -0.107     1.987    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.361ns (6.047%)  route 5.608ns (93.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 16.150 - 13.333 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.530     1.530    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.650 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.590     3.240    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X58Y43         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDCE (Prop_fdce_C_Q)         0.308     3.548 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.662     4.210    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X58Y43         LUT3 (Prop_lut3_I2_O)        0.053     4.263 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         4.947     9.210    sata_top/ahci_sata_layers_i/dbg_was_link5_i/sata_reset_done_r_reg[0]
    SLICE_X41Y157        FDCE                                         f  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X59Y42         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.300    14.633    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.746 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.404    16.150    sata_top/ahci_sata_layers_i/dbg_was_link5_i/usrclk2_r_reg
    SLICE_X41Y157        FDCE                                         r  sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg/C
                         clock pessimism              0.237    16.387    
                         clock uncertainty           -0.035    16.352    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    16.097    sata_top/ahci_sata_layers_i/dbg_was_link5_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.097    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  6.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.155ns (26.792%)  route 0.424ns (73.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.665     0.665    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.691 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.520     1.211    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X41Y125        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.091     1.302 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.204     1.506    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X37Y125        LUT2 (Prop_lut2_I0_O)        0.064     1.570 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.219     1.790    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X42Y126        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X59Y42         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.788     0.788    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.818 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.724     1.542    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X42Y126        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism             -0.319     1.223    
    SLICE_X42Y126        FDCE (Remov_fdce_C_CLR)     -0.050     1.173    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.617    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.308ns (9.171%)  route 3.051ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 9.410 - 4.167 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.807     1.807    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.895 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           2.009     3.904    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.024 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.394     5.418    sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X52Y51         FDRE                                         r  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.308     5.726 f  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=116, routed)         3.051     8.777    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/Q[0]
    SLICE_X69Y24         FDCE                                         f  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.672     5.839    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.922 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.911     7.833    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.946 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       1.464     9.410    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/xclk
    SLICE_X69Y24         FDCE                                         r  compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg/C
                         clock pessimism              0.255     9.665    
                         clock uncertainty           -0.067     9.597    
    SLICE_X69Y24         FDCE (Recov_fdce_C_CLR)     -0.255     9.342    compressor393_i/cmprs_channel_block[1].jp_channel_i/cmprs_frame_sync_i/frame_started_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          9.342    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.118ns (25.149%)  route 0.351ns (74.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.657     0.657    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.707 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.771     1.478    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.504 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.545     2.049    sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pwrdwn_clk_reg[0]
    SLICE_X52Y51         FDRE                                         r  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.118     2.167 f  sync_resets_i/rst_block[2].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[1]/Q
                         net (fo=116, routed)         0.351     2.518    compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/Q[0]
    SLICE_X43Y48         FDCE                                         f  compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.889     0.889    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.942 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.840     1.782    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.812 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13488, routed)       0.821     2.633    compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/xclk
    SLICE_X43Y48         FDCE                                         r  compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/in_reg_reg/C
                         clock pessimism             -0.316     2.317    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.069     2.248    compressor393_i/cmprs_channel_block[3].jp_channel_i/eof_written_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.270    





