# do run.do
# 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:56 on Apr 14,2024
# vlog -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling module top
# ** Error: (vlog-13069) ../lab01_testbench-interface/top.sv(68): near "top": syntax error, unexpected end of source code.
# End time: 21:25:56 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 21
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -timescale "1ps/1ps" -work work       -f sources.txt"
#     invoked from within
# "if {$compile_on || [batch_mode] == 0} {
#   vlib work
#   vlog -sv -timescale "1ps/1ps" -work work       -f sources.txt
#   #vlog -sv -timescale "1ps/1ps" -..."
# do run.do 10 10 0 0 INC_INC
# 0
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top 
# Start time: 21:25:59 on Apr 14,2024
# ** Error: (vsim-3170) Could not find 'top'.
#         Searched libraries:
#             C:/Users/claud/OneDrive/Desktop/TSC2024NEW/TSC2024NEW/sim/work
# Error loading design
# End time: 21:25:59 on Apr 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
