static void b43_radio_2064_channel_setup(struct b43_wldev *dev)\r\n{\r\nu16 save[2];\r\nb43_radio_set(dev, 0x09d, 0x4);\r\nb43_radio_write(dev, 0x09e, 0xf);\r\nb43_radio_write(dev, 0x02a, 0xb);\r\nb43_radio_maskset(dev, 0x030, ~0x3, 0xa);\r\nb43_radio_maskset(dev, 0x091, ~0x3, 0);\r\nb43_radio_maskset(dev, 0x038, ~0xf, 0x7);\r\nb43_radio_maskset(dev, 0x030, ~0xc, 0x8);\r\nb43_radio_maskset(dev, 0x05e, ~0xf, 0x8);\r\nb43_radio_maskset(dev, 0x05e, ~0xf0, 0x80);\r\nb43_radio_write(dev, 0x06c, 0x80);\r\nsave[0] = b43_radio_read(dev, 0x044);\r\nsave[1] = b43_radio_read(dev, 0x12b);\r\nb43_radio_set(dev, 0x044, 0x7);\r\nb43_radio_set(dev, 0x12b, 0xe);\r\nb43_radio_write(dev, 0x040, 0xfb);\r\nb43_radio_write(dev, 0x041, 0x9a);\r\nb43_radio_write(dev, 0x042, 0xa3);\r\nb43_radio_write(dev, 0x043, 0x0c);\r\nb43_radio_set(dev, 0x044, 0x0c);\r\nudelay(1);\r\nb43_radio_write(dev, 0x044, save[0]);\r\nb43_radio_write(dev, 0x12b, save[1]);\r\nif (dev->phy.rev == 1) {\r\nb43_radio_write(dev, 0x038, 0x0);\r\nb43_radio_write(dev, 0x091, 0x7);\r\n}\r\n}\r\nstatic void b43_radio_2064_init(struct b43_wldev *dev)\r\n{\r\nif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\r\nb43_radio_write(dev, 0x09c, 0x0020);\r\nb43_radio_write(dev, 0x105, 0x0008);\r\n} else {\r\n}\r\nb43_radio_write(dev, 0x032, 0x0062);\r\nb43_radio_write(dev, 0x033, 0x0019);\r\nb43_radio_write(dev, 0x090, 0x0010);\r\nb43_radio_write(dev, 0x010, 0x0000);\r\nif (dev->phy.rev == 1) {\r\nb43_radio_write(dev, 0x060, 0x007f);\r\nb43_radio_write(dev, 0x061, 0x0072);\r\nb43_radio_write(dev, 0x062, 0x007f);\r\n}\r\nb43_radio_write(dev, 0x01d, 0x0002);\r\nb43_radio_write(dev, 0x01e, 0x0006);\r\nb43_phy_write(dev, 0x4ea, 0x4688);\r\nb43_phy_maskset(dev, 0x4eb, ~0x7, 0x2);\r\nb43_phy_mask(dev, 0x4eb, ~0x01c0);\r\nb43_phy_maskset(dev, 0x46a, 0xff00, 0x19);\r\nb43_lcntab_write(dev, B43_LCNTAB16(0x00, 0x55), 0);\r\nb43_radio_mask(dev, 0x05b, (u16) ~0xff02);\r\nb43_radio_set(dev, 0x004, 0x40);\r\nb43_radio_set(dev, 0x120, 0x10);\r\nb43_radio_set(dev, 0x078, 0x80);\r\nb43_radio_set(dev, 0x129, 0x2);\r\nb43_radio_set(dev, 0x057, 0x1);\r\nb43_radio_set(dev, 0x05b, 0x2);\r\nb43_radio_read(dev, 0x05c);\r\nb43_radio_mask(dev, 0x05b, (u16) ~0xff02);\r\nb43_radio_mask(dev, 0x057, (u16) ~0xff01);\r\nb43_phy_write(dev, 0x933, 0x2d6b);\r\nb43_phy_write(dev, 0x934, 0x2d6b);\r\nb43_phy_write(dev, 0x935, 0x2d6b);\r\nb43_phy_write(dev, 0x936, 0x2d6b);\r\nb43_phy_write(dev, 0x937, 0x016b);\r\nb43_radio_mask(dev, 0x057, (u16) ~0xff02);\r\nb43_radio_write(dev, 0x0c2, 0x006f);\r\n}\r\nstatic void b43_phy_lcn_afe_set_unset(struct b43_wldev *dev)\r\n{\r\nu16 afe_ctl2 = b43_phy_read(dev, B43_PHY_LCN_AFE_CTL2);\r\nu16 afe_ctl1 = b43_phy_read(dev, B43_PHY_LCN_AFE_CTL1);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2 | 0x1);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1 | 0x1);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2 & ~0x1);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1 & ~0x1);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2);\r\nb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1);\r\n}\r\nstatic u16 b43_phy_lcn_get_pa_gain(struct b43_wldev *dev)\r\n{\r\nreturn (b43_phy_read(dev, 0x4fb) & 0x7f00) >> 8;\r\n}\r\nstatic void b43_phy_lcn_set_dac_gain(struct b43_wldev *dev, u16 dac_gain)\r\n{\r\nu16 dac_ctrl;\r\ndac_ctrl = b43_phy_read(dev, 0x439);\r\ndac_ctrl = dac_ctrl & 0xc7f;\r\ndac_ctrl = dac_ctrl | (dac_gain << 7);\r\nb43_phy_maskset(dev, 0x439, ~0xfff, dac_ctrl);\r\n}\r\nstatic void b43_phy_lcn_set_bbmult(struct b43_wldev *dev, u8 m0)\r\n{\r\nb43_lcntab_write(dev, B43_LCNTAB16(0x00, 0x57), m0 << 8);\r\n}\r\nstatic void b43_phy_lcn_clear_tx_power_offsets(struct b43_wldev *dev)\r\n{\r\nu8 i;\r\nif (1) {\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_ADDR, (0x7 << 10) | 0x340);\r\nfor (i = 0; i < 30; i++) {\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_DATAHI, 0);\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_DATALO, 0);\r\n}\r\n}\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_ADDR, (0x7 << 10) | 0x80);\r\nfor (i = 0; i < 64; i++) {\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_DATAHI, 0);\r\nb43_phy_write(dev, B43_PHY_LCN_TABLE_DATALO, 0);\r\n}\r\n}\r\nstatic void b43_phy_lcn_rev0_baseband_init(struct b43_wldev *dev)\r\n{\r\nb43_radio_write(dev, 0x11c, 0);\r\nb43_phy_write(dev, 0x43b, 0);\r\nb43_phy_write(dev, 0x43c, 0);\r\nb43_phy_write(dev, 0x44c, 0);\r\nb43_phy_write(dev, 0x4e6, 0);\r\nb43_phy_write(dev, 0x4f9, 0);\r\nb43_phy_write(dev, 0x4b0, 0);\r\nb43_phy_write(dev, 0x938, 0);\r\nb43_phy_write(dev, 0x4b0, 0);\r\nb43_phy_write(dev, 0x44e, 0);\r\nb43_phy_set(dev, 0x567, 0x03);\r\nb43_phy_set(dev, 0x44a, 0x44);\r\nb43_phy_write(dev, 0x44a, 0x80);\r\nif (!(dev->dev->bus_sprom->boardflags_lo & B43_BFL_FEM))\r\n;\r\nb43_phy_maskset(dev, 0x634, ~0xff, 0xc);\r\nif (dev->dev->bus_sprom->boardflags_lo & B43_BFL_FEM) {\r\nb43_phy_maskset(dev, 0x634, ~0xff, 0xa);\r\nb43_phy_write(dev, 0x910, 0x1);\r\n}\r\nb43_phy_write(dev, 0x910, 0x1);\r\nb43_phy_maskset(dev, 0x448, ~0x300, 0x100);\r\nb43_phy_maskset(dev, 0x608, ~0xff, 0x17);\r\nb43_phy_maskset(dev, 0x604, ~0x7ff, 0x3ea);\r\n}\r\nstatic void b43_phy_lcn_bu_tweaks(struct b43_wldev *dev)\r\n{\r\nb43_phy_set(dev, 0x805, 0x1);\r\nb43_phy_maskset(dev, 0x42f, ~0x7, 0x3);\r\nb43_phy_maskset(dev, 0x030, ~0x7, 0x3);\r\nb43_phy_write(dev, 0x414, 0x1e10);\r\nb43_phy_write(dev, 0x415, 0x0640);\r\nb43_phy_maskset(dev, 0x4df, (u16) ~0xff00, 0xf700);\r\nb43_phy_set(dev, 0x44a, 0x44);\r\nb43_phy_write(dev, 0x44a, 0x80);\r\nb43_phy_maskset(dev, 0x434, ~0xff, 0xfd);\r\nb43_phy_maskset(dev, 0x420, ~0xff, 0x10);\r\nif (dev->dev->bus_sprom->board_rev >= 0x1204)\r\nb43_radio_set(dev, 0x09b, 0xf0);\r\nb43_phy_write(dev, 0x7d6, 0x0902);\r\nb43_phy_maskset(dev, 0x429, ~0xf, 0x9);\r\nb43_phy_maskset(dev, 0x429, ~(0x3f << 4), 0xe << 4);\r\nif (dev->phy.rev == 1) {\r\nb43_phy_maskset(dev, 0x423, ~0xff, 0x46);\r\nb43_phy_maskset(dev, 0x411, ~0xff, 1);\r\nb43_phy_set(dev, 0x434, 0xff);\r\nb43_phy_maskset(dev, 0x656, ~0xf, 2);\r\nb43_phy_set(dev, 0x44d, 4);\r\nb43_radio_set(dev, 0x0f7, 0x4);\r\nb43_radio_mask(dev, 0x0f1, ~0x3);\r\nb43_radio_maskset(dev, 0x0f2, ~0xf8, 0x90);\r\nb43_radio_maskset(dev, 0x0f3, ~0x3, 0x2);\r\nb43_radio_maskset(dev, 0x0f3, ~0xf0, 0xa0);\r\nb43_radio_set(dev, 0x11f, 0x2);\r\nb43_phy_lcn_clear_tx_power_offsets(dev);\r\n}\r\n}\r\nstatic void b43_phy_lcn_sense_setup(struct b43_wldev *dev,\r\nenum lcn_sense_type sense_type)\r\n{\r\nu8 auxpga_vmidcourse, auxpga_vmidfine, auxpga_gain;\r\nu16 auxpga_vmid;\r\nu8 tx_pwr_idx;\r\nu8 i;\r\nu16 save_radio_regs[6][2] = {\r\n{ 0x007, 0 }, { 0x0ff, 0 }, { 0x11f, 0 }, { 0x005, 0 },\r\n{ 0x025, 0 }, { 0x112, 0 },\r\n};\r\nu16 save_phy_regs[14][2] = {\r\n{ 0x503, 0 }, { 0x4a4, 0 }, { 0x4d0, 0 }, { 0x4d9, 0 },\r\n{ 0x4da, 0 }, { 0x4a6, 0 }, { 0x938, 0 }, { 0x939, 0 },\r\n{ 0x4d8, 0 }, { 0x4d0, 0 }, { 0x4d7, 0 }, { 0x4a5, 0 },\r\n{ 0x40d, 0 }, { 0x4a2, 0 },\r\n};\r\nu16 save_radio_4a4;\r\nmsleep(1);\r\nfor (i = 0; i < 6; i++)\r\nsave_radio_regs[i][1] = b43_radio_read(dev,\r\nsave_radio_regs[i][0]);\r\nfor (i = 0; i < 14; i++)\r\nsave_phy_regs[i][1] = b43_phy_read(dev, save_phy_regs[i][0]);\r\nb43_mac_suspend(dev);\r\nsave_radio_4a4 = b43_radio_read(dev, 0x4a4);\r\ntx_pwr_idx = dev->phy.lcn->tx_pwr_curr_idx;\r\nb43_radio_set(dev, 0x007, 0x1);\r\nb43_radio_set(dev, 0x0ff, 0x10);\r\nb43_radio_set(dev, 0x11f, 0x4);\r\nb43_phy_mask(dev, 0x503, ~0x1);\r\nb43_phy_mask(dev, 0x503, ~0x4);\r\nb43_phy_mask(dev, 0x4a4, ~0x4000);\r\nb43_phy_mask(dev, 0x4a4, (u16) ~0x8000);\r\nb43_phy_mask(dev, 0x4d0, ~0x20);\r\nb43_phy_set(dev, 0x4a5, 0xff);\r\nb43_phy_maskset(dev, 0x4a5, ~0x7000, 0x5000);\r\nb43_phy_mask(dev, 0x4a5, ~0x700);\r\nb43_phy_maskset(dev, 0x40d, ~0xff, 64);\r\nb43_phy_maskset(dev, 0x40d, ~0x700, 0x600);\r\nb43_phy_maskset(dev, 0x4a2, ~0xff, 64);\r\nb43_phy_maskset(dev, 0x4a2, ~0x700, 0x600);\r\nb43_phy_maskset(dev, 0x4d9, ~0x70, 0x20);\r\nb43_phy_maskset(dev, 0x4d9, ~0x700, 0x300);\r\nb43_phy_maskset(dev, 0x4d9, ~0x7000, 0x1000);\r\nb43_phy_mask(dev, 0x4da, ~0x1000);\r\nb43_phy_set(dev, 0x4da, 0x2000);\r\nb43_phy_set(dev, 0x4a6, 0x8000);\r\nb43_radio_write(dev, 0x025, 0xc);\r\nb43_radio_set(dev, 0x005, 0x8);\r\nb43_phy_set(dev, 0x938, 0x4);\r\nb43_phy_set(dev, 0x939, 0x4);\r\nb43_phy_set(dev, 0x4a4, 0x1000);\r\nb43_lcntab_write(dev, B43_LCNTAB16(0x8, 0x6), 0x640);\r\nswitch (sense_type) {\r\ncase B43_SENSE_TEMP:\r\nb43_phy_set(dev, 0x4d7, 0x8);\r\nb43_phy_maskset(dev, 0x4d7, ~0x7000, 0x1000);\r\nauxpga_vmidcourse = 8;\r\nauxpga_vmidfine = 0x4;\r\nauxpga_gain = 2;\r\nb43_radio_set(dev, 0x082, 0x20);\r\nbreak;\r\ncase B43_SENSE_VBAT:\r\nb43_phy_set(dev, 0x4d7, 0x8);\r\nb43_phy_maskset(dev, 0x4d7, ~0x7000, 0x3000);\r\nauxpga_vmidcourse = 7;\r\nauxpga_vmidfine = 0xa;\r\nauxpga_gain = 2;\r\nbreak;\r\n}\r\nauxpga_vmid = (0x200 | (auxpga_vmidcourse << 4) | auxpga_vmidfine);\r\nb43_phy_set(dev, 0x4d8, 0x1);\r\nb43_phy_maskset(dev, 0x4d8, ~(0x3ff << 2), auxpga_vmid << 2);\r\nb43_phy_set(dev, 0x4d8, 0x2);\r\nb43_phy_maskset(dev, 0x4d8, ~(0x7 << 12), auxpga_gain << 12);\r\nb43_phy_set(dev, 0x4d0, 0x20);\r\nb43_radio_write(dev, 0x112, 0x6);\r\nb43_dummy_transmission(dev, true, false);\r\nif (!(b43_phy_read(dev, 0x476) & 0x8000))\r\nudelay(10);\r\nfor (i = 0; i < 6; i++)\r\nb43_radio_write(dev, save_radio_regs[i][0],\r\nsave_radio_regs[i][1]);\r\nfor (i = 0; i < 14; i++)\r\nb43_phy_write(dev, save_phy_regs[i][0], save_phy_regs[i][1]);\r\nb43_radio_write(dev, 0x4a4, save_radio_4a4);\r\nb43_mac_enable(dev);\r\nmsleep(1);\r\n}\r\nstatic bool b43_phy_lcn_load_tx_iir_cck_filter(struct b43_wldev *dev,\r\nu8 filter_type)\r\n{\r\nint i, j;\r\nu16 phy_regs[] = { 0x910, 0x91e, 0x91f, 0x924, 0x925, 0x926, 0x920,\r\n0x921, 0x927, 0x928, 0x929, 0x922, 0x923, 0x930,\r\n0x931, 0x932 };\r\nstruct lcn_tx_iir_filter tx_iir_filters_cck[] = {\r\n{ 0, { 1, 415, 1874, 64, 128, 64, 792, 1656, 64, 128, 64, 778,\r\n1582, 64, 128, 64 } },\r\n{ 1, { 1, 402, 1847, 259, 59, 259, 671, 1794, 68, 54, 68, 608,\r\n1863, 93, 167, 93 } },\r\n{ 2, { 1, 415, 1874, 64, 128, 64, 792, 1656, 192, 384, 192,\r\n778, 1582, 64, 128, 64 } },\r\n{ 3, { 1, 302, 1841, 129, 258, 129, 658, 1720, 205, 410, 205,\r\n754, 1760, 170, 340, 170 } },\r\n{ 20, { 1, 360, 1884, 242, 1734, 242, 752, 1720, 205, 1845, 205,\r\n767, 1760, 256, 185, 256 } },\r\n{ 21, { 1, 360, 1884, 149, 1874, 149, 752, 1720, 205, 1883, 205,\r\n767, 1760, 256, 273, 256 } },\r\n{ 22, { 1, 360, 1884, 98, 1948, 98, 752, 1720, 205, 1924, 205,\r\n767, 1760, 256, 352, 256 } },\r\n{ 23, { 1, 350, 1884, 116, 1966, 116, 752, 1720, 205, 2008, 205,\r\n767, 1760, 128, 233, 128 } },\r\n{ 24, { 1, 325, 1884, 32, 40, 32, 756, 1720, 256, 471, 256, 766,\r\n1760, 256, 1881, 256 } },\r\n{ 25, { 1, 299, 1884, 51, 64, 51, 736, 1720, 256, 471, 256, 765,\r\n1760, 262, 1878, 262 } },\r\n{ 26, { 1, 277, 1943, 39, 117, 88, 637, 1838, 64, 192, 144, 614,\r\n1864, 128, 384, 288 } },\r\n{ 27, { 1, 245, 1943, 49, 147, 110, 626, 1838, 256, 768, 576,\r\n613, 1864, 128, 384, 288 } },\r\n{ 30, { 1, 302, 1841, 61, 122, 61, 658, 1720, 205, 410, 205,\r\n754, 1760, 170, 340, 170 } },\r\n};\r\nfor (i = 0; i < ARRAY_SIZE(tx_iir_filters_cck); i++) {\r\nif (tx_iir_filters_cck[i].type == filter_type) {\r\nfor (j = 0; j < 16; j++)\r\nb43_phy_write(dev, phy_regs[j],\r\ntx_iir_filters_cck[i].values[j]);\r\nreturn true;\r\n}\r\n}\r\nreturn false;\r\n}\r\nstatic bool b43_phy_lcn_load_tx_iir_ofdm_filter(struct b43_wldev *dev,\r\nu8 filter_type)\r\n{\r\nint i, j;\r\nu16 phy_regs[] = { 0x90f, 0x900, 0x901, 0x906, 0x907, 0x908, 0x902,\r\n0x903, 0x909, 0x90a, 0x90b, 0x904, 0x905, 0x90c,\r\n0x90d, 0x90e };\r\nstruct lcn_tx_iir_filter tx_iir_filters_ofdm[] = {\r\n{ 0, { 0, 0xa2, 0x0, 0x100, 0x100, 0x0, 0x0, 0x0, 0x100, 0x0,\r\n0x0, 0x278, 0xfea0, 0x80, 0x100, 0x80 } },\r\n{ 1, { 0, 374, 0xFF79, 16, 32, 16, 799, 0xFE74, 50, 32, 50, 750,\r\n0xFE2B, 212, 0xFFCE, 212 } },\r\n{ 2, { 0, 375, 0xFF16, 37, 76, 37, 799, 0xFE74, 32, 20, 32, 748,\r\n0xFEF2, 128, 0xFFE2, 128 } },\r\n};\r\nfor (i = 0; i < ARRAY_SIZE(tx_iir_filters_ofdm); i++) {\r\nif (tx_iir_filters_ofdm[i].type == filter_type) {\r\nfor (j = 0; j < 16; j++)\r\nb43_phy_write(dev, phy_regs[j],\r\ntx_iir_filters_ofdm[i].values[j]);\r\nreturn true;\r\n}\r\n}\r\nreturn false;\r\n}\r\nstatic void b43_phy_lcn_set_tx_gain_override(struct b43_wldev *dev, bool enable)\r\n{\r\nb43_phy_maskset(dev, 0x4b0, ~(0x1 << 7), enable << 7);\r\nb43_phy_maskset(dev, 0x4b0, ~(0x1 << 14), enable << 14);\r\nb43_phy_maskset(dev, 0x43b, ~(0x1 << 6), enable << 6);\r\n}\r\nstatic void b43_phy_lcn_set_tx_gain(struct b43_wldev *dev,\r\nstruct lcn_tx_gains *target_gains)\r\n{\r\nu16 pa_gain = b43_phy_lcn_get_pa_gain(dev);\r\nb43_phy_write(dev, 0x4b5,\r\n(target_gains->gm_gain | (target_gains->pga_gain << 8)));\r\nb43_phy_maskset(dev, 0x4fb, ~0x7fff,\r\n(target_gains->pad_gain | (pa_gain << 8)));\r\nb43_phy_write(dev, 0x4fc,\r\n(target_gains->gm_gain | (target_gains->pga_gain << 8)));\r\nb43_phy_maskset(dev, 0x4fd, ~0x7fff,\r\n(target_gains->pad_gain | (pa_gain << 8)));\r\nb43_phy_lcn_set_dac_gain(dev, target_gains->dac_gain);\r\nb43_phy_lcn_set_tx_gain_override(dev, true);\r\n}\r\nstatic void b43_phy_lcn_tx_pwr_ctl_init(struct b43_wldev *dev)\r\n{\r\nstruct lcn_tx_gains tx_gains;\r\nu8 bbmult;\r\nb43_mac_suspend(dev);\r\nif (!dev->phy.lcn->hw_pwr_ctl_capable) {\r\nif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\r\ntx_gains.gm_gain = 4;\r\ntx_gains.pga_gain = 12;\r\ntx_gains.pad_gain = 12;\r\ntx_gains.dac_gain = 0;\r\nbbmult = 150;\r\n} else {\r\ntx_gains.gm_gain = 7;\r\ntx_gains.pga_gain = 15;\r\ntx_gains.pad_gain = 14;\r\ntx_gains.dac_gain = 0;\r\nbbmult = 150;\r\n}\r\nb43_phy_lcn_set_tx_gain(dev, &tx_gains);\r\nb43_phy_lcn_set_bbmult(dev, bbmult);\r\nb43_phy_lcn_sense_setup(dev, B43_SENSE_TEMP);\r\n} else {\r\nb43err(dev->wl, "TX power control not supported for this HW\n");\r\n}\r\nb43_mac_enable(dev);\r\n}\r\nstatic void b43_phy_lcn_txrx_spur_avoidance_mode(struct b43_wldev *dev,\r\nbool enable)\r\n{\r\nif (enable) {\r\nb43_phy_write(dev, 0x942, 0x7);\r\nb43_phy_write(dev, 0x93b, ((1 << 13) + 23));\r\nb43_phy_write(dev, 0x93c, ((1 << 13) + 1989));\r\nb43_phy_write(dev, 0x44a, 0x084);\r\nb43_phy_write(dev, 0x44a, 0x080);\r\nb43_phy_write(dev, 0x6d3, 0x2222);\r\nb43_phy_write(dev, 0x6d3, 0x2220);\r\n} else {\r\nb43_phy_write(dev, 0x942, 0x0);\r\nb43_phy_write(dev, 0x93b, ((0 << 13) + 23));\r\nb43_phy_write(dev, 0x93c, ((0 << 13) + 1989));\r\n}\r\nb43_mac_switch_freq(dev, enable);\r\n}\r\nstatic void b43_phy_lcn_set_channel_tweaks(struct b43_wldev *dev, int channel)\r\n{\r\nstruct bcma_drv_cc *cc = &dev->dev->bdev->bus->drv_cc;\r\nb43_phy_maskset(dev, 0x448, ~0x300, (channel == 14) ? 0x200 : 0x100);\r\nif (channel == 1 || channel == 2 || channel == 3 || channel == 4 ||\r\nchannel == 9 || channel == 10 || channel == 11 || channel == 12) {\r\nbcma_chipco_pll_write(cc, 0x2, 0x03000c04);\r\nbcma_chipco_pll_maskset(cc, 0x3, 0x00ffffff, 0x0);\r\nbcma_chipco_pll_write(cc, 0x4, 0x200005c0);\r\nbcma_cc_set32(cc, BCMA_CC_PMU_CTL, 0x400);\r\nb43_phy_write(dev, 0x942, 0);\r\nb43_phy_lcn_txrx_spur_avoidance_mode(dev, false);\r\nb43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1b00);\r\nb43_phy_write(dev, 0x425, 0x5907);\r\n} else {\r\nbcma_chipco_pll_write(cc, 0x2, 0x03140c04);\r\nbcma_chipco_pll_maskset(cc, 0x3, 0x00ffffff, 0x333333);\r\nbcma_chipco_pll_write(cc, 0x4, 0x202c2820);\r\nbcma_cc_set32(cc, BCMA_CC_PMU_CTL, 0x400);\r\nb43_phy_write(dev, 0x942, 0);\r\nb43_phy_lcn_txrx_spur_avoidance_mode(dev, true);\r\nb43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1f00);\r\nb43_phy_write(dev, 0x425, 0x590a);\r\n}\r\nb43_phy_set(dev, 0x44a, 0x44);\r\nb43_phy_write(dev, 0x44a, 0x80);\r\n}\r\nstatic int b43_phy_lcn_set_channel(struct b43_wldev *dev,\r\nstruct ieee80211_channel *channel,\r\nenum nl80211_channel_type channel_type)\r\n{\r\nstatic const u16 sfo_cfg[14][2] = {\r\n{965, 1087}, {967, 1085}, {969, 1082}, {971, 1080}, {973, 1078},\r\n{975, 1076}, {977, 1073}, {979, 1071}, {981, 1069}, {983, 1067},\r\n{985, 1065}, {987, 1063}, {989, 1060}, {994, 1055},\r\n};\r\nb43_phy_lcn_set_channel_tweaks(dev, channel->hw_value);\r\nb43_phy_set(dev, 0x44a, 0x44);\r\nb43_phy_write(dev, 0x44a, 0x80);\r\nb43_radio_2064_channel_setup(dev);\r\nmdelay(1);\r\nb43_phy_lcn_afe_set_unset(dev);\r\nb43_phy_write(dev, 0x657, sfo_cfg[channel->hw_value - 1][0]);\r\nb43_phy_write(dev, 0x658, sfo_cfg[channel->hw_value - 1][1]);\r\nif (channel->hw_value == 14) {\r\nb43_phy_maskset(dev, 0x448, ~(0x3 << 8), (2) << 8);\r\nb43_phy_lcn_load_tx_iir_cck_filter(dev, 3);\r\n} else {\r\nb43_phy_maskset(dev, 0x448, ~(0x3 << 8), (1) << 8);\r\nb43_phy_lcn_load_tx_iir_cck_filter(dev, 25);\r\n}\r\nb43_phy_lcn_load_tx_iir_ofdm_filter(dev, 0);\r\nb43_phy_maskset(dev, 0x4eb, ~(0x7 << 3), 0x1 << 3);\r\nreturn 0;\r\n}\r\nstatic int b43_phy_lcn_op_allocate(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy_lcn *phy_lcn;\r\nphy_lcn = kzalloc(sizeof(*phy_lcn), GFP_KERNEL);\r\nif (!phy_lcn)\r\nreturn -ENOMEM;\r\ndev->phy.lcn = phy_lcn;\r\nreturn 0;\r\n}\r\nstatic void b43_phy_lcn_op_free(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nstruct b43_phy_lcn *phy_lcn = phy->lcn;\r\nkfree(phy_lcn);\r\nphy->lcn = NULL;\r\n}\r\nstatic void b43_phy_lcn_op_prepare_structs(struct b43_wldev *dev)\r\n{\r\nstruct b43_phy *phy = &dev->phy;\r\nstruct b43_phy_lcn *phy_lcn = phy->lcn;\r\nmemset(phy_lcn, 0, sizeof(*phy_lcn));\r\n}\r\nstatic int b43_phy_lcn_op_init(struct b43_wldev *dev)\r\n{\r\nstruct bcma_drv_cc *cc = &dev->dev->bdev->bus->drv_cc;\r\nb43_phy_set(dev, 0x44a, 0x80);\r\nb43_phy_mask(dev, 0x44a, 0x7f);\r\nb43_phy_set(dev, 0x6d1, 0x80);\r\nb43_phy_write(dev, 0x6d0, 0x7);\r\nb43_phy_lcn_afe_set_unset(dev);\r\nb43_phy_write(dev, 0x60a, 0xa0);\r\nb43_phy_write(dev, 0x46a, 0x19);\r\nb43_phy_maskset(dev, 0x663, 0xFF00, 0x64);\r\nb43_phy_lcn_tables_init(dev);\r\nb43_phy_lcn_rev0_baseband_init(dev);\r\nb43_phy_lcn_bu_tweaks(dev);\r\nif (dev->phy.radio_ver == 0x2064)\r\nb43_radio_2064_init(dev);\r\nelse\r\nB43_WARN_ON(1);\r\nif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)\r\nb43_phy_lcn_tx_pwr_ctl_init(dev);\r\nb43_switch_channel(dev, dev->phy.channel);\r\nbcma_chipco_regctl_maskset(cc, 0, 0xf, 0x9);\r\nbcma_chipco_chipctl_maskset(cc, 0, 0, 0x03cddddd);\r\nb43_phy_set(dev, 0x448, 0x4000);\r\nudelay(100);\r\nb43_phy_mask(dev, 0x448, ~0x4000);\r\nreturn 0;\r\n}\r\nstatic void b43_phy_lcn_op_software_rfkill(struct b43_wldev *dev,\r\nbool blocked)\r\n{\r\nif (b43_read32(dev, B43_MMIO_MACCTL) & B43_MACCTL_ENABLED)\r\nb43err(dev->wl, "MAC not suspended\n");\r\nif (blocked) {\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL2, ~0x7c00);\r\nb43_phy_set(dev, B43_PHY_LCN_RF_CTL1, 0x1f00);\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL5, ~0x7f00);\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL4, ~0x2);\r\nb43_phy_set(dev, B43_PHY_LCN_RF_CTL3, 0x808);\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL7, ~0x8);\r\nb43_phy_set(dev, B43_PHY_LCN_RF_CTL6, 0x8);\r\n} else {\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL1, ~0x1f00);\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL3, ~0x808);\r\nb43_phy_mask(dev, B43_PHY_LCN_RF_CTL6, ~0x8);\r\n}\r\n}\r\nstatic void b43_phy_lcn_op_switch_analog(struct b43_wldev *dev, bool on)\r\n{\r\nif (on) {\r\nb43_phy_mask(dev, B43_PHY_LCN_AFE_CTL1, ~0x7);\r\n} else {\r\nb43_phy_set(dev, B43_PHY_LCN_AFE_CTL2, 0x7);\r\nb43_phy_set(dev, B43_PHY_LCN_AFE_CTL1, 0x7);\r\n}\r\n}\r\nstatic int b43_phy_lcn_op_switch_channel(struct b43_wldev *dev,\r\nunsigned int new_channel)\r\n{\r\nstruct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan;\r\nenum nl80211_channel_type channel_type =\r\ncfg80211_get_chandef_type(&dev->wl->hw->conf.chandef);\r\nif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\r\nif ((new_channel < 1) || (new_channel > 14))\r\nreturn -EINVAL;\r\n} else {\r\nreturn -EINVAL;\r\n}\r\nreturn b43_phy_lcn_set_channel(dev, channel, channel_type);\r\n}\r\nstatic unsigned int b43_phy_lcn_op_get_default_chan(struct b43_wldev *dev)\r\n{\r\nif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)\r\nreturn 1;\r\nreturn 36;\r\n}\r\nstatic enum b43_txpwr_result\r\nb43_phy_lcn_op_recalc_txpower(struct b43_wldev *dev, bool ignore_tssi)\r\n{\r\nreturn B43_TXPWR_RES_DONE;\r\n}\r\nstatic void b43_phy_lcn_op_adjust_txpower(struct b43_wldev *dev)\r\n{\r\n}\r\nstatic void b43_phy_lcn_op_maskset(struct b43_wldev *dev, u16 reg, u16 mask,\r\nu16 set)\r\n{\r\nb43_write16f(dev, B43_MMIO_PHY_CONTROL, reg);\r\nb43_write16(dev, B43_MMIO_PHY_DATA,\r\n(b43_read16(dev, B43_MMIO_PHY_DATA) & mask) | set);\r\n}\r\nstatic u16 b43_phy_lcn_op_radio_read(struct b43_wldev *dev, u16 reg)\r\n{\r\nreg |= 0x200;\r\nb43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);\r\nreturn b43_read16(dev, B43_MMIO_RADIO24_DATA);\r\n}\r\nstatic void b43_phy_lcn_op_radio_write(struct b43_wldev *dev, u16 reg,\r\nu16 value)\r\n{\r\nb43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);\r\nb43_write16(dev, B43_MMIO_RADIO24_DATA, value);\r\n}
