$date
	Sat Oct 12 15:59:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter6b_tb $end
$var wire 6 ! out [5:0] $end
$var reg 1 " clock $end
$var reg 1 # clr $end
$var reg 1 $ dis $end
$var reg 1 % enable $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 $ dis $end
$var wire 1 % enable $end
$var wire 1 & off $end
$var wire 1 ' on $end
$var wire 5 ( t [4:0] $end
$var wire 6 ) out [5:0] $end
$scope module b0 $end
$var wire 1 ' T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 * nT $end
$var wire 1 + nq $end
$var wire 1 , w1a $end
$var wire 1 - w1b $end
$var wire 1 . w2 $end
$var wire 1 / q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 . d $end
$var wire 1 0 en $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$scope module b1 $end
$var wire 1 1 T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 2 nT $end
$var wire 1 3 nq $end
$var wire 1 4 w1a $end
$var wire 1 5 w1b $end
$var wire 1 6 w2 $end
$var wire 1 7 q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 6 d $end
$var wire 1 8 en $end
$var reg 1 7 q $end
$upscope $end
$upscope $end
$scope module b2 $end
$var wire 1 9 T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 : nT $end
$var wire 1 ; nq $end
$var wire 1 < w1a $end
$var wire 1 = w1b $end
$var wire 1 > w2 $end
$var wire 1 ? q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 > d $end
$var wire 1 @ en $end
$var reg 1 ? q $end
$upscope $end
$upscope $end
$scope module b3 $end
$var wire 1 A T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 B nT $end
$var wire 1 C nq $end
$var wire 1 D w1a $end
$var wire 1 E w1b $end
$var wire 1 F w2 $end
$var wire 1 G q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 F d $end
$var wire 1 H en $end
$var reg 1 G q $end
$upscope $end
$upscope $end
$scope module b4 $end
$var wire 1 I T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 J nT $end
$var wire 1 K nq $end
$var wire 1 L w1a $end
$var wire 1 M w1b $end
$var wire 1 N w2 $end
$var wire 1 O q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 N d $end
$var wire 1 P en $end
$var reg 1 O q $end
$upscope $end
$upscope $end
$scope module b5 $end
$var wire 1 Q T $end
$var wire 1 " clock $end
$var wire 1 # clr $end
$var wire 1 R nT $end
$var wire 1 S nq $end
$var wire 1 T w1a $end
$var wire 1 U w1b $end
$var wire 1 V w2 $end
$var wire 1 W q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 V d $end
$var wire 1 X en $end
$var reg 1 W q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1X
0W
0V
0U
0T
1S
1R
0Q
1P
0O
0N
0M
0L
1K
1J
0I
1H
0G
0F
0E
0D
1C
1B
0A
1@
0?
0>
0=
0<
1;
1:
09
18
07
06
05
04
13
12
01
10
0/
1.
1-
0,
1+
0*
b0 )
b0 (
1'
0&
1%
0$
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
16
02
15
0.
11
0-
b1 (
0+
b1 !
b1 )
1/
1"
#40
0"
#50
0>
14
1:
0=
12
16
09
1.
01
05
1-
b0 (
03
1+
17
b10 !
b10 )
0/
1"
#60
0"
#70
1>
06
0:
1=
04
19
02
0.
11
0-
b11 (
0+
b11 !
b11 )
1/
1"
#80
0"
#90
0F
1<
1B
0E
1:
12
1>
0A
06
09
1.
01
0=
05
1-
b0 (
0;
13
1+
1?
07
b100 !
b100 )
0/
1"
#100
0"
#110
16
02
15
0.
11
0-
b1 (
0+
b101 !
b101 )
1/
1"
#120
0"
#130
0F
1>
1B
0E
1<
0A
14
1:
12
16
09
1.
01
05
1-
b0 (
03
1+
17
b110 !
b110 )
0/
1"
#140
0"
#150
1F
0>
0B
1E
0<
1A
06
0:
04
19
02
0.
11
0-
b111 (
0+
b111 !
b111 )
1/
1"
#160
0"
#170
0N
1D
1J
0M
1B
1:
12
1F
0I
0>
0A
06
09
1.
01
0E
0=
05
1-
b0 (
0C
1;
13
1+
1G
0?
07
b1000 !
b1000 )
0/
1"
#180
0"
#190
16
02
15
0.
11
0-
b1 (
0+
b1001 !
b1001 )
1/
1"
#200
0"
#210
0>
14
1:
0=
12
16
09
1.
01
05
1-
b0 (
03
1+
17
b1010 !
b1010 )
0/
1"
#220
0"
#230
1>
06
0:
1=
04
19
02
0.
11
0-
b11 (
0+
b1011 !
b1011 )
1/
1"
#240
0"
#250
0N
1F
1J
0M
1D
0I
1<
1B
1:
12
1>
0A
06
09
1.
01
0=
05
1-
b0 (
0;
13
1+
1?
07
b1100 !
b1100 )
0/
1"
#260
0"
#270
16
02
15
0.
11
0-
b1 (
0+
b1101 !
b1101 )
1/
1"
#280
0"
#290
0N
1F
1J
0M
1D
0I
1>
1B
1<
0A
14
1:
12
16
09
1.
01
05
1-
b0 (
03
1+
17
b1110 !
b1110 )
0/
1"
#300
0"
#310
1N
0F
0J
1M
0D
1I
0>
0B
0<
1A
06
0:
04
19
02
0.
11
0-
b1111 (
0+
b1111 !
b1111 )
1/
1"
#320
0"
#330
0V
1L
1R
0U
1J
1B
1:
12
1N
0Q
0F
0I
0>
0A
06
09
1.
01
0M
0E
0=
05
1-
b0 (
0K
1C
1;
13
1+
1O
0G
0?
07
b10000 !
b10000 )
0/
1"
#340
0"
#350
16
02
15
0.
11
0-
b1 (
0+
b10001 !
b10001 )
1/
1"
#360
0"
#370
0>
14
1:
0=
12
16
09
1.
01
05
1-
b0 (
03
1+
17
b10010 !
b10010 )
0/
1"
#380
0"
#390
1>
06
0:
1=
04
19
02
0.
11
0-
b11 (
0+
b10011 !
b10011 )
1/
1"
#400
0"
#410
0F
1<
1B
0E
1:
12
1>
0A
06
09
1.
01
0=
05
1-
b0 (
0;
13
1+
1?
07
b10100 !
b10100 )
0/
1"
#420
0"
#430
16
02
15
0.
11
0-
b1 (
0+
b10101 !
b10101 )
1/
1"
#440
06
12
05
1.
01
1,
1&
b0 (
1*
0'
0"
1$
0%
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#540
16
02
15
0.
11
0,
b1 (
0*
1'
0&
0"
0$
1%
#550
0F
1>
1B
0E
14
1<
0A
12
1:
1.
01
16
09
1-
05
b0 (
1+
03
0/
b10110 !
b10110 )
17
1"
#560
0"
#570
1F
0>
0B
1E
0<
1A
06
0:
04
19
02
0.
11
0-
b111 (
0+
b10111 !
b10111 )
1/
1"
#580
0"
#590
0V
1R
0U
1N
1D
0Q
1L
12
1:
1B
1J
1.
01
06
09
0>
0A
1F
0I
1-
05
0=
0E
b0 (
1+
13
1;
0C
0/
07
0?
b11000 !
b11000 )
1G
1"
#600
0"
#610
16
02
15
0.
11
0-
b1 (
0+
b11001 !
b11001 )
1/
1"
#620
0"
#630
14
0>
12
1:
0=
1.
01
16
09
1-
05
b0 (
1+
03
0/
b11010 !
b11010 )
17
1"
#640
0N
0F
06
0L
1K
0D
1C
04
13
0O
0G
b0 !
b0 )
07
0"
1#
#650
1"
#660
0"
0#
