"C:/Efinity/2021.1/bin/efx_map" --project "LED_Blink_Test" --write-efx-verilog "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/outflow/LED_Blink_Test.map.v" --write-premap-module "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/outflow/LED_Blink_Test.elab.vdb" --binary-db "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/LED_Blink_Test.vdb" --device "T85F324" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/work_syn" --output-dir "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/outflow" --project-xml "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test/LED_Blink_Test.xml" --I "G:/Harit/Harit/1_Project Resources/Sparrow/Project documents/HARDWARE/FPGA/Programming/fpga codes/2_LED_Blink_Test_seq/LED_Blink_Test"