#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 20 11:13:50 2019
# Process ID: 14148
# Current directory: C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14012 C:\Users\gaura\Google\ECEC661\Zybo_projects\stack_processor\stack_processor.xpr
# Log file: C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/vivado.log
# Journal file: C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 772.176 ; gain = 180.191
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'splite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj splite_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.srcs/sources_1/ip/bram1032/sim/bram1032.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram1032
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj splite_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.srcs/sources_1/new/bus_ip_mem_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bus_ip_mem_bridge'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.srcs/sources_1/new/splite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'splite'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 684d402d94924f328ac1c2e65c3010c4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot splite_behav xil_defaultlib.splite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bus_ip_mem_bridge [bus_ip_mem_bridge_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.bram1032
Compiling architecture behavioral of entity xil_defaultlib.splite
Built simulation snapshot splite_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim/xsim.dir/splite_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 20 11:21:43 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 807.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "splite_behav -key {Behavioral:sim_1:Functional:splite} -tclbatch {splite.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source splite.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module splite.mm.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'splite_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 835.715 ; gain = 28.496
add_force {/splite/ck} -radix hex {1 0ns} {0 25ps} -repeat_every 50ps
add_force {/splite/run} -radix hex {0 0ns}
add_force {/splite/reset} -radix hex {1 0ns}
add_force {/splite/bus2mem_en} -radix hex {1 0ns}
add_force {/splite/bus2mem_we} -radix hex {0 0ns}
add_force {/splite/bus2mem_addr} -radix hex {0 0ns}
add_force {/splite/bus2mem_data_in} -radix hex {0 0ns}
run 50 ps
add_force {/splite/reset} -radix hex {0 0ns}
run 50 ps
add_force {/splite/bus2mem_data_in} -radix hex {1 0ns}
run 50 ps
add_force {/splite/bus2mem_addr} -radix hex {1 0ns}
add_force {/splite/bus2mem_data_in} -radix bin {00000000000000000000000001100100 0ns}
run 50 ps
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'splite' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj splite_vlog.prj"
"xvhdl --incr --relax -prj splite_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gaura/Google/ECEC661/Zybo_projects/stack_processor/stack_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 684d402d94924f328ac1c2e65c3010c4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot splite_behav xil_defaultlib.splite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module splite.mm.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 848.473 ; gain = 0.000
add_force {/splite/ck} -radix hex {1 0ns} {0 25ps} -repeat_every 50ps
force12
add_force {/splite/run} -radix hex {0 0ns}
force13
add_force {/splite/reset} -radix hex {1 0ns}
force14
add_force {/splite/bus2mem_en} -radix hex {1 0ns}
force15
add_force {/splite/bus2mem_we} -radix hex {0 0ns}
force16
add_force {/splite/bus2mem_addr} -radix hex {0 0ns}
force17
add_force {/splite/bus2mem_data_in} -radix hex {0 0ns}
force18
run 50 ps
add_force {/splite/reset} -radix hex {0 0ns}
force19
run 50 ps
add_force {/splite/bus2mem_data_in} -radix hex {1 0ns}
force20
run 50 ps
add_force {/splite/bus2mem_addr} -radix hex {1 0ns}
force21
add_force {/splite/bus2mem_data_in} -radix bin {00000000000000000000000001100100 0ns}
force22
run 50 ps
add_force {/splite/bus2mem_addr} -radix hex {2 0ns}
force23
add_force {/splite/bus2mem_data_in} -radix bin {00000000000000000000000000000001 0ns}
force24
run 50 ps
add_force {/splite/bus2mem_addr} -radix hex {3 0ns}
force25
add_force {/splite/bus2mem_data_in} -radix bin {00000000000000000000000011001000 0ns}
force26
run 50 ps
add_force {/splite/bus2mem_addr} -radix hex {4 0ns}
force27
add_force {/splite/bus2mem_data_in} -radix bin {00000000000000000000000011111111 0ns}
force28
run 50 ps
add_force {/splite/bus2mem_en} -radix hex {0 0ns}
force29
add_force {/splite/bus2mem_we} -radix hex {0 0ns}
force30
add_force {/splite/run} -radix hex {1 0ns}
force31
run 50 ps
add_force {/splite/bus2mem_en} -radix hex {1 0ns}
force32
add_force {/splite/bus2mem_we} -radix hex {0 0ns}
force33
add_force {/splite/bus2mem_addr} -radix bin {0010000000 0ns}
force34
run 50 ps
add_force {/splite/bus2mem_addr} -radix bin {0010000001 0ns}
force35
run 50 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 11:53:47 2019...
