Analysis & Synthesis report for box
Sun May  8 19:17:48 2016
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May  8 19:17:48 2016     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; box                                       ;
; Top-level Entity Name              ; box                                       ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 932                                       ;
;     Total combinational functions  ; 921                                       ;
;     Dedicated logic registers      ; 162                                       ;
; Total registers                    ; 162                                       ;
; Total pins                         ; 51                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; box                ; box                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+---------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type       ; File Name with Absolute Path                                 ; Library ;
+---------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------+---------+
; box.vhd                                                 ; yes             ; User VHDL File  ; /mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd        ;         ;
; VGAdrive.vhd                                            ; yes             ; User VHDL File  ; /mnt/export/home/tyokota/cs232/finalFinal/box/VGAdrive.vhd   ;         ;
; /export/home/tyokota/cs232/finalFinal/box/decdriver.vhd ; yes             ; User VHDL File  ; /export/home/tyokota/cs232/finalFinal/box/decdriver.vhd      ;         ;
; decdriver2.vhd                                          ; yes             ; User VHDL File  ; /mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd ;         ;
+---------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 932   ;
;                                             ;       ;
; Total combinational functions               ; 921   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 490   ;
;     -- 3 input functions                    ; 287   ;
;     -- <=2 input functions                  ; 144   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 783   ;
;     -- arithmetic mode                      ; 138   ;
;                                             ;       ;
; Total registers                             ; 162   ;
;     -- Dedicated logic registers            ; 162   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 51    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 162   ;
; Total fan-out                               ; 3639  ;
; Average fan-out                             ; 3.21  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                  ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; |box                        ; 921 (787)         ; 162 (140)    ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |box                        ;              ;
;    |VGAdrive:VGA|           ; 54 (54)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |box|VGAdrive:VGA           ;              ;
;    |decdriver2:SegDisplay2| ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |box|decdriver2:SegDisplay2 ;              ;
;    |decdriver:SegDisplay1|  ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |box|decdriver:SegDisplay1  ;              ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; decdriver:SegDisplay1|result1[0]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[1]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[2]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[3]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[4]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[5]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result1[6]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result2[0]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result2[3]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result2[4]                    ; GND                 ; yes                    ;
; decdriver:SegDisplay1|result2[5]                    ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[0]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[1]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[2]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[3]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[4]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[5]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result1[6]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result2[0]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result2[3]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result2[4]                   ; GND                 ; yes                    ;
; decdriver2:SegDisplay2|result2[5]                   ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; xPos[0]                                ; Stuck at VCC due to stuck port data_in ;
; yPos[0]                                ; Stuck at VCC due to stuck port data_in ;
; VGAdrive:VGA|horizontal[0]             ; Merged with VGAdrive:VGA|column[0]     ;
; VGAdrive:VGA|horizontal[1]             ; Merged with VGAdrive:VGA|column[1]     ;
; VGAdrive:VGA|horizontal[2]             ; Merged with VGAdrive:VGA|column[2]     ;
; VGAdrive:VGA|horizontal[3]             ; Merged with VGAdrive:VGA|column[3]     ;
; VGAdrive:VGA|horizontal[4]             ; Merged with VGAdrive:VGA|column[4]     ;
; VGAdrive:VGA|horizontal[5]             ; Merged with VGAdrive:VGA|column[5]     ;
; VGAdrive:VGA|horizontal[6]             ; Merged with VGAdrive:VGA|column[6]     ;
; VGAdrive:VGA|horizontal[7]             ; Merged with VGAdrive:VGA|column[7]     ;
; VGAdrive:VGA|horizontal[8]             ; Merged with VGAdrive:VGA|column[8]     ;
; VGAdrive:VGA|horizontal[9]             ; Merged with VGAdrive:VGA|column[9]     ;
; VGAdrive:VGA|vertical[0]               ; Merged with VGAdrive:VGA|row[0]        ;
; VGAdrive:VGA|vertical[1]               ; Merged with VGAdrive:VGA|row[1]        ;
; VGAdrive:VGA|vertical[2]               ; Merged with VGAdrive:VGA|row[2]        ;
; VGAdrive:VGA|vertical[3]               ; Merged with VGAdrive:VGA|row[3]        ;
; VGAdrive:VGA|vertical[4]               ; Merged with VGAdrive:VGA|row[4]        ;
; VGAdrive:VGA|vertical[5]               ; Merged with VGAdrive:VGA|row[5]        ;
; VGAdrive:VGA|vertical[6]               ; Merged with VGAdrive:VGA|row[6]        ;
; VGAdrive:VGA|vertical[7]               ; Merged with VGAdrive:VGA|row[7]        ;
; VGAdrive:VGA|vertical[8]               ; Merged with VGAdrive:VGA|row[8]        ;
; VGAdrive:VGA|vertical[9]               ; Merged with VGAdrive:VGA|row[9]        ;
; green[0]                               ; Stuck at GND due to stuck port data_in ;
; drawn2                                 ; Merged with line2                      ;
; drawn3                                 ; Merged with line3                      ;
; drawn4                                 ; Merged with line4                      ;
; drawn5                                 ; Merged with line5                      ;
; drawn6                                 ; Merged with line6                      ;
; drawn7                                 ; Merged with line7                      ;
; drawn8                                 ; Merged with line8                      ;
; drawn9                                 ; Merged with line9                      ;
; drawn10                                ; Merged with line10                     ;
; drawn11                                ; Merged with line11                     ;
; drawn12                                ; Merged with line12                     ;
; drawn13                                ; Merged with line13                     ;
; drawn14                                ; Merged with line14                     ;
; drawn15                                ; Merged with line15                     ;
; drawn16                                ; Merged with line16                     ;
; drawn17                                ; Merged with line17                     ;
; drawn18                                ; Merged with line18                     ;
; drawn19                                ; Merged with line19                     ;
; drawn20                                ; Merged with line20                     ;
; drawn22                                ; Merged with line22                     ;
; drawn23                                ; Merged with line23                     ;
; drawn24                                ; Merged with line24                     ;
; drawn25                                ; Merged with line25                     ;
; drawn26                                ; Merged with line26                     ;
; drawn27                                ; Merged with line27                     ;
; drawn28                                ; Merged with line28                     ;
; drawn29                                ; Merged with line29                     ;
; drawn30                                ; Merged with line30                     ;
; drawn31                                ; Merged with line31                     ;
; drawn32                                ; Merged with line32                     ;
; drawn33                                ; Merged with line33                     ;
; drawn34                                ; Merged with line34                     ;
; drawn35                                ; Merged with line35                     ;
; drawn36                                ; Merged with line36                     ;
; drawn37                                ; Merged with line37                     ;
; drawn38                                ; Merged with line38                     ;
; drawn40                                ; Merged with line40                     ;
; drawn39                                ; Merged with line39                     ;
; drawn1                                 ; Merged with line1                      ;
; drawn21                                ; Merged with line21                     ;
; Total Number of Removed Registers = 63 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; xPos[0]       ; Stuck at VCC              ; green[0]                               ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 162   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 124   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; yPos[4]                                 ; 8       ;
; yPos[3]                                 ; 8       ;
; xPos[7]                                 ; 11      ;
; xPos[3]                                 ; 8       ;
; xPos[2]                                 ; 10      ;
; xPos[1]                                 ; 9       ;
; color2                                  ; 5       ;
; color3                                  ; 5       ;
; color5                                  ; 5       ;
; color4                                  ; 5       ;
; color6                                  ; 5       ;
; color10                                 ; 5       ;
; color12                                 ; 5       ;
; color9                                  ; 5       ;
; color7                                  ; 5       ;
; color13                                 ; 5       ;
; color11                                 ; 5       ;
; color8                                  ; 5       ;
; color24                                 ; 3       ;
; color25                                 ; 3       ;
; color22                                 ; 3       ;
; color23                                 ; 3       ;
; color21                                 ; 3       ;
; color26                                 ; 3       ;
; color27                                 ; 3       ;
; color32                                 ; 3       ;
; color30                                 ; 3       ;
; color28                                 ; 3       ;
; color29                                 ; 3       ;
; color31                                 ; 3       ;
; color34                                 ; 3       ;
; color33                                 ; 3       ;
; color1                                  ; 4       ;
; color35                                 ; 3       ;
; color40                                 ; 3       ;
; color39                                 ; 3       ;
; color14                                 ; 5       ;
; color36                                 ; 3       ;
; color38                                 ; 3       ;
; color37                                 ; 3       ;
; color15                                 ; 5       ;
; color16                                 ; 5       ;
; color19                                 ; 3       ;
; color20                                 ; 3       ;
; color17                                 ; 3       ;
; color18                                 ; 3       ;
; Total number of inverted registers = 46 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |box|yPos[6]                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |box|xPos[5]                           ;
; 18:1               ; 5 bits    ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |box|score1[4]                         ;
; 18:1               ; 5 bits    ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |box|score2[0]                         ;
; 212:1              ; 12 bits   ; 1692 LEs      ; 48 LEs               ; 1644 LEs               ; Yes        ; |box|red[1]                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |box|yPos[3]                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |box|xPos[1]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |box|VGAdrive:VGA|vertical             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |box|decdriver:SegDisplay1|result1[2]  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; No         ; |box|decdriver2:SegDisplay2|result1[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun May  8 19:17:32 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off box -c box
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file box.vhd
    Info (12022): Found design unit 1: box-rtl
    Info (12023): Found entity 1: box
Info (12021): Found 2 design units, including 1 entities, in source file VGAdrive.vhd
    Info (12022): Found design unit 1: VGAdrive-behaviour1
    Info (12023): Found entity 1: VGAdrive
Info (12021): Found 2 design units, including 1 entities, in source file /export/home/tyokota/cs232/finalFinal/box/decdriver.vhd
    Info (12022): Found design unit 1: decdriver-rtl
    Info (12023): Found entity 1: decdriver
Info (12021): Found 2 design units, including 1 entities, in source file decdriver2.vhd
    Info (12022): Found design unit 1: decdriver2-rtl
    Info (12023): Found entity 1: decdriver2
Warning (12019): Can't analyze file -- file debounce.vhd is missing
Warning (12019): Can't analyze file -- file /export/home/tyokota/cs232/finalFinal/box/debounce.vhd is missing
Info (12127): Elaborating entity "box" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at box.vhd(223): object "scoreAdded17" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(224): object "scoreAdded18" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(225): object "scoreAdded19" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(226): object "scoreAdded20" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(227): object "scoreAdded21" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(228): object "scoreAdded22" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(229): object "scoreAdded23" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(230): object "scoreAdded24" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(231): object "scoreAdded25" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(232): object "scoreAdded26" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(233): object "scoreAdded27" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(234): object "scoreAdded28" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(235): object "scoreAdded29" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(236): object "scoreAdded30" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(237): object "scoreAdded31" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(238): object "scoreAdded32" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(239): object "scoreAdded33" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(240): object "scoreAdded34" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(241): object "scoreAdded35" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(242): object "scoreAdded36" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(243): object "scoreAdded37" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(244): object "scoreAdded38" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(245): object "scoreAdded39" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at box.vhd(246): object "scoreAdded40" assigned a value but never read
Info (12128): Elaborating entity "VGAdrive" for hierarchy "VGAdrive:VGA"
Info (12128): Elaborating entity "decdriver" for hierarchy "decdriver:SegDisplay1"
Info (10041): Inferred latch for "result2[0]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[1]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[2]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[3]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[4]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[5]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result2[6]" at decdriver.vhd(42)
Info (10041): Inferred latch for "result1[0]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[1]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[2]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[3]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[4]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[5]" at decdriver.vhd(23)
Info (10041): Inferred latch for "result1[6]" at decdriver.vhd(23)
Info (12128): Elaborating entity "decdriver2" for hierarchy "decdriver2:SegDisplay2"
Info (10041): Inferred latch for "result2[0]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[1]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[2]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[3]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[4]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[5]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result2[6]" at decdriver2.vhd(42)
Info (10041): Inferred latch for "result1[0]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[1]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[2]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[3]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[4]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[5]" at decdriver2.vhd(23)
Info (10041): Inferred latch for "result1[6]" at decdriver2.vhd(23)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seglight2[1]" is stuck at GND
    Warning (13410): Pin "seglight2[2]" is stuck at GND
    Warning (13410): Pin "seglight2[6]" is stuck at VCC
    Warning (13410): Pin "seglight4[1]" is stuck at GND
    Warning (13410): Pin "seglight4[2]" is stuck at GND
    Warning (13410): Pin "seglight4[6]" is stuck at VCC
    Warning (13410): Pin "g[0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1006 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 955 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Sun May  8 19:17:48 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


