//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_30
.address_size 64

	// .globl	mandelbrot

.visible .entry mandelbrot(
	.param .u64 mandelbrot_param_0,
	.param .u32 mandelbrot_param_1,
	.param .u32 mandelbrot_param_2,
	.param .u32 mandelbrot_param_3,
	.param .f32 mandelbrot_param_4,
	.param .f32 mandelbrot_param_5,
	.param .f32 mandelbrot_param_6,
	.param .f32 mandelbrot_param_7,
	.param .u32 mandelbrot_param_8,
	.param .u64 mandelbrot_param_9
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [mandelbrot_param_0];
	ld.param.u32 	%r6, [mandelbrot_param_2];
	ld.param.u32 	%r7, [mandelbrot_param_3];
	ld.param.f32 	%f9, [mandelbrot_param_4];
	ld.param.f32 	%f10, [mandelbrot_param_5];
	ld.param.f32 	%f11, [mandelbrot_param_6];
	ld.param.f32 	%f12, [mandelbrot_param_7];
	ld.param.u32 	%r8, [mandelbrot_param_8];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r10, %r9, %r11;
	mov.u32 	%r12, %ctaid.y;
	mov.u32 	%r13, %ntid.y;
	mov.u32 	%r14, %tid.y;
	mad.lo.s32 	%r2, %r12, %r13, %r14;
	setp.ge.s32	%p1, %r2, %r7;
	setp.ge.s32	%p2, %r1, %r6;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_9;

	setp.gt.f32	%p4, %f9, 0fB727C5AC;
	setp.lt.f32	%p5, %f9, 0f3727C5AC;
	and.pred  	%p6, %p4, %p5;
	mov.u16 	%rs6, 1;
	@%p6 bra 	BB0_5;

	setp.gt.f32	%p7, %f10, 0fB727C5AC;
	setp.lt.f32	%p8, %f10, 0f3727C5AC;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_5;

	setp.gt.f32	%p10, %f11, 0fB727C5AC;
	setp.lt.f32	%p11, %f11, 0f3727C5AC;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	BB0_5;

	setp.gt.f32	%p13, %f12, 0fB727C5AC;
	setp.lt.f32	%p14, %f12, 0f3727C5AC;
	and.pred  	%p15, %p13, %p14;
	selp.u16	%rs6, 1, 0, %p15;

BB0_5:
	cvt.rn.f32.s32	%f15, %r6;
	cvt.rn.f32.s32	%f16, %r1;
	div.rn.f32 	%f17, %f16, %f15;
	sub.f32 	%f18, %f11, %f9;
	fma.rn.f32 	%f1, %f18, %f17, %f9;
	cvt.rn.f32.s32	%f19, %r7;
	cvt.rn.f32.s32	%f20, %r2;
	div.rn.f32 	%f21, %f20, %f19;
	sub.f32 	%f22, %f12, %f10;
	mul.f32 	%f23, %f22, %f21;
	sub.f32 	%f2, %f12, %f23;
	mov.u32 	%r23, 0;
	mov.f32 	%f28, 0f00000000;
	mov.f32 	%f27, %f28;
	mov.u32 	%r24, %r23;
	setp.lt.s32	%p16, %r8, 1;
	@%p16 bra 	BB0_8;

BB0_6:
	mov.u32 	%r22, %r24;
	mov.u32 	%r23, %r22;
	mov.f32 	%f4, %f28;
	mul.f32 	%f5, %f27, %f27;
	mul.f32 	%f6, %f4, %f4;
	add.f32 	%f24, %f6, %f5;
	setp.geu.f32	%p17, %f24, 0f40800000;
	@%p17 bra 	BB0_8;

	sub.f32 	%f25, %f6, %f5;
	add.f32 	%f28, %f1, %f25;
	add.f32 	%f26, %f4, %f4;
	fma.rn.f32 	%f27, %f26, %f27, %f2;
	add.s32 	%r24, %r23, 1;
	setp.lt.s32	%p18, %r24, %r8;
	mov.u32 	%r23, %r24;
	@%p18 bra 	BB0_6;

BB0_8:
	shl.b32 	%r17, %r23, 16;
	or.b32  	%r18, %r17, -16777216;
	setp.eq.s16	%p19, %rs6, 0;
	selp.b32	%r19, %r18, -16776961, %p19;
	shl.b32 	%r20, %r1, 2;
	sust.b.2d.b32.trap 	[%rd1, {%r20, %r2}], {%r19};

BB0_9:
	ret;
}


