 
****************************************
Report : timing
        -path full
        -delay max
        -group wclk
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sat Apr  8 19:18:30 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: Inactive.

  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_LVT)                0.00       0.10 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_LVT)                  0.33       0.43 r
  wptr_full/U129/Y (AND2X2_LVT)                           0.11 *     0.55 r
  wptr_full/U96/Y (NAND4X0_LVT)                           0.08 *     0.63 f
  wptr_full/U133/Y (INVX2_LVT)                            0.08 *     0.71 r
  wptr_full/U120/Y (AND3X1_LVT)                           0.10 *     0.81 r
  wptr_full/U148/Y (INVX4_LVT)                            0.04 *     0.85 f
  wptr_full/U150/Y (XOR2X2_LVT)                           0.14 *     0.99 r
  wptr_full/U69/Y (MUX21X2_LVT)                           0.13 *     1.12 f
  wptr_full/U125/Y (XOR2X2_LVT)                           0.13 *     1.25 r
  wptr_full/U67/Y (AND3X1_LVT)                            0.08 *     1.32 r
  wptr_full/U52/Y (NAND4X0_LVT)                           0.05 *     1.37 f
  wptr_full/U155/Y (INVX1_LVT)                            0.06 *     1.43 r
  wptr_full/wfull_reg/D (SDFFARX1_LVT)                    0.00 *     1.43 r
  data arrival time                                                  1.43

  clock wclk (rise edge)                                  1.18       1.18
  clock network delay (ideal)                             0.10       1.28
  clock uncertainty                                      -0.07       1.21
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                  0.00       1.21 r
  library setup time                                     -0.17       1.04
  data required time                                                 1.04
  --------------------------------------------------------------------------
  data required time                                                 1.04
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


1
