// Seed: 407568689
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2 = 1 ? id_1 : id_2;
  logic id_3;
endmodule
