// Seed: 203721892
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    output wand id_6,
    input supply0 id_7,
    input supply0 id_8
);
  wire id_10;
  parameter id_11 = 1;
  logic id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 _id_4
    , id_11,
    output supply0 id_5,
    output tri1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9,
      id_9,
      id_1,
      id_8,
      id_0,
      id_2
  );
  wire [1 : id_4] id_13;
endmodule
