

================================================================
== Vivado HLS Report for 'linear_activation'
================================================================
* Date:           Thu Apr  5 21:36:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  918|  918|  918|  918|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |  785|  785|         3|          1|          1|   784|    yes   |
        |- Result    |  129|  129|         3|          1|          1|   128|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	9  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)"
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 2> : 3.25ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%acc_127_V = phi i23 [ 0, %.preheader93.preheader ], [ %acc_127_V_1, %0 ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%acc_126_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_126_V_1, %0 ]"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%acc_125_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_125_V_1, %0 ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%acc_124_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_124_V_1, %0 ]"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%acc_123_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_123_V_1, %0 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%acc_122_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_122_V_1, %0 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%acc_121_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_121_V_1, %0 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%acc_120_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_120_V_1, %0 ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%acc_119_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_119_V_1, %0 ]"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%acc_118_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_118_V_1, %0 ]"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%acc_117_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_117_V_1, %0 ]"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%acc_116_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_116_V_1, %0 ]"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_115_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_115_V_1, %0 ]"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_114_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_114_V_1, %0 ]"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%acc_113_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_113_V_1, %0 ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%acc_112_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_112_V_1, %0 ]"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%acc_111_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_111_V_1, %0 ]"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_110_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_110_V_1, %0 ]"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%acc_109_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_109_V_1, %0 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%acc_108_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_108_V_1, %0 ]"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_107_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_107_V_1, %0 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_106_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_106_V_1, %0 ]"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%acc_105_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_105_V_1, %0 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%acc_104_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_104_V_1, %0 ]"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_103_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_103_V_1, %0 ]"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_102_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_102_V_1, %0 ]"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_101_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_101_V_1, %0 ]"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_100_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_100_V_1, %0 ]"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_99_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_99_V_1, %0 ]"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_98_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_98_V_1, %0 ]"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%acc_97_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_97_V_1, %0 ]"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%acc_96_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_96_V_1, %0 ]"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_95_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_95_V_1, %0 ]"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_94_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_94_V_1, %0 ]"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%acc_93_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_93_V_1, %0 ]"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%acc_92_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_92_V_1, %0 ]"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_91_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_91_V_1, %0 ]"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_90_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_90_V_1, %0 ]"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_89_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_89_V_1, %0 ]"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_88_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_88_V_1, %0 ]"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_87_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_87_V_1, %0 ]"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_86_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_86_V_1, %0 ]"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_85_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_85_V_1, %0 ]"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_84_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_84_V_1, %0 ]"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_83_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_83_V_1, %0 ]"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%acc_82_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_82_V_1, %0 ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%acc_81_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_81_V_1, %0 ]"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%acc_80_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_80_V_1, %0 ]"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%acc_79_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_79_V_1, %0 ]"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%acc_78_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_78_V_1, %0 ]"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%acc_77_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_77_V_1, %0 ]"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%acc_76_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_76_V_1, %0 ]"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%acc_75_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_75_V_1, %0 ]"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%acc_74_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_74_V_1, %0 ]"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%acc_73_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_73_V_1, %0 ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%acc_72_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_72_V_1, %0 ]"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%acc_71_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_71_V_1, %0 ]"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%acc_70_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_70_V_1, %0 ]"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%acc_69_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_69_V_1, %0 ]"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%acc_68_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_68_V_1, %0 ]"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%acc_67_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_67_V_1, %0 ]"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_66_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_66_V_1, %0 ]"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%acc_65_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_65_V_1, %0 ]"
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%acc_64_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_64_V_1, %0 ]"
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%acc_63_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_63_V_1, %0 ]"
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%acc_62_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_62_V_1, %0 ]"
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%acc_61_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_61_V_1, %0 ]"
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%acc_60_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_60_V_1, %0 ]"
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_59_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_59_V_1, %0 ]"
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%acc_58_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_58_V_1, %0 ]"
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%acc_57_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_57_V_1, %0 ]"
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%acc_56_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_56_V_1, %0 ]"
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%acc_55_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_55_V_1, %0 ]"
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%acc_54_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_54_V_1, %0 ]"
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%acc_53_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_53_V_1, %0 ]"
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%acc_52_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_52_V_1, %0 ]"
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%acc_51_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_51_V_1, %0 ]"
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%acc_50_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_50_V_1, %0 ]"
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%acc_49_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_49_V_1, %0 ]"
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%acc_48_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_48_V_1, %0 ]"
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%acc_47_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_47_V_1, %0 ]"
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%acc_46_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_46_V_1, %0 ]"
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%acc_45_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_45_V_1, %0 ]"
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%acc_44_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_44_V_1, %0 ]"
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%acc_43_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_43_V_1, %0 ]"
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%acc_42_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_42_V_1, %0 ]"
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%acc_41_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_41_V_1, %0 ]"
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%acc_40_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_40_V_1, %0 ]"
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%acc_39_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_39_V_1, %0 ]"
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%acc_38_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_38_V_1, %0 ]"
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%acc_37_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_37_V_1, %0 ]"
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%acc_36_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_36_V_1, %0 ]"
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%acc_35_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_35_V_1, %0 ]"
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%acc_34_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_34_V_1, %0 ]"
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%acc_33_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_33_V_1, %0 ]"
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%acc_32_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_32_V_1, %0 ]"
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%acc_31_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_31_V_1, %0 ]"
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%acc_30_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_30_V_1, %0 ]"
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%acc_29_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_29_V_1, %0 ]"
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%acc_28_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_28_V_1, %0 ]"
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%acc_27_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_27_V_1, %0 ]"
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%acc_26_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_26_V_1, %0 ]"
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%acc_25_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_25_V_1, %0 ]"
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%acc_24_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_24_V_1, %0 ]"
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%acc_23_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_23_V_1, %0 ]"
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%acc_22_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_22_V_1, %0 ]"
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%acc_21_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_21_V_1, %0 ]"
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%acc_20_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_20_V_1, %0 ]"
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%acc_19_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_19_V_1, %0 ]"
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%acc_18_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_18_V_1, %0 ]"
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%acc_17_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_17_V_1, %0 ]"
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%acc_16_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_16_V_1, %0 ]"
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%acc_15_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_15_V_1, %0 ]"
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%acc_14_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_14_V_1, %0 ]"
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%acc_13_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_13_V_1, %0 ]"
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%acc_12_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_12_V_1, %0 ]"
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%acc_11_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_11_V_1, %0 ]"
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%acc_10_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_10_V_1, %0 ]"
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%acc_9_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_9_V_1, %0 ]"
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%acc_8_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_8_V_1, %0 ]"
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%acc_7_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_7_V_1, %0 ]"
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%acc_6_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_6_V_1, %0 ]"
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%acc_5_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_5_V_1, %0 ]"
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%acc_4_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_4_V_1, %0 ]"
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%acc_3_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_3_V_1, %0 ]"
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%acc_2_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_2_V_1, %0 ]"
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%acc_1_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_1_V_1, %0 ]"
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%acc_0_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_0_V_1, %0 ]"
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%ii = phi i10 [ 0, %.preheader93.preheader ], [ %ii_2, %0 ]"
ST_2 : Operation 142 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i10 %ii, -240" [mnist/linear_activation.hpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.95ns)   --->   "%ii_2 = add i10 %ii, 1" [mnist/linear_activation.hpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %0" [mnist/linear_activation.hpp:24]
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %ii to i64" [mnist/linear_activation.hpp:29]
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_V_addr = getelementptr [784 x i1022]* @L1_WEIGHTS_V, i64 0, i64 %tmp_s" [mnist/linear_activation.hpp:29]
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_V_load = load i1022* %L1_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>

 <State 3> : 3.63ns
ST_3 : Operation 148 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_in_V_V)" [mnist/linear_activation.hpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_V_load = load i1022* %L1_WEIGHTS_V_addr, align 16" [mnist/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i1022 %L1_WEIGHTS_V_load to i8" [mnist/linear_activation.hpp:29]
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 8, i32 15)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 16, i32 23)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 24, i32 31)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 32, i32 39)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 40, i32 47)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 48, i32 55)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 56, i32 63)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 64, i32 71)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 72, i32 79)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 80, i32 87)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 88, i32 95)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 96, i32 103)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 104, i32 111)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 112, i32 119)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 120, i32 127)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 128, i32 135)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 136, i32 143)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 144, i32 151)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 152, i32 159)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 160, i32 167)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 168, i32 175)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 176, i32 183)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 184, i32 191)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 192, i32 199)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 200, i32 207)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 208, i32 215)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 216, i32 223)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 224, i32 231)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 232, i32 239)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 240, i32 247)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 248, i32 255)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 256, i32 263)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 264, i32 271)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 272, i32 279)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 280, i32 287)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 288, i32 295)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 296, i32 303)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 304, i32 311)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 312, i32 319)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 320, i32 327)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 328, i32 335)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 336, i32 343)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 344, i32 351)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 352, i32 359)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 360, i32 367)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 368, i32 375)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 376, i32 383)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 384, i32 391)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 392, i32 399)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 400, i32 407)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 408, i32 415)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 416, i32 423)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 424, i32 431)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 432, i32 439)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 440, i32 447)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 448, i32 455)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 456, i32 463)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 464, i32 471)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 472, i32 479)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 480, i32 487)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 488, i32 495)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 496, i32 503)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 504, i32 511)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 512, i32 519)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 520, i32 527)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 528, i32 535)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 536, i32 543)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 544, i32 551)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 552, i32 559)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 560, i32 567)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 568, i32 575)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 576, i32 583)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 584, i32 591)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 592, i32 599)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 600, i32 607)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 608, i32 615)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 616, i32 623)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 624, i32 631)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 632, i32 639)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 640, i32 647)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 648, i32 655)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 656, i32 663)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 664, i32 671)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 672, i32 679)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 680, i32 687)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 688, i32 695)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 696, i32 703)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 704, i32 711)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 712, i32 719)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 720, i32 727)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 728, i32 735)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 736, i32 743)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 744, i32 751)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 752, i32 759)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 760, i32 767)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 768, i32 775)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 776, i32 783)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 784, i32 791)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 792, i32 799)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 800, i32 807)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 808, i32 815)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 816, i32 823)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 824, i32 831)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 832, i32 839)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 840, i32 847)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 848, i32 855)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 856, i32 863)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 864, i32 871)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 872, i32 879)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 880, i32 887)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 888, i32 895)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 896, i32 903)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 904, i32 911)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 912, i32 919)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 920, i32 927)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 928, i32 935)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 936, i32 943)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 944, i32 951)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 952, i32 959)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 960, i32 967)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 968, i32 975)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 976, i32 983)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 984, i32 991)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 992, i32 999)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 1000, i32 1007)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 1008, i32 1015)" [mnist/linear_activation.hpp:29]
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_130 = call i6 @_ssdm_op_PartSelect.i6.i1022.i32.i32(i1022 %L1_WEIGHTS_V_load, i32 1016, i32 1021)" [mnist/linear_activation.hpp:29]

 <State 4> : 6.38ns
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [mnist/linear_activation.hpp:24]
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [mnist/linear_activation.hpp:24]
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:25]
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_V_2 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%lhs_V_cast = sext i8 %tmp_V_2 to i14" [mnist/linear_activation.hpp:29]
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %tmp_4 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 285 [1/1] (3.36ns)   --->   "%r_V = mul i16 %lhs_V, %rhs_V" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i16 %r_V to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 287 [1/1] (3.02ns)   --->   "%acc_0_V_1 = add i25 %acc_0_V, %tmp_5_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %tmp_6 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 289 [1/1] (3.36ns)   --->   "%r_V_1 = mul i16 %lhs_V, %rhs_V_1" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_5_1_cast = sext i16 %r_V_1 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 291 [1/1] (3.02ns)   --->   "%acc_1_V_1 = add i25 %acc_1_V, %tmp_5_1_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %tmp_7 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 293 [1/1] (3.36ns)   --->   "%r_V_2 = mul i16 %lhs_V, %rhs_V_2" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_5_2_cast = sext i16 %r_V_2 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 295 [1/1] (3.02ns)   --->   "%acc_2_V_1 = add i25 %acc_2_V, %tmp_5_2_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %tmp_8 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 297 [1/1] (3.36ns)   --->   "%r_V_3 = mul i16 %lhs_V, %rhs_V_3" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_5_3_cast = sext i16 %r_V_3 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 299 [1/1] (3.02ns)   --->   "%acc_3_V_1 = add i25 %acc_3_V, %tmp_5_3_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %tmp_9 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 301 [1/1] (3.36ns)   --->   "%r_V_4 = mul i16 %lhs_V, %rhs_V_4" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_5_4_cast = sext i16 %r_V_4 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 303 [1/1] (3.02ns)   --->   "%acc_4_V_1 = add i25 %acc_4_V, %tmp_5_4_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %tmp_3 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 305 [1/1] (3.36ns)   --->   "%r_V_5 = mul i16 %lhs_V, %rhs_V_5" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_5_5_cast = sext i16 %r_V_5 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 307 [1/1] (3.02ns)   --->   "%acc_5_V_1 = add i25 %acc_5_V, %tmp_5_5_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i8 %tmp_5 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 309 [1/1] (3.36ns)   --->   "%r_V_6 = mul i16 %lhs_V, %rhs_V_6" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_5_6_cast = sext i16 %r_V_6 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 311 [1/1] (3.02ns)   --->   "%acc_6_V_1 = add i25 %acc_6_V, %tmp_5_6_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i8 %tmp_10 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 313 [1/1] (3.36ns)   --->   "%r_V_7 = mul i16 %lhs_V, %rhs_V_7" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_5_7_cast = sext i16 %r_V_7 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 315 [1/1] (3.02ns)   --->   "%acc_7_V_1 = add i25 %acc_7_V, %tmp_5_7_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i8 %tmp_11 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 317 [1/1] (3.36ns)   --->   "%r_V_8 = mul i16 %lhs_V, %rhs_V_8" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_5_8_cast = sext i16 %r_V_8 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 319 [1/1] (3.02ns)   --->   "%acc_8_V_1 = add i25 %acc_8_V, %tmp_5_8_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i8 %tmp_12 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 321 [1/1] (3.36ns)   --->   "%r_V_9 = mul i16 %lhs_V, %rhs_V_9" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_5_9_cast = sext i16 %r_V_9 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 323 [1/1] (3.02ns)   --->   "%acc_9_V_1 = add i25 %acc_9_V, %tmp_5_9_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %tmp_13 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 325 [1/1] (3.36ns)   --->   "%r_V_s = mul i16 %lhs_V, %rhs_V_s" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_5_cast_18 = sext i16 %r_V_s to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 327 [1/1] (3.02ns)   --->   "%acc_10_V_1 = add i25 %acc_10_V, %tmp_5_cast_18" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i8 %tmp_14 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 329 [1/1] (3.36ns)   --->   "%r_V_10 = mul i16 %lhs_V, %rhs_V_10" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_5_10_cast = sext i16 %r_V_10 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 331 [1/1] (3.02ns)   --->   "%acc_11_V_1 = add i25 %acc_11_V, %tmp_5_10_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i8 %tmp_15 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 333 [1/1] (3.36ns)   --->   "%r_V_11 = mul i16 %lhs_V, %rhs_V_11" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_5_11_cast = sext i16 %r_V_11 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 335 [1/1] (3.02ns)   --->   "%acc_12_V_1 = add i25 %acc_12_V, %tmp_5_11_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i8 %tmp_16 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 337 [1/1] (3.36ns)   --->   "%r_V_12 = mul i16 %lhs_V, %rhs_V_12" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_5_12_cast = sext i16 %r_V_12 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 339 [1/1] (3.02ns)   --->   "%acc_13_V_1 = add i25 %acc_13_V, %tmp_5_12_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i8 %tmp_17 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 341 [1/1] (3.36ns)   --->   "%r_V_13 = mul i16 %lhs_V, %rhs_V_13" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_5_13_cast = sext i16 %r_V_13 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 343 [1/1] (3.02ns)   --->   "%acc_14_V_1 = add i25 %acc_14_V, %tmp_5_13_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i8 %tmp_18 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 345 [1/1] (3.36ns)   --->   "%r_V_14 = mul i16 %lhs_V, %rhs_V_14" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_5_14_cast = sext i16 %r_V_14 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 347 [1/1] (3.02ns)   --->   "%acc_15_V_1 = add i25 %acc_15_V, %tmp_5_14_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i8 %tmp_19 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 349 [1/1] (3.36ns)   --->   "%r_V_15 = mul i16 %lhs_V, %rhs_V_15" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_5_15_cast = sext i16 %r_V_15 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 351 [1/1] (3.02ns)   --->   "%acc_16_V_1 = add i25 %acc_16_V, %tmp_5_15_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i8 %tmp_20 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 353 [1/1] (3.36ns)   --->   "%r_V_16 = mul i16 %lhs_V, %rhs_V_16" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_5_16_cast = sext i16 %r_V_16 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 355 [1/1] (3.02ns)   --->   "%acc_17_V_1 = add i25 %acc_17_V, %tmp_5_16_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i8 %tmp_21 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 357 [1/1] (3.36ns)   --->   "%r_V_17 = mul i16 %lhs_V, %rhs_V_17" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_5_17_cast = sext i16 %r_V_17 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 359 [1/1] (3.02ns)   --->   "%acc_18_V_1 = add i25 %acc_18_V, %tmp_5_17_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i8 %tmp_22 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 361 [1/1] (3.36ns)   --->   "%r_V_18 = mul i16 %lhs_V, %rhs_V_18" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_5_18_cast = sext i16 %r_V_18 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 363 [1/1] (3.02ns)   --->   "%acc_19_V_1 = add i25 %acc_19_V, %tmp_5_18_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i8 %tmp_23 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 365 [1/1] (3.36ns)   --->   "%r_V_19 = mul i16 %lhs_V, %rhs_V_19" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_5_19_cast = sext i16 %r_V_19 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 367 [1/1] (3.02ns)   --->   "%acc_20_V_1 = add i25 %acc_20_V, %tmp_5_19_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i8 %tmp_24 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 369 [1/1] (3.36ns)   --->   "%r_V_20 = mul i16 %lhs_V, %rhs_V_20" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_5_20_cast = sext i16 %r_V_20 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 371 [1/1] (3.02ns)   --->   "%acc_21_V_1 = add i25 %acc_21_V, %tmp_5_20_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i8 %tmp_25 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 373 [1/1] (3.36ns)   --->   "%r_V_21 = mul i16 %lhs_V, %rhs_V_21" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_5_21_cast = sext i16 %r_V_21 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 375 [1/1] (3.02ns)   --->   "%acc_22_V_1 = add i25 %acc_22_V, %tmp_5_21_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i8 %tmp_26 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 377 [1/1] (3.36ns)   --->   "%r_V_22 = mul i16 %lhs_V, %rhs_V_22" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_5_22_cast = sext i16 %r_V_22 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 379 [1/1] (3.02ns)   --->   "%acc_23_V_1 = add i25 %acc_23_V, %tmp_5_22_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i8 %tmp_27 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 381 [1/1] (3.36ns)   --->   "%r_V_23 = mul i16 %lhs_V, %rhs_V_23" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_5_23_cast = sext i16 %r_V_23 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 383 [1/1] (3.02ns)   --->   "%acc_24_V_1 = add i25 %acc_24_V, %tmp_5_23_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%rhs_V_24 = sext i8 %tmp_28 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 385 [1/1] (3.36ns)   --->   "%r_V_24 = mul i16 %lhs_V, %rhs_V_24" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_5_24_cast = sext i16 %r_V_24 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 387 [1/1] (3.02ns)   --->   "%acc_25_V_1 = add i25 %acc_25_V, %tmp_5_24_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%rhs_V_25 = sext i8 %tmp_29 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 389 [1/1] (3.36ns)   --->   "%r_V_25 = mul i16 %lhs_V, %rhs_V_25" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_5_25_cast = sext i16 %r_V_25 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 391 [1/1] (3.02ns)   --->   "%acc_26_V_1 = add i25 %acc_26_V, %tmp_5_25_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%rhs_V_26 = sext i8 %tmp_30 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 393 [1/1] (3.36ns)   --->   "%r_V_26 = mul i16 %lhs_V, %rhs_V_26" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_5_26_cast = sext i16 %r_V_26 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 395 [1/1] (3.02ns)   --->   "%acc_27_V_1 = add i25 %acc_27_V, %tmp_5_26_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%rhs_V_27 = sext i8 %tmp_31 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 397 [1/1] (3.36ns)   --->   "%r_V_27 = mul i16 %lhs_V, %rhs_V_27" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_5_27_cast = sext i16 %r_V_27 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 399 [1/1] (3.02ns)   --->   "%acc_28_V_1 = add i25 %acc_28_V, %tmp_5_27_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%rhs_V_28 = sext i8 %tmp_32 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 401 [1/1] (3.36ns)   --->   "%r_V_28 = mul i16 %lhs_V, %rhs_V_28" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5_28_cast = sext i16 %r_V_28 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 403 [1/1] (3.02ns)   --->   "%acc_29_V_1 = add i25 %acc_29_V, %tmp_5_28_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%rhs_V_29 = sext i8 %tmp_33 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 405 [1/1] (3.36ns)   --->   "%r_V_29 = mul i16 %lhs_V, %rhs_V_29" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_5_29_cast = sext i16 %r_V_29 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 407 [1/1] (3.02ns)   --->   "%acc_30_V_1 = add i25 %acc_30_V, %tmp_5_29_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%rhs_V_30 = sext i8 %tmp_34 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 409 [1/1] (3.36ns)   --->   "%r_V_30 = mul i16 %lhs_V, %rhs_V_30" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_5_30_cast = sext i16 %r_V_30 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 411 [1/1] (3.02ns)   --->   "%acc_31_V_1 = add i25 %acc_31_V, %tmp_5_30_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%rhs_V_31 = sext i8 %tmp_35 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 413 [1/1] (3.36ns)   --->   "%r_V_31 = mul i16 %lhs_V, %rhs_V_31" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_5_31_cast = sext i16 %r_V_31 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 415 [1/1] (3.02ns)   --->   "%acc_32_V_1 = add i25 %acc_32_V, %tmp_5_31_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%rhs_V_32 = sext i8 %tmp_36 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 417 [1/1] (3.36ns)   --->   "%r_V_32 = mul i16 %lhs_V, %rhs_V_32" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_5_32_cast = sext i16 %r_V_32 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 419 [1/1] (3.02ns)   --->   "%acc_33_V_1 = add i25 %acc_33_V, %tmp_5_32_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%rhs_V_33 = sext i8 %tmp_37 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 421 [1/1] (3.36ns)   --->   "%r_V_33 = mul i16 %lhs_V, %rhs_V_33" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_5_33_cast = sext i16 %r_V_33 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 423 [1/1] (3.02ns)   --->   "%acc_34_V_1 = add i25 %acc_34_V, %tmp_5_33_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%rhs_V_34 = sext i8 %tmp_38 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 425 [1/1] (3.36ns)   --->   "%r_V_34 = mul i16 %lhs_V, %rhs_V_34" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_5_34_cast = sext i16 %r_V_34 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 427 [1/1] (3.02ns)   --->   "%acc_35_V_1 = add i25 %acc_35_V, %tmp_5_34_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%rhs_V_35 = sext i8 %tmp_39 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 429 [1/1] (3.36ns)   --->   "%r_V_35 = mul i16 %lhs_V, %rhs_V_35" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_5_35_cast = sext i16 %r_V_35 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 431 [1/1] (3.02ns)   --->   "%acc_36_V_1 = add i25 %acc_36_V, %tmp_5_35_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%rhs_V_36 = sext i8 %tmp_40 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 433 [1/1] (3.36ns)   --->   "%r_V_36 = mul i16 %lhs_V, %rhs_V_36" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_5_36_cast = sext i16 %r_V_36 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 435 [1/1] (3.02ns)   --->   "%acc_37_V_1 = add i25 %acc_37_V, %tmp_5_36_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%rhs_V_37 = sext i8 %tmp_41 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 437 [1/1] (3.36ns)   --->   "%r_V_37 = mul i16 %lhs_V, %rhs_V_37" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_5_37_cast = sext i16 %r_V_37 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 439 [1/1] (3.02ns)   --->   "%acc_38_V_1 = add i25 %acc_38_V, %tmp_5_37_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%rhs_V_38 = sext i8 %tmp_42 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 441 [1/1] (3.36ns)   --->   "%r_V_38 = mul i16 %lhs_V, %rhs_V_38" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_5_38_cast = sext i16 %r_V_38 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 443 [1/1] (3.02ns)   --->   "%acc_39_V_1 = add i25 %acc_39_V, %tmp_5_38_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%rhs_V_39 = sext i8 %tmp_43 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 445 [1/1] (3.36ns)   --->   "%r_V_39 = mul i16 %lhs_V, %rhs_V_39" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_5_39_cast = sext i16 %r_V_39 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 447 [1/1] (3.02ns)   --->   "%acc_40_V_1 = add i25 %acc_40_V, %tmp_5_39_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%rhs_V_40 = sext i8 %tmp_44 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 449 [1/1] (3.36ns)   --->   "%r_V_40 = mul i16 %lhs_V, %rhs_V_40" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_5_40_cast = sext i16 %r_V_40 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 451 [1/1] (3.02ns)   --->   "%acc_41_V_1 = add i25 %acc_41_V, %tmp_5_40_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%rhs_V_41 = sext i8 %tmp_45 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 453 [1/1] (3.36ns)   --->   "%r_V_41 = mul i16 %lhs_V, %rhs_V_41" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_5_41_cast = sext i16 %r_V_41 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 455 [1/1] (3.02ns)   --->   "%acc_42_V_1 = add i25 %acc_42_V, %tmp_5_41_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%rhs_V_42 = sext i8 %tmp_46 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 457 [1/1] (3.36ns)   --->   "%r_V_42 = mul i16 %lhs_V, %rhs_V_42" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_5_42_cast = sext i16 %r_V_42 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 459 [1/1] (3.02ns)   --->   "%acc_43_V_1 = add i25 %acc_43_V, %tmp_5_42_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%rhs_V_43 = sext i8 %tmp_47 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 461 [1/1] (3.36ns)   --->   "%r_V_43 = mul i16 %lhs_V, %rhs_V_43" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_5_43_cast = sext i16 %r_V_43 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 463 [1/1] (3.02ns)   --->   "%acc_44_V_1 = add i25 %acc_44_V, %tmp_5_43_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%rhs_V_44 = sext i8 %tmp_48 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 465 [1/1] (3.36ns)   --->   "%r_V_44 = mul i16 %lhs_V, %rhs_V_44" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_5_44_cast = sext i16 %r_V_44 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 467 [1/1] (3.02ns)   --->   "%acc_45_V_1 = add i25 %acc_45_V, %tmp_5_44_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%rhs_V_45 = sext i8 %tmp_49 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 469 [1/1] (3.36ns)   --->   "%r_V_45 = mul i16 %lhs_V, %rhs_V_45" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_5_45_cast = sext i16 %r_V_45 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 471 [1/1] (3.02ns)   --->   "%acc_46_V_1 = add i25 %acc_46_V, %tmp_5_45_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%rhs_V_46 = sext i8 %tmp_50 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 473 [1/1] (3.36ns)   --->   "%r_V_46 = mul i16 %lhs_V, %rhs_V_46" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_5_46_cast = sext i16 %r_V_46 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 475 [1/1] (3.02ns)   --->   "%acc_47_V_1 = add i25 %acc_47_V, %tmp_5_46_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%rhs_V_47 = sext i8 %tmp_51 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 477 [1/1] (3.36ns)   --->   "%r_V_47 = mul i16 %lhs_V, %rhs_V_47" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_5_47_cast = sext i16 %r_V_47 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 479 [1/1] (3.02ns)   --->   "%acc_48_V_1 = add i25 %acc_48_V, %tmp_5_47_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%rhs_V_48 = sext i8 %tmp_52 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 481 [1/1] (3.36ns)   --->   "%r_V_48 = mul i16 %lhs_V, %rhs_V_48" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_5_48_cast = sext i16 %r_V_48 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 483 [1/1] (3.02ns)   --->   "%acc_49_V_1 = add i25 %acc_49_V, %tmp_5_48_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%rhs_V_49 = sext i8 %tmp_53 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 485 [1/1] (3.36ns)   --->   "%r_V_49 = mul i16 %lhs_V, %rhs_V_49" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_5_49_cast = sext i16 %r_V_49 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 487 [1/1] (3.02ns)   --->   "%acc_50_V_1 = add i25 %acc_50_V, %tmp_5_49_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%rhs_V_50 = sext i8 %tmp_54 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 489 [1/1] (3.36ns)   --->   "%r_V_50 = mul i16 %lhs_V, %rhs_V_50" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_5_50_cast = sext i16 %r_V_50 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 491 [1/1] (3.02ns)   --->   "%acc_51_V_1 = add i25 %acc_51_V, %tmp_5_50_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%rhs_V_51 = sext i8 %tmp_55 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 493 [1/1] (3.36ns)   --->   "%r_V_51 = mul i16 %lhs_V, %rhs_V_51" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_5_51_cast = sext i16 %r_V_51 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 495 [1/1] (3.02ns)   --->   "%acc_52_V_1 = add i25 %acc_52_V, %tmp_5_51_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%rhs_V_52 = sext i8 %tmp_56 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 497 [1/1] (3.36ns)   --->   "%r_V_52 = mul i16 %lhs_V, %rhs_V_52" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_5_52_cast = sext i16 %r_V_52 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 499 [1/1] (3.02ns)   --->   "%acc_53_V_1 = add i25 %acc_53_V, %tmp_5_52_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%rhs_V_53 = sext i8 %tmp_57 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 501 [1/1] (3.36ns)   --->   "%r_V_53 = mul i16 %lhs_V, %rhs_V_53" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_5_53_cast = sext i16 %r_V_53 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 503 [1/1] (3.02ns)   --->   "%acc_54_V_1 = add i25 %acc_54_V, %tmp_5_53_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%rhs_V_54 = sext i8 %tmp_58 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 505 [1/1] (3.36ns)   --->   "%r_V_54 = mul i16 %lhs_V, %rhs_V_54" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_5_54_cast = sext i16 %r_V_54 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 507 [1/1] (3.02ns)   --->   "%acc_55_V_1 = add i25 %acc_55_V, %tmp_5_54_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%rhs_V_55 = sext i8 %tmp_59 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 509 [1/1] (3.36ns)   --->   "%r_V_55 = mul i16 %lhs_V, %rhs_V_55" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_5_55_cast = sext i16 %r_V_55 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 511 [1/1] (3.02ns)   --->   "%acc_56_V_1 = add i25 %acc_56_V, %tmp_5_55_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%rhs_V_56 = sext i8 %tmp_60 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 513 [1/1] (3.36ns)   --->   "%r_V_56 = mul i16 %lhs_V, %rhs_V_56" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_5_56_cast = sext i16 %r_V_56 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 515 [1/1] (3.02ns)   --->   "%acc_57_V_1 = add i25 %acc_57_V, %tmp_5_56_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%rhs_V_57 = sext i8 %tmp_61 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 517 [1/1] (3.36ns)   --->   "%r_V_57 = mul i16 %lhs_V, %rhs_V_57" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_5_57_cast = sext i16 %r_V_57 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 519 [1/1] (3.02ns)   --->   "%acc_58_V_1 = add i25 %acc_58_V, %tmp_5_57_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%rhs_V_58 = sext i8 %tmp_62 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 521 [1/1] (3.36ns)   --->   "%r_V_58 = mul i16 %lhs_V, %rhs_V_58" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_5_58_cast = sext i16 %r_V_58 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 523 [1/1] (3.02ns)   --->   "%acc_59_V_1 = add i25 %acc_59_V, %tmp_5_58_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%rhs_V_59 = sext i8 %tmp_63 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 525 [1/1] (3.36ns)   --->   "%r_V_59 = mul i16 %lhs_V, %rhs_V_59" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5_59_cast = sext i16 %r_V_59 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 527 [1/1] (3.02ns)   --->   "%acc_60_V_1 = add i25 %acc_60_V, %tmp_5_59_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%rhs_V_60 = sext i8 %tmp_64 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 529 [1/1] (3.36ns)   --->   "%r_V_60 = mul i16 %lhs_V, %rhs_V_60" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_5_60_cast = sext i16 %r_V_60 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 531 [1/1] (3.02ns)   --->   "%acc_61_V_1 = add i25 %acc_61_V, %tmp_5_60_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%rhs_V_61 = sext i8 %tmp_65 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 533 [1/1] (3.36ns)   --->   "%r_V_61 = mul i16 %lhs_V, %rhs_V_61" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_5_61_cast = sext i16 %r_V_61 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 535 [1/1] (3.02ns)   --->   "%acc_62_V_1 = add i25 %acc_62_V, %tmp_5_61_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%rhs_V_62 = sext i8 %tmp_66 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 537 [1/1] (3.36ns)   --->   "%r_V_62 = mul i16 %lhs_V, %rhs_V_62" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_5_62_cast = sext i16 %r_V_62 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 539 [1/1] (3.02ns)   --->   "%acc_63_V_1 = add i25 %acc_63_V, %tmp_5_62_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%rhs_V_63 = sext i8 %tmp_67 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 541 [1/1] (3.36ns)   --->   "%r_V_63 = mul i16 %lhs_V, %rhs_V_63" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_5_63_cast = sext i16 %r_V_63 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 543 [1/1] (3.02ns)   --->   "%acc_64_V_1 = add i25 %acc_64_V, %tmp_5_63_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%rhs_V_64 = sext i8 %tmp_68 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 545 [1/1] (3.36ns)   --->   "%r_V_64 = mul i16 %lhs_V, %rhs_V_64" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_5_64_cast = sext i16 %r_V_64 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 547 [1/1] (3.02ns)   --->   "%acc_65_V_1 = add i25 %acc_65_V, %tmp_5_64_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%rhs_V_65 = sext i8 %tmp_69 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 549 [1/1] (3.36ns)   --->   "%r_V_65 = mul i16 %lhs_V, %rhs_V_65" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_5_65_cast = sext i16 %r_V_65 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 551 [1/1] (3.02ns)   --->   "%acc_66_V_1 = add i25 %acc_66_V, %tmp_5_65_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%rhs_V_66 = sext i8 %tmp_70 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 553 [1/1] (3.36ns)   --->   "%r_V_66 = mul i16 %lhs_V, %rhs_V_66" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_5_66_cast = sext i16 %r_V_66 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 555 [1/1] (3.02ns)   --->   "%acc_67_V_1 = add i25 %acc_67_V, %tmp_5_66_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%rhs_V_67 = sext i8 %tmp_71 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 557 [1/1] (3.36ns)   --->   "%r_V_67 = mul i16 %lhs_V, %rhs_V_67" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_5_67_cast = sext i16 %r_V_67 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 559 [1/1] (3.02ns)   --->   "%acc_68_V_1 = add i25 %acc_68_V, %tmp_5_67_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%rhs_V_68 = sext i8 %tmp_72 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 561 [1/1] (3.36ns)   --->   "%r_V_68 = mul i16 %lhs_V, %rhs_V_68" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_5_68_cast = sext i16 %r_V_68 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 563 [1/1] (3.02ns)   --->   "%acc_69_V_1 = add i25 %acc_69_V, %tmp_5_68_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%rhs_V_69 = sext i8 %tmp_73 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 565 [1/1] (3.36ns)   --->   "%r_V_69 = mul i16 %lhs_V, %rhs_V_69" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_5_69_cast = sext i16 %r_V_69 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 567 [1/1] (3.02ns)   --->   "%acc_70_V_1 = add i25 %acc_70_V, %tmp_5_69_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%rhs_V_70 = sext i8 %tmp_74 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 569 [1/1] (3.36ns)   --->   "%r_V_70 = mul i16 %lhs_V, %rhs_V_70" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_5_70_cast = sext i16 %r_V_70 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 571 [1/1] (3.02ns)   --->   "%acc_71_V_1 = add i25 %acc_71_V, %tmp_5_70_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%rhs_V_71 = sext i8 %tmp_75 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 573 [1/1] (3.36ns)   --->   "%r_V_71 = mul i16 %lhs_V, %rhs_V_71" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_5_71_cast = sext i16 %r_V_71 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 575 [1/1] (3.02ns)   --->   "%acc_72_V_1 = add i25 %acc_72_V, %tmp_5_71_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%rhs_V_72 = sext i8 %tmp_76 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 577 [1/1] (3.36ns)   --->   "%r_V_72 = mul i16 %lhs_V, %rhs_V_72" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_5_72_cast = sext i16 %r_V_72 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 579 [1/1] (3.02ns)   --->   "%acc_73_V_1 = add i25 %acc_73_V, %tmp_5_72_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%rhs_V_73 = sext i8 %tmp_77 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 581 [1/1] (3.36ns)   --->   "%r_V_73 = mul i16 %lhs_V, %rhs_V_73" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_5_73_cast = sext i16 %r_V_73 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 583 [1/1] (3.02ns)   --->   "%acc_74_V_1 = add i25 %acc_74_V, %tmp_5_73_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%rhs_V_74 = sext i8 %tmp_78 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 585 [1/1] (3.36ns)   --->   "%r_V_74 = mul i16 %lhs_V, %rhs_V_74" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_5_74_cast = sext i16 %r_V_74 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 587 [1/1] (3.02ns)   --->   "%acc_75_V_1 = add i25 %acc_75_V, %tmp_5_74_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%rhs_V_75 = sext i8 %tmp_79 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 589 [1/1] (3.36ns)   --->   "%r_V_75 = mul i16 %lhs_V, %rhs_V_75" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_5_75_cast = sext i16 %r_V_75 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 591 [1/1] (3.02ns)   --->   "%acc_76_V_1 = add i25 %acc_76_V, %tmp_5_75_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%rhs_V_76 = sext i8 %tmp_80 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 593 [1/1] (3.36ns)   --->   "%r_V_76 = mul i16 %lhs_V, %rhs_V_76" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_5_76_cast = sext i16 %r_V_76 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 595 [1/1] (3.02ns)   --->   "%acc_77_V_1 = add i25 %acc_77_V, %tmp_5_76_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%rhs_V_77 = sext i8 %tmp_81 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 597 [1/1] (3.36ns)   --->   "%r_V_77 = mul i16 %lhs_V, %rhs_V_77" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_5_77_cast = sext i16 %r_V_77 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 599 [1/1] (3.02ns)   --->   "%acc_78_V_1 = add i25 %acc_78_V, %tmp_5_77_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%rhs_V_78 = sext i8 %tmp_82 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 601 [1/1] (3.36ns)   --->   "%r_V_78 = mul i16 %lhs_V, %rhs_V_78" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_5_78_cast = sext i16 %r_V_78 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 603 [1/1] (3.02ns)   --->   "%acc_79_V_1 = add i25 %acc_79_V, %tmp_5_78_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%rhs_V_79 = sext i8 %tmp_83 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 605 [1/1] (3.36ns)   --->   "%r_V_79 = mul i16 %lhs_V, %rhs_V_79" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_5_79_cast = sext i16 %r_V_79 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 607 [1/1] (3.02ns)   --->   "%acc_80_V_1 = add i25 %acc_80_V, %tmp_5_79_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%rhs_V_80 = sext i8 %tmp_84 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 609 [1/1] (3.36ns)   --->   "%r_V_80 = mul i16 %lhs_V, %rhs_V_80" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_5_80_cast = sext i16 %r_V_80 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 611 [1/1] (3.02ns)   --->   "%acc_81_V_1 = add i25 %acc_81_V, %tmp_5_80_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%rhs_V_81 = sext i8 %tmp_85 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 613 [1/1] (3.36ns)   --->   "%r_V_81 = mul i16 %lhs_V, %rhs_V_81" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_5_81_cast = sext i16 %r_V_81 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 615 [1/1] (3.02ns)   --->   "%acc_82_V_1 = add i25 %acc_82_V, %tmp_5_81_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%rhs_V_82 = sext i8 %tmp_86 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 617 [1/1] (3.36ns)   --->   "%r_V_82 = mul i16 %lhs_V, %rhs_V_82" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_5_82_cast = sext i16 %r_V_82 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 619 [1/1] (3.02ns)   --->   "%acc_83_V_1 = add i25 %acc_83_V, %tmp_5_82_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%rhs_V_83 = sext i8 %tmp_87 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 621 [1/1] (3.36ns)   --->   "%r_V_83 = mul i16 %lhs_V, %rhs_V_83" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_5_83_cast = sext i16 %r_V_83 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 623 [1/1] (3.02ns)   --->   "%acc_84_V_1 = add i25 %acc_84_V, %tmp_5_83_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%rhs_V_84 = sext i8 %tmp_88 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 625 [1/1] (3.36ns)   --->   "%r_V_84 = mul i16 %lhs_V, %rhs_V_84" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_5_84_cast = sext i16 %r_V_84 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 627 [1/1] (3.02ns)   --->   "%acc_85_V_1 = add i25 %acc_85_V, %tmp_5_84_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%rhs_V_85 = sext i8 %tmp_89 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 629 [1/1] (3.36ns)   --->   "%r_V_85 = mul i16 %lhs_V, %rhs_V_85" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_5_85_cast = sext i16 %r_V_85 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 631 [1/1] (3.02ns)   --->   "%acc_86_V_1 = add i25 %acc_86_V, %tmp_5_85_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%rhs_V_86 = sext i8 %tmp_90 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 633 [1/1] (3.36ns)   --->   "%r_V_86 = mul i16 %lhs_V, %rhs_V_86" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_5_86_cast = sext i16 %r_V_86 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 635 [1/1] (3.02ns)   --->   "%acc_87_V_1 = add i25 %acc_87_V, %tmp_5_86_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%rhs_V_87 = sext i8 %tmp_91 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 637 [1/1] (3.36ns)   --->   "%r_V_87 = mul i16 %lhs_V, %rhs_V_87" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_5_87_cast = sext i16 %r_V_87 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 639 [1/1] (3.02ns)   --->   "%acc_88_V_1 = add i25 %acc_88_V, %tmp_5_87_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%rhs_V_88 = sext i8 %tmp_92 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 641 [1/1] (3.36ns)   --->   "%r_V_88 = mul i16 %lhs_V, %rhs_V_88" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_5_88_cast = sext i16 %r_V_88 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 643 [1/1] (3.02ns)   --->   "%acc_89_V_1 = add i25 %acc_89_V, %tmp_5_88_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%rhs_V_89 = sext i8 %tmp_93 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 645 [1/1] (3.36ns)   --->   "%r_V_89 = mul i16 %lhs_V, %rhs_V_89" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_5_89_cast = sext i16 %r_V_89 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 647 [1/1] (3.02ns)   --->   "%acc_90_V_1 = add i25 %acc_90_V, %tmp_5_89_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%rhs_V_90 = sext i8 %tmp_94 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 649 [1/1] (3.36ns)   --->   "%r_V_90 = mul i16 %lhs_V, %rhs_V_90" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_5_90_cast = sext i16 %r_V_90 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 651 [1/1] (3.02ns)   --->   "%acc_91_V_1 = add i25 %acc_91_V, %tmp_5_90_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%rhs_V_91 = sext i8 %tmp_95 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 653 [1/1] (3.36ns)   --->   "%r_V_91 = mul i16 %lhs_V, %rhs_V_91" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_5_91_cast = sext i16 %r_V_91 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 655 [1/1] (3.02ns)   --->   "%acc_92_V_1 = add i25 %acc_92_V, %tmp_5_91_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%rhs_V_92 = sext i8 %tmp_96 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 657 [1/1] (3.36ns)   --->   "%r_V_92 = mul i16 %lhs_V, %rhs_V_92" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_5_92_cast = sext i16 %r_V_92 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 659 [1/1] (3.02ns)   --->   "%acc_93_V_1 = add i25 %acc_93_V, %tmp_5_92_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%rhs_V_93 = sext i8 %tmp_97 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 661 [1/1] (3.36ns)   --->   "%r_V_93 = mul i16 %lhs_V, %rhs_V_93" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_5_93_cast = sext i16 %r_V_93 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 663 [1/1] (3.02ns)   --->   "%acc_94_V_1 = add i25 %acc_94_V, %tmp_5_93_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%rhs_V_94 = sext i8 %tmp_98 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 665 [1/1] (3.36ns)   --->   "%r_V_94 = mul i16 %lhs_V, %rhs_V_94" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_5_94_cast = sext i16 %r_V_94 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 667 [1/1] (3.02ns)   --->   "%acc_95_V_1 = add i25 %acc_95_V, %tmp_5_94_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%rhs_V_95 = sext i8 %tmp_99 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 669 [1/1] (3.36ns)   --->   "%r_V_95 = mul i16 %lhs_V, %rhs_V_95" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_5_95_cast = sext i16 %r_V_95 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 671 [1/1] (3.02ns)   --->   "%acc_96_V_1 = add i25 %acc_96_V, %tmp_5_95_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%rhs_V_96 = sext i8 %tmp_100 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 673 [1/1] (3.36ns)   --->   "%r_V_96 = mul i16 %lhs_V, %rhs_V_96" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_5_96_cast = sext i16 %r_V_96 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 675 [1/1] (3.02ns)   --->   "%acc_97_V_1 = add i25 %acc_97_V, %tmp_5_96_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%rhs_V_97 = sext i8 %tmp_101 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 677 [1/1] (3.36ns)   --->   "%r_V_97 = mul i16 %lhs_V, %rhs_V_97" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_5_97_cast = sext i16 %r_V_97 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 679 [1/1] (3.02ns)   --->   "%acc_98_V_1 = add i25 %acc_98_V, %tmp_5_97_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%rhs_V_98 = sext i8 %tmp_102 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 681 [1/1] (3.36ns)   --->   "%r_V_98 = mul i16 %lhs_V, %rhs_V_98" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_5_98_cast = sext i16 %r_V_98 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 683 [1/1] (3.02ns)   --->   "%acc_99_V_1 = add i25 %acc_99_V, %tmp_5_98_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%rhs_V_99 = sext i8 %tmp_103 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 685 [1/1] (3.36ns)   --->   "%r_V_99 = mul i16 %lhs_V, %rhs_V_99" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_5_99_cast = sext i16 %r_V_99 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 687 [1/1] (3.02ns)   --->   "%acc_100_V_1 = add i25 %acc_100_V, %tmp_5_99_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%rhs_V_100 = sext i8 %tmp_104 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 689 [1/1] (3.36ns)   --->   "%r_V_100 = mul i16 %lhs_V, %rhs_V_100" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_5_100_cast = sext i16 %r_V_100 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 691 [1/1] (3.02ns)   --->   "%acc_101_V_1 = add i25 %acc_101_V, %tmp_5_100_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%rhs_V_101 = sext i8 %tmp_105 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 693 [1/1] (3.36ns)   --->   "%r_V_101 = mul i16 %lhs_V, %rhs_V_101" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_5_101_cast = sext i16 %r_V_101 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 695 [1/1] (3.02ns)   --->   "%acc_102_V_1 = add i25 %acc_102_V, %tmp_5_101_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%rhs_V_102 = sext i8 %tmp_106 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 697 [1/1] (3.36ns)   --->   "%r_V_102 = mul i16 %lhs_V, %rhs_V_102" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_5_102_cast = sext i16 %r_V_102 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 699 [1/1] (3.02ns)   --->   "%acc_103_V_1 = add i25 %acc_103_V, %tmp_5_102_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%rhs_V_103 = sext i8 %tmp_107 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 701 [1/1] (3.36ns)   --->   "%r_V_103 = mul i16 %lhs_V, %rhs_V_103" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_5_103_cast = sext i16 %r_V_103 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 703 [1/1] (3.02ns)   --->   "%acc_104_V_1 = add i25 %acc_104_V, %tmp_5_103_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%rhs_V_104 = sext i8 %tmp_108 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 705 [1/1] (3.36ns)   --->   "%r_V_104 = mul i16 %lhs_V, %rhs_V_104" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_5_104_cast = sext i16 %r_V_104 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 707 [1/1] (3.02ns)   --->   "%acc_105_V_1 = add i25 %acc_105_V, %tmp_5_104_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%rhs_V_105 = sext i8 %tmp_109 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 709 [1/1] (3.36ns)   --->   "%r_V_105 = mul i16 %lhs_V, %rhs_V_105" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_5_105_cast = sext i16 %r_V_105 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 711 [1/1] (3.02ns)   --->   "%acc_106_V_1 = add i25 %acc_106_V, %tmp_5_105_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%rhs_V_106 = sext i8 %tmp_110 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 713 [1/1] (3.36ns)   --->   "%r_V_106 = mul i16 %lhs_V, %rhs_V_106" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_5_106_cast = sext i16 %r_V_106 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 715 [1/1] (3.02ns)   --->   "%acc_107_V_1 = add i25 %acc_107_V, %tmp_5_106_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%rhs_V_107 = sext i8 %tmp_111 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 717 [1/1] (3.36ns)   --->   "%r_V_107 = mul i16 %lhs_V, %rhs_V_107" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_5_107_cast = sext i16 %r_V_107 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 719 [1/1] (3.02ns)   --->   "%acc_108_V_1 = add i25 %acc_108_V, %tmp_5_107_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%rhs_V_108 = sext i8 %tmp_112 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 721 [1/1] (3.36ns)   --->   "%r_V_108 = mul i16 %lhs_V, %rhs_V_108" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_5_108_cast = sext i16 %r_V_108 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 723 [1/1] (3.02ns)   --->   "%acc_109_V_1 = add i25 %acc_109_V, %tmp_5_108_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%rhs_V_109 = sext i8 %tmp_113 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 725 [1/1] (3.36ns)   --->   "%r_V_109 = mul i16 %lhs_V, %rhs_V_109" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_5_109_cast = sext i16 %r_V_109 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 727 [1/1] (3.02ns)   --->   "%acc_110_V_1 = add i25 %acc_110_V, %tmp_5_109_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%rhs_V_110 = sext i8 %tmp_114 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 729 [1/1] (3.36ns)   --->   "%r_V_110 = mul i16 %lhs_V, %rhs_V_110" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_5_110_cast = sext i16 %r_V_110 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 731 [1/1] (3.02ns)   --->   "%acc_111_V_1 = add i25 %acc_111_V, %tmp_5_110_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%rhs_V_111 = sext i8 %tmp_115 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 733 [1/1] (3.36ns)   --->   "%r_V_111 = mul i16 %lhs_V, %rhs_V_111" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_5_111_cast = sext i16 %r_V_111 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 735 [1/1] (3.02ns)   --->   "%acc_112_V_1 = add i25 %acc_112_V, %tmp_5_111_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%rhs_V_112 = sext i8 %tmp_116 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 737 [1/1] (3.36ns)   --->   "%r_V_112 = mul i16 %lhs_V, %rhs_V_112" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_5_112_cast = sext i16 %r_V_112 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 739 [1/1] (3.02ns)   --->   "%acc_113_V_1 = add i25 %acc_113_V, %tmp_5_112_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%rhs_V_113 = sext i8 %tmp_117 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 741 [1/1] (3.36ns)   --->   "%r_V_113 = mul i16 %lhs_V, %rhs_V_113" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_5_113_cast = sext i16 %r_V_113 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 743 [1/1] (3.02ns)   --->   "%acc_114_V_1 = add i25 %acc_114_V, %tmp_5_113_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%rhs_V_114 = sext i8 %tmp_118 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 745 [1/1] (3.36ns)   --->   "%r_V_114 = mul i16 %lhs_V, %rhs_V_114" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_5_114_cast = sext i16 %r_V_114 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 747 [1/1] (3.02ns)   --->   "%acc_115_V_1 = add i25 %acc_115_V, %tmp_5_114_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%rhs_V_115 = sext i8 %tmp_119 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 749 [1/1] (3.36ns)   --->   "%r_V_115 = mul i16 %lhs_V, %rhs_V_115" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_5_115_cast = sext i16 %r_V_115 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 751 [1/1] (3.02ns)   --->   "%acc_116_V_1 = add i25 %acc_116_V, %tmp_5_115_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%rhs_V_116 = sext i8 %tmp_120 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 753 [1/1] (3.36ns)   --->   "%r_V_116 = mul i16 %lhs_V, %rhs_V_116" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_5_116_cast = sext i16 %r_V_116 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 755 [1/1] (3.02ns)   --->   "%acc_117_V_1 = add i25 %acc_117_V, %tmp_5_116_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%rhs_V_117 = sext i8 %tmp_121 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 757 [1/1] (3.36ns)   --->   "%r_V_117 = mul i16 %lhs_V, %rhs_V_117" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_5_117_cast = sext i16 %r_V_117 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 759 [1/1] (3.02ns)   --->   "%acc_118_V_1 = add i25 %acc_118_V, %tmp_5_117_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%rhs_V_118 = sext i8 %tmp_122 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 761 [1/1] (3.36ns)   --->   "%r_V_118 = mul i16 %lhs_V, %rhs_V_118" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_5_118_cast = sext i16 %r_V_118 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 763 [1/1] (3.02ns)   --->   "%acc_119_V_1 = add i25 %acc_119_V, %tmp_5_118_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%rhs_V_119 = sext i8 %tmp_123 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 765 [1/1] (3.36ns)   --->   "%r_V_119 = mul i16 %lhs_V, %rhs_V_119" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_5_119_cast = sext i16 %r_V_119 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 767 [1/1] (3.02ns)   --->   "%acc_120_V_1 = add i25 %acc_120_V, %tmp_5_119_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%rhs_V_120 = sext i8 %tmp_124 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 769 [1/1] (3.36ns)   --->   "%r_V_120 = mul i16 %lhs_V, %rhs_V_120" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_5_120_cast = sext i16 %r_V_120 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 771 [1/1] (3.02ns)   --->   "%acc_121_V_1 = add i25 %acc_121_V, %tmp_5_120_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%rhs_V_121 = sext i8 %tmp_125 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 773 [1/1] (3.36ns)   --->   "%r_V_121 = mul i16 %lhs_V, %rhs_V_121" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_5_121_cast = sext i16 %r_V_121 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 775 [1/1] (3.02ns)   --->   "%acc_122_V_1 = add i25 %acc_122_V, %tmp_5_121_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "%rhs_V_122 = sext i8 %tmp_126 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 777 [1/1] (3.36ns)   --->   "%r_V_122 = mul i16 %lhs_V, %rhs_V_122" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_5_122_cast = sext i16 %r_V_122 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 779 [1/1] (3.02ns)   --->   "%acc_123_V_1 = add i25 %acc_123_V, %tmp_5_122_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%rhs_V_123 = sext i8 %tmp_127 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 781 [1/1] (3.36ns)   --->   "%r_V_123 = mul i16 %lhs_V, %rhs_V_123" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_5_123_cast = sext i16 %r_V_123 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 783 [1/1] (3.02ns)   --->   "%acc_124_V_1 = add i25 %acc_124_V, %tmp_5_123_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%rhs_V_124 = sext i8 %tmp_128 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 785 [1/1] (3.36ns)   --->   "%r_V_124 = mul i16 %lhs_V, %rhs_V_124" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_5_124_cast = sext i16 %r_V_124 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 787 [1/1] (3.02ns)   --->   "%acc_125_V_1 = add i25 %acc_125_V, %tmp_5_124_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%rhs_V_125 = sext i8 %tmp_129 to i16" [mnist/linear_activation.hpp:29]
ST_4 : Operation 789 [1/1] (3.36ns)   --->   "%r_V_125 = mul i16 %lhs_V, %rhs_V_125" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_5_125_cast = sext i16 %r_V_125 to i25" [mnist/linear_activation.hpp:29]
ST_4 : Operation 791 [1/1] (3.02ns)   --->   "%acc_126_V_1 = add i25 %acc_126_V, %tmp_5_125_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%rhs_V_126_cast = sext i6 %tmp_130 to i14" [mnist/linear_activation.hpp:29]
ST_4 : Operation 793 [1/1] (3.36ns)   --->   "%r_V_126 = mul i14 %rhs_V_126_cast, %lhs_V_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_5_126_cast = sext i14 %r_V_126 to i23" [mnist/linear_activation.hpp:29]
ST_4 : Operation 795 [1/1] (3.02ns)   --->   "%acc_127_V_1 = add i23 %acc_127_V, %tmp_5_126_cast" [mnist/linear_activation.hpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [mnist/linear_activation.hpp:31]
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "br label %.preheader93" [mnist/linear_activation.hpp:24]

 <State 5> : 1.77ns
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%acc_127_V_0_cast = sext i23 %acc_127_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%acc_126_V_0_cast = sext i25 %acc_126_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%acc_125_V_0_cast = sext i25 %acc_125_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%acc_124_V_0_cast = sext i25 %acc_124_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%acc_123_V_0_cast = sext i25 %acc_123_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%acc_122_V_0_cast = sext i25 %acc_122_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%acc_121_V_0_cast = sext i25 %acc_121_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%acc_120_V_0_cast = sext i25 %acc_120_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%acc_119_V_0_cast = sext i25 %acc_119_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%acc_118_V_0_cast = sext i25 %acc_118_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%acc_117_V_0_cast = sext i25 %acc_117_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%acc_116_V_0_cast = sext i25 %acc_116_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%acc_115_V_0_cast = sext i25 %acc_115_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%acc_114_V_0_cast = sext i25 %acc_114_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%acc_113_V_0_cast = sext i25 %acc_113_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%acc_112_V_0_cast = sext i25 %acc_112_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%acc_111_V_0_cast = sext i25 %acc_111_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%acc_110_V_0_cast = sext i25 %acc_110_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%acc_109_V_0_cast = sext i25 %acc_109_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%acc_108_V_0_cast = sext i25 %acc_108_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%acc_107_V_0_cast = sext i25 %acc_107_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%acc_106_V_0_cast = sext i25 %acc_106_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%acc_105_V_0_cast = sext i25 %acc_105_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%acc_104_V_0_cast = sext i25 %acc_104_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%acc_103_V_0_cast = sext i25 %acc_103_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "%acc_102_V_0_cast = sext i25 %acc_102_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%acc_101_V_0_cast = sext i25 %acc_101_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%acc_100_V_0_cast = sext i25 %acc_100_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 826 [1/1] (0.00ns)   --->   "%acc_99_V_0_cast = sext i25 %acc_99_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%acc_98_V_0_cast = sext i25 %acc_98_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 828 [1/1] (0.00ns)   --->   "%acc_97_V_0_cast = sext i25 %acc_97_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%acc_96_V_0_cast = sext i25 %acc_96_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%acc_95_V_0_cast = sext i25 %acc_95_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 831 [1/1] (0.00ns)   --->   "%acc_94_V_0_cast = sext i25 %acc_94_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%acc_93_V_0_cast = sext i25 %acc_93_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%acc_92_V_0_cast = sext i25 %acc_92_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%acc_91_V_0_cast = sext i25 %acc_91_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%acc_90_V_0_cast = sext i25 %acc_90_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%acc_89_V_0_cast = sext i25 %acc_89_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%acc_88_V_0_cast = sext i25 %acc_88_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%acc_87_V_0_cast = sext i25 %acc_87_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%acc_86_V_0_cast = sext i25 %acc_86_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%acc_85_V_0_cast = sext i25 %acc_85_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "%acc_84_V_0_cast = sext i25 %acc_84_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%acc_83_V_0_cast = sext i25 %acc_83_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%acc_82_V_0_cast = sext i25 %acc_82_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%acc_81_V_0_cast = sext i25 %acc_81_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%acc_80_V_0_cast = sext i25 %acc_80_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 846 [1/1] (0.00ns)   --->   "%acc_79_V_0_cast = sext i25 %acc_79_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%acc_78_V_0_cast = sext i25 %acc_78_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%acc_77_V_0_cast = sext i25 %acc_77_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%acc_76_V_0_cast = sext i25 %acc_76_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%acc_75_V_0_cast = sext i25 %acc_75_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "%acc_74_V_0_cast = sext i25 %acc_74_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%acc_73_V_0_cast = sext i25 %acc_73_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%acc_72_V_0_cast = sext i25 %acc_72_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%acc_71_V_0_cast = sext i25 %acc_71_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%acc_70_V_0_cast = sext i25 %acc_70_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 856 [1/1] (0.00ns)   --->   "%acc_69_V_0_cast = sext i25 %acc_69_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%acc_68_V_0_cast = sext i25 %acc_68_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%acc_67_V_0_cast = sext i25 %acc_67_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%acc_66_V_0_cast = sext i25 %acc_66_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%acc_65_V_0_cast = sext i25 %acc_65_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 861 [1/1] (0.00ns)   --->   "%acc_64_V_0_cast = sext i25 %acc_64_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%acc_63_V_0_cast = sext i25 %acc_63_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 863 [1/1] (0.00ns)   --->   "%acc_62_V_0_cast = sext i25 %acc_62_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%acc_61_V_0_cast = sext i25 %acc_61_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "%acc_60_V_0_cast = sext i25 %acc_60_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%acc_59_V_0_cast = sext i25 %acc_59_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 867 [1/1] (0.00ns)   --->   "%acc_58_V_0_cast = sext i25 %acc_58_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%acc_57_V_0_cast = sext i25 %acc_57_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 869 [1/1] (0.00ns)   --->   "%acc_56_V_0_cast = sext i25 %acc_56_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 870 [1/1] (0.00ns)   --->   "%acc_55_V_0_cast = sext i25 %acc_55_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 871 [1/1] (0.00ns)   --->   "%acc_54_V_0_cast = sext i25 %acc_54_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%acc_53_V_0_cast = sext i25 %acc_53_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%acc_52_V_0_cast = sext i25 %acc_52_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 874 [1/1] (0.00ns)   --->   "%acc_51_V_0_cast = sext i25 %acc_51_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%acc_50_V_0_cast = sext i25 %acc_50_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 876 [1/1] (0.00ns)   --->   "%acc_49_V_0_cast = sext i25 %acc_49_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%acc_48_V_0_cast = sext i25 %acc_48_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%acc_47_V_0_cast = sext i25 %acc_47_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 879 [1/1] (0.00ns)   --->   "%acc_46_V_0_cast = sext i25 %acc_46_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%acc_45_V_0_cast = sext i25 %acc_45_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "%acc_44_V_0_cast = sext i25 %acc_44_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 882 [1/1] (0.00ns)   --->   "%acc_43_V_0_cast = sext i25 %acc_43_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 883 [1/1] (0.00ns)   --->   "%acc_42_V_0_cast = sext i25 %acc_42_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%acc_41_V_0_cast = sext i25 %acc_41_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 885 [1/1] (0.00ns)   --->   "%acc_40_V_0_cast = sext i25 %acc_40_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 886 [1/1] (0.00ns)   --->   "%acc_39_V_0_cast = sext i25 %acc_39_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "%acc_38_V_0_cast = sext i25 %acc_38_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 888 [1/1] (0.00ns)   --->   "%acc_37_V_0_cast = sext i25 %acc_37_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%acc_36_V_0_cast = sext i25 %acc_36_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%acc_35_V_0_cast = sext i25 %acc_35_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 891 [1/1] (0.00ns)   --->   "%acc_34_V_0_cast = sext i25 %acc_34_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 892 [1/1] (0.00ns)   --->   "%acc_33_V_0_cast = sext i25 %acc_33_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "%acc_32_V_0_cast = sext i25 %acc_32_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 894 [1/1] (0.00ns)   --->   "%acc_31_V_0_cast = sext i25 %acc_31_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "%acc_30_V_0_cast = sext i25 %acc_30_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%acc_29_V_0_cast = sext i25 %acc_29_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 897 [1/1] (0.00ns)   --->   "%acc_28_V_0_cast = sext i25 %acc_28_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 898 [1/1] (0.00ns)   --->   "%acc_27_V_0_cast = sext i25 %acc_27_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%acc_26_V_0_cast = sext i25 %acc_26_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 900 [1/1] (0.00ns)   --->   "%acc_25_V_0_cast = sext i25 %acc_25_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "%acc_24_V_0_cast = sext i25 %acc_24_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%acc_23_V_0_cast = sext i25 %acc_23_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 903 [1/1] (0.00ns)   --->   "%acc_22_V_0_cast = sext i25 %acc_22_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%acc_21_V_0_cast = sext i25 %acc_21_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 905 [1/1] (0.00ns)   --->   "%acc_20_V_0_cast = sext i25 %acc_20_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 906 [1/1] (0.00ns)   --->   "%acc_19_V_0_cast = sext i25 %acc_19_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%acc_18_V_0_cast = sext i25 %acc_18_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%acc_17_V_0_cast = sext i25 %acc_17_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%acc_16_V_0_cast = sext i25 %acc_16_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%acc_15_V_0_cast = sext i25 %acc_15_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%acc_14_V_0_cast = sext i25 %acc_14_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%acc_13_V_0_cast = sext i25 %acc_13_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%acc_12_V_0_cast = sext i25 %acc_12_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%acc_11_V_0_cast = sext i25 %acc_11_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%acc_10_V_0_cast = sext i25 %acc_10_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%acc_9_V_0_cast = sext i25 %acc_9_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%acc_8_V_0_cast = sext i25 %acc_8_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%acc_7_V_0_cast = sext i25 %acc_7_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%acc_6_V_0_cast = sext i25 %acc_6_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%acc_5_V_0_cast = sext i25 %acc_5_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%acc_4_V_0_cast = sext i25 %acc_4_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%acc_3_V_0_cast = sext i25 %acc_3_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%acc_2_V_0_cast = sext i25 %acc_2_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%acc_1_V_0_cast = sext i25 %acc_1_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%acc_0_V_0_cast = sext i25 %acc_0_V to i32" [mnist/linear_activation.hpp:24]
ST_5 : Operation 926 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 6> : 4.23ns
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%ires = phi i8 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]"
ST_6 : Operation 928 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %ires, -128" [mnist/linear_activation.hpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 929 [1/1] (1.91ns)   --->   "%ires_1 = add i8 %ires, 1" [mnist/linear_activation.hpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [mnist/linear_activation.hpp:33]
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %ires to i64" [mnist/linear_activation.hpp:35]
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%L1_BIAS_V_addr = getelementptr [128 x i5]* @L1_BIAS_V, i64 0, i64 %tmp_1" [mnist/linear_activation.hpp:35]
ST_6 : Operation 933 [2/2] (3.25ns)   --->   "%L1_BIAS_V_load = load i5* %L1_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i8 %ires to i7" [mnist/linear_activation.hpp:33]
ST_6 : Operation 935 [1/1] (4.23ns)   --->   "%tmp_132 = call i32 @_ssdm_op_Mux.ap_auto.128i32.i7(i32 %acc_0_V_0_cast, i32 %acc_1_V_0_cast, i32 %acc_2_V_0_cast, i32 %acc_3_V_0_cast, i32 %acc_4_V_0_cast, i32 %acc_5_V_0_cast, i32 %acc_6_V_0_cast, i32 %acc_7_V_0_cast, i32 %acc_8_V_0_cast, i32 %acc_9_V_0_cast, i32 %acc_10_V_0_cast, i32 %acc_11_V_0_cast, i32 %acc_12_V_0_cast, i32 %acc_13_V_0_cast, i32 %acc_14_V_0_cast, i32 %acc_15_V_0_cast, i32 %acc_16_V_0_cast, i32 %acc_17_V_0_cast, i32 %acc_18_V_0_cast, i32 %acc_19_V_0_cast, i32 %acc_20_V_0_cast, i32 %acc_21_V_0_cast, i32 %acc_22_V_0_cast, i32 %acc_23_V_0_cast, i32 %acc_24_V_0_cast, i32 %acc_25_V_0_cast, i32 %acc_26_V_0_cast, i32 %acc_27_V_0_cast, i32 %acc_28_V_0_cast, i32 %acc_29_V_0_cast, i32 %acc_30_V_0_cast, i32 %acc_31_V_0_cast, i32 %acc_32_V_0_cast, i32 %acc_33_V_0_cast, i32 %acc_34_V_0_cast, i32 %acc_35_V_0_cast, i32 %acc_36_V_0_cast, i32 %acc_37_V_0_cast, i32 %acc_38_V_0_cast, i32 %acc_39_V_0_cast, i32 %acc_40_V_0_cast, i32 %acc_41_V_0_cast, i32 %acc_42_V_0_cast, i32 %acc_43_V_0_cast, i32 %acc_44_V_0_cast, i32 %acc_45_V_0_cast, i32 %acc_46_V_0_cast, i32 %acc_47_V_0_cast, i32 %acc_48_V_0_cast, i32 %acc_49_V_0_cast, i32 %acc_50_V_0_cast, i32 %acc_51_V_0_cast, i32 %acc_52_V_0_cast, i32 %acc_53_V_0_cast, i32 %acc_54_V_0_cast, i32 %acc_55_V_0_cast, i32 %acc_56_V_0_cast, i32 %acc_57_V_0_cast, i32 %acc_58_V_0_cast, i32 %acc_59_V_0_cast, i32 %acc_60_V_0_cast, i32 %acc_61_V_0_cast, i32 %acc_62_V_0_cast, i32 %acc_63_V_0_cast, i32 %acc_64_V_0_cast, i32 %acc_65_V_0_cast, i32 %acc_66_V_0_cast, i32 %acc_67_V_0_cast, i32 %acc_68_V_0_cast, i32 %acc_69_V_0_cast, i32 %acc_70_V_0_cast, i32 %acc_71_V_0_cast, i32 %acc_72_V_0_cast, i32 %acc_73_V_0_cast, i32 %acc_74_V_0_cast, i32 %acc_75_V_0_cast, i32 %acc_76_V_0_cast, i32 %acc_77_V_0_cast, i32 %acc_78_V_0_cast, i32 %acc_79_V_0_cast, i32 %acc_80_V_0_cast, i32 %acc_81_V_0_cast, i32 %acc_82_V_0_cast, i32 %acc_83_V_0_cast, i32 %acc_84_V_0_cast, i32 %acc_85_V_0_cast, i32 %acc_86_V_0_cast, i32 %acc_87_V_0_cast, i32 %acc_88_V_0_cast, i32 %acc_89_V_0_cast, i32 %acc_90_V_0_cast, i32 %acc_91_V_0_cast, i32 %acc_92_V_0_cast, i32 %acc_93_V_0_cast, i32 %acc_94_V_0_cast, i32 %acc_95_V_0_cast, i32 %acc_96_V_0_cast, i32 %acc_97_V_0_cast, i32 %acc_98_V_0_cast, i32 %acc_99_V_0_cast, i32 %acc_100_V_0_cast, i32 %acc_101_V_0_cast, i32 %acc_102_V_0_cast, i32 %acc_103_V_0_cast, i32 %acc_104_V_0_cast, i32 %acc_105_V_0_cast, i32 %acc_106_V_0_cast, i32 %acc_107_V_0_cast, i32 %acc_108_V_0_cast, i32 %acc_109_V_0_cast, i32 %acc_110_V_0_cast, i32 %acc_111_V_0_cast, i32 %acc_112_V_0_cast, i32 %acc_113_V_0_cast, i32 %acc_114_V_0_cast, i32 %acc_115_V_0_cast, i32 %acc_116_V_0_cast, i32 %acc_117_V_0_cast, i32 %acc_118_V_0_cast, i32 %acc_119_V_0_cast, i32 %acc_120_V_0_cast, i32 %acc_121_V_0_cast, i32 %acc_122_V_0_cast, i32 %acc_123_V_0_cast, i32 %acc_124_V_0_cast, i32 %acc_125_V_0_cast, i32 %acc_126_V_0_cast, i32 %acc_127_V_0_cast, i7 %tmp_133)" [mnist/linear_activation.hpp:24]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.81ns
ST_7 : Operation 936 [1/2] (3.25ns)   --->   "%L1_BIAS_V_load = load i5* %L1_BIAS_V_addr, align 1" [mnist/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_7 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_2 = sext i5 %L1_BIAS_V_load to i32" [mnist/linear_activation.hpp:35]
ST_7 : Operation 938 [1/1] (2.55ns)   --->   "%tmp_V = add i32 %tmp_132, %tmp_2" [mnist/linear_activation.hpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.63ns
ST_8 : Operation 939 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_8 : Operation 940 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [mnist/linear_activation.hpp:33]
ST_8 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)" [mnist/linear_activation.hpp:33]
ST_8 : Operation 942 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [mnist/linear_activation.hpp:34]
ST_8 : Operation 943 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %data_out_V_V, i32 %tmp_V)" [mnist/linear_activation.hpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_8 : Operation 944 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_131)" [mnist/linear_activation.hpp:36]
ST_8 : Operation 945 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist/linear_activation.hpp:33]

 <State 9> : 0.00ns
ST_9 : Operation 946 [1/1] (0.00ns)   --->   "ret void" [mnist/linear_activation.hpp:37]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[127].V') with incoming values : ('acc[127].V', mnist/linear_activation.hpp:29) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', mnist/linear_activation.hpp:24) [137]  (0 ns)
	'getelementptr' operation ('L1_WEIGHTS_V_addr', mnist/linear_activation.hpp:29) [150]  (0 ns)
	'load' operation ('L1_WEIGHTS_V_load', mnist/linear_activation.hpp:29) on array 'L1_WEIGHTS_V' [151]  (3.25 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'data_in_V_V' (mnist/linear_activation.hpp:26) [146]  (3.63 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r_V', mnist/linear_activation.hpp:29) [154]  (3.36 ns)
	'add' operation ('acc[0].V', mnist/linear_activation.hpp:29) [156]  (3.02 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [925]  (1.77 ns)

 <State 6>: 4.23ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', mnist/linear_activation.hpp:33) [925]  (0 ns)
	'mux' operation ('tmp_132', mnist/linear_activation.hpp:24) [938]  (4.23 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'load' operation ('L1_BIAS_V_load', mnist/linear_activation.hpp:35) on array 'L1_BIAS_V' [936]  (3.25 ns)
	'add' operation ('tmp.V', mnist/linear_activation.hpp:35) [940]  (2.55 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo write on port 'data_out_V_V' (mnist/linear_activation.hpp:35) [941]  (3.63 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
