  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/ece527/fp_vitis/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/ece527/fp_vitis/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/ece527/fp_vitis/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/ece527/fp_vitis/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.cpp' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/ece527/fp_vitis/hls_component/autoencoder.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.h' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/ece527/fp_vitis/hls_component/autoencoder.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/input_data.dat' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/li/Downloads/input_data.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/output_hls.dat' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/li/Downloads/output_hls.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/output_keras.dat' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/li/Downloads/output_keras.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/ece527/fp_vitis/hls_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=data.h' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/ece527/fp_vitis/hls_component/data.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=tiny_autoencoder' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/ece527/fp_vitis/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
