<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
1490 }
1491 
1492 void MacroAssembler::null_check(Register reg, int offset) {
1493   if (needs_explicit_null_check(offset)) {
1494     // provoke OS NULL exception if reg = NULL by
1495     // accessing M[reg] w/o changing any registers
1496     // NOTE: this is plenty to provoke a segv
1497     ldr(zr, Address(reg));
1498   } else {
1499     // nothing to do, (later) access of M[reg + offset]
1500     // will provoke OS NULL exception if reg = NULL
1501   }
1502 }
1503 
1504 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1505   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1506   andr(temp_reg, temp_reg, JVM_ACC_VALUE);
1507   cbnz(temp_reg, is_value);
1508 }
1509 
<span class="line-modified">1510 void MacroAssembler::test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable) {</span>
1511   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1512   tbnz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, is_flattenable);</span>
1513 }
1514 
<span class="line-modified">1515 void MacroAssembler::test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; not_flattenable) {</span>
1516   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1517   tbz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, not_flattenable);</span>
1518 }
1519 
1520 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
1521   (void) temp_reg; // keep signature uniform with x86
1522   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1523 }
1524 
1525 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1526   load_storage_props(temp_reg, oop);
1527   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1528   cbnz(temp_reg, is_flattened_array);
1529 }
1530 
1531 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1532   load_storage_props(temp_reg, oop);
1533   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1534   cbnz(temp_reg, is_null_free_array);
1535 }
1536 
1537 // MacroAssembler protected routines needed to implement
</pre>
</td>
<td>
<hr />
<pre>
1490 }
1491 
1492 void MacroAssembler::null_check(Register reg, int offset) {
1493   if (needs_explicit_null_check(offset)) {
1494     // provoke OS NULL exception if reg = NULL by
1495     // accessing M[reg] w/o changing any registers
1496     // NOTE: this is plenty to provoke a segv
1497     ldr(zr, Address(reg));
1498   } else {
1499     // nothing to do, (later) access of M[reg + offset]
1500     // will provoke OS NULL exception if reg = NULL
1501   }
1502 }
1503 
1504 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1505   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1506   andr(temp_reg, temp_reg, JVM_ACC_VALUE);
1507   cbnz(temp_reg, is_value);
1508 }
1509 
<span class="line-modified">1510 void MacroAssembler::test_field_is_inline(Register flags, Register temp_reg, Label&amp; is_inline) {</span>
1511   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1512   tbnz(flags, ConstantPoolCacheEntry::is_inline_field_shift, is_inline);</span>
1513 }
1514 
<span class="line-modified">1515 void MacroAssembler::test_field_is_not_inline(Register flags, Register temp_reg, Label&amp; not_inline) {</span>
1516   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1517   tbz(flags, ConstantPoolCacheEntry::is_inline_field_shift, not_inline);</span>
1518 }
1519 
1520 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
1521   (void) temp_reg; // keep signature uniform with x86
1522   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1523 }
1524 
1525 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1526   load_storage_props(temp_reg, oop);
1527   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1528   cbnz(temp_reg, is_flattened_array);
1529 }
1530 
1531 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1532   load_storage_props(temp_reg, oop);
1533   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1534   cbnz(temp_reg, is_null_free_array);
1535 }
1536 
1537 // MacroAssembler protected routines needed to implement
</pre>
</td>
</tr>
</table>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>