 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Fri Dec 27 18:16:18 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: ram_dataout[2]
              (input port clocked by clk)
  Endpoint: iControl/ALU/res_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  ram_dataout[2] (in)                                     0.00       0.20 r
  U1946/ZN (INVD18BWP12T)                                 0.00       0.20 f
  U2240/ZN (TPNR2D2BWP12T)                                0.02       0.22 r
  U2048/Z (OA211D4BWP12T)                                 0.07       0.29 r
  U1721/ZN (TPND2D8BWP12T)                                0.02       0.31 f
  U1720/ZN (TPOAI22D1BWP12T)                              0.04       0.35 r
  U1052/ZN (INVD1BWP12T)                                  0.02       0.37 f
  U1051/ZN (ND2D1BWP12T)                                  0.02       0.39 r
  U2050/ZN (CKND2BWP12T)                                  0.01       0.40 f
  U847/Z (AN2XD2BWP12T)                                   0.03       0.43 f
  U1556/ZN (ND4D2BWP12T)                                  0.02       0.45 r
  U911/ZN (INR3XD1BWP12T)                                 0.02       0.47 f
  U1167/ZN (ND3D1BWP12T)                                  0.02       0.49 r
  iControl/ALU/res_reg[5]/D (DFCNQD2BWP12T)               0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.60       0.60
  clock network delay (ideal)                             0.00       0.60
  clock uncertainty                                      -0.08       0.52
  iControl/ALU/res_reg[5]/CP (DFCNQD2BWP12T)              0.00       0.52 r
  library setup time                                     -0.03       0.49
  data required time                                                 0.49
  --------------------------------------------------------------------------
  data required time                                                 0.49
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Fri Dec 27 18:16:18 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: iControl/ALU/flag_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iControl/REG/registers_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iControl/ALU/flag_reg[0]/CP (EDFCNQD2BWP12T)            0.00       0.00 r
  iControl/ALU/flag_reg[0]/Q (EDFCNQD2BWP12T)             0.10       0.10 f
  U2208/Z (AN2XD0BWP12T)                                  0.04       0.14 f
  iControl/REG/registers_reg[6][0]/D (DFCNQD1BWP12T)      0.00       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.08       0.08
  iControl/REG/registers_reg[6][0]/CP (DFCNQD1BWP12T)     0.00       0.08 r
  library hold time                                       0.02       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
