// Seed: 3461036578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  assign module_1.id_2 = 0;
  input wire id_6;
  inout wor id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri   _id_3
    , id_7,
    output wand  id_4,
    input  wire  id_5
);
  wire id_8;
  wire id_9;
  or primCall (id_4, id_0, id_5, id_9);
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8
  );
  wire [id_3 : -1] id_10;
  wire [1 : 1] id_11;
  logic [-1 : 1] id_12;
endmodule
