#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001248d9b24f0 .scope module, "tb_Or16_using_NAND" "tb_Or16_using_NAND" 2 3;
 .timescale -9 -12;
v000001248da12710_0 .var "a", 15 0;
v000001248da116d0_0 .var "b", 15 0;
v000001248da113b0_0 .var "expected_output", 15 0;
v000001248da11130_0 .var/i "i", 31 0;
v000001248da11590_0 .net "out", 15 0, L_000001248da18c80;  1 drivers
v000001248da10eb0_0 .var/i "output_file", 31 0;
S_000001248d9b2680 .scope module, "uut" "Or16_using_NAND" 2 13, 3 1 0, S_000001248d9b24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
v000001248da109b0_0 .net "a", 15 0, v000001248da12710_0;  1 drivers
v000001248da12170_0 .net "b", 15 0, v000001248da116d0_0;  1 drivers
v000001248da11770_0 .net "nand_out", 15 0, L_000001248da19d60;  1 drivers
v000001248da11bd0_0 .net "out", 15 0, L_000001248da18c80;  alias, 1 drivers
L_000001248da12850 .part v000001248da12710_0, 0, 1;
L_000001248da127b0 .part v000001248da116d0_0, 0, 1;
L_000001248da10a50 .part L_000001248da19d60, 0, 1;
L_000001248da12210 .part v000001248da12710_0, 1, 1;
L_000001248da11db0 .part v000001248da116d0_0, 1, 1;
L_000001248da11d10 .part L_000001248da19d60, 1, 1;
L_000001248da10af0 .part v000001248da12710_0, 2, 1;
L_000001248da11c70 .part v000001248da116d0_0, 2, 1;
L_000001248da11450 .part L_000001248da19d60, 2, 1;
L_000001248da10ff0 .part v000001248da12710_0, 3, 1;
L_000001248da10b90 .part v000001248da116d0_0, 3, 1;
L_000001248da11e50 .part L_000001248da19d60, 3, 1;
L_000001248da10c30 .part v000001248da12710_0, 4, 1;
L_000001248da12030 .part v000001248da116d0_0, 4, 1;
L_000001248da11ef0 .part L_000001248da19d60, 4, 1;
L_000001248da11630 .part v000001248da12710_0, 5, 1;
L_000001248da11090 .part v000001248da116d0_0, 5, 1;
L_000001248da11810 .part L_000001248da19d60, 5, 1;
L_000001248da11950 .part v000001248da12710_0, 6, 1;
L_000001248da10d70 .part v000001248da116d0_0, 6, 1;
L_000001248da11f90 .part L_000001248da19d60, 6, 1;
L_000001248da122b0 .part v000001248da12710_0, 7, 1;
L_000001248da10e10 .part v000001248da116d0_0, 7, 1;
L_000001248da111d0 .part L_000001248da19d60, 7, 1;
L_000001248da11270 .part v000001248da12710_0, 8, 1;
L_000001248da11310 .part v000001248da116d0_0, 8, 1;
L_000001248da118b0 .part L_000001248da19d60, 8, 1;
L_000001248da119f0 .part v000001248da12710_0, 9, 1;
L_000001248da11a90 .part v000001248da116d0_0, 9, 1;
L_000001248da1a440 .part L_000001248da19d60, 9, 1;
L_000001248da19f40 .part v000001248da12710_0, 10, 1;
L_000001248da19220 .part v000001248da116d0_0, 10, 1;
L_000001248da1a4e0 .part L_000001248da19d60, 10, 1;
L_000001248da1a120 .part v000001248da12710_0, 11, 1;
L_000001248da18a00 .part v000001248da116d0_0, 11, 1;
L_000001248da19360 .part L_000001248da19d60, 11, 1;
L_000001248da1a620 .part v000001248da12710_0, 12, 1;
L_000001248da1a6c0 .part v000001248da116d0_0, 12, 1;
L_000001248da18dc0 .part L_000001248da19d60, 12, 1;
L_000001248da18be0 .part v000001248da12710_0, 13, 1;
L_000001248da1a580 .part v000001248da116d0_0, 13, 1;
L_000001248da1a080 .part L_000001248da19d60, 13, 1;
L_000001248da19fe0 .part v000001248da12710_0, 14, 1;
L_000001248da19e00 .part v000001248da116d0_0, 14, 1;
L_000001248da19a40 .part L_000001248da19d60, 14, 1;
LS_000001248da19d60_0_0 .concat8 [ 1 1 1 1], L_000001248d99c200, L_000001248da151b0, L_000001248da14b20, L_000001248da15370;
LS_000001248da19d60_0_4 .concat8 [ 1 1 1 1], L_000001248da14a40, L_000001248da15300, L_000001248da14c00, L_000001248da14ff0;
LS_000001248da19d60_0_8 .concat8 [ 1 1 1 1], L_000001248da15060, L_000001248da14810, L_000001248da1b3d0, L_000001248da1af00;
LS_000001248da19d60_0_12 .concat8 [ 1 1 1 1], L_000001248da1b6e0, L_000001248da1b590, L_000001248da1b600, L_000001248da1b130;
L_000001248da19d60 .concat8 [ 4 4 4 4], LS_000001248da19d60_0_0, LS_000001248da19d60_0_4, LS_000001248da19d60_0_8, LS_000001248da19d60_0_12;
L_000001248da1a8a0 .part v000001248da12710_0, 15, 1;
L_000001248da192c0 .part v000001248da116d0_0, 15, 1;
LS_000001248da18c80_0_0 .concat8 [ 1 1 1 1], L_000001248d99c3c0, L_000001248da14b90, L_000001248da14730, L_000001248da149d0;
LS_000001248da18c80_0_4 .concat8 [ 1 1 1 1], L_000001248da145e0, L_000001248da14d50, L_000001248da148f0, L_000001248da147a0;
LS_000001248da18c80_0_8 .concat8 [ 1 1 1 1], L_000001248da146c0, L_000001248da14880, L_000001248da1ab80, L_000001248da1ae90;
LS_000001248da18c80_0_12 .concat8 [ 1 1 1 1], L_000001248da1ab10, L_000001248da1ae20, L_000001248da1afe0, L_000001248da1acd0;
L_000001248da18c80 .concat8 [ 4 4 4 4], LS_000001248da18c80_0_0, LS_000001248da18c80_0_4, LS_000001248da18c80_0_8, LS_000001248da18c80_0_12;
L_000001248da19720 .part L_000001248da19d60, 15, 1;
S_000001248d996a80 .scope generate, "nand_gates[0]" "nand_gates[0]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af2a0 .param/l "i" 0 3 12, +C4<00>;
L_000001248d99c4a0 .functor NOT 1, L_000001248da12850, C4<0>, C4<0>, C4<0>;
L_000001248d99c0b0 .functor NOT 1, L_000001248da127b0, C4<0>, C4<0>, C4<0>;
L_000001248d99c200 .functor AND 1, L_000001248d99c4a0, L_000001248d99c0b0, C4<1>, C4<1>;
L_000001248d99c3c0 .functor NOT 1, L_000001248da10a50, C4<0>, C4<0>, C4<0>;
v000001248d9aa550_0 .net *"_ivl_0", 0 0, L_000001248da12850;  1 drivers
v000001248d9a9010_0 .net *"_ivl_1", 0 0, L_000001248d99c4a0;  1 drivers
v000001248d9a90b0_0 .net *"_ivl_3", 0 0, L_000001248da127b0;  1 drivers
v000001248d9a96f0_0 .net *"_ivl_4", 0 0, L_000001248d99c0b0;  1 drivers
v000001248d9a8b10_0 .net *"_ivl_6", 0 0, L_000001248d99c200;  1 drivers
v000001248d9a9c90_0 .net *"_ivl_8", 0 0, L_000001248da10a50;  1 drivers
v000001248d9a8e30_0 .net *"_ivl_9", 0 0, L_000001248d99c3c0;  1 drivers
S_000001248d996c10 .scope generate, "nand_gates[1]" "nand_gates[1]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af460 .param/l "i" 0 3 12, +C4<01>;
L_000001248d99c270 .functor NOT 1, L_000001248da12210, C4<0>, C4<0>, C4<0>;
L_000001248da154c0 .functor NOT 1, L_000001248da11db0, C4<0>, C4<0>, C4<0>;
L_000001248da151b0 .functor AND 1, L_000001248d99c270, L_000001248da154c0, C4<1>, C4<1>;
L_000001248da14b90 .functor NOT 1, L_000001248da11d10, C4<0>, C4<0>, C4<0>;
v000001248d9a9290_0 .net *"_ivl_0", 0 0, L_000001248da12210;  1 drivers
v000001248d9a9150_0 .net *"_ivl_1", 0 0, L_000001248d99c270;  1 drivers
v000001248d9aa5f0_0 .net *"_ivl_3", 0 0, L_000001248da11db0;  1 drivers
v000001248d9a9dd0_0 .net *"_ivl_4", 0 0, L_000001248da154c0;  1 drivers
v000001248d9aa730_0 .net *"_ivl_6", 0 0, L_000001248da151b0;  1 drivers
v000001248d9a9d30_0 .net *"_ivl_8", 0 0, L_000001248da11d10;  1 drivers
v000001248d9a9330_0 .net *"_ivl_9", 0 0, L_000001248da14b90;  1 drivers
S_000001248da0bce0 .scope generate, "nand_gates[2]" "nand_gates[2]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9afa60 .param/l "i" 0 3 12, +C4<010>;
L_000001248da14f10 .functor NOT 1, L_000001248da10af0, C4<0>, C4<0>, C4<0>;
L_000001248da14ea0 .functor NOT 1, L_000001248da11c70, C4<0>, C4<0>, C4<0>;
L_000001248da14b20 .functor AND 1, L_000001248da14f10, L_000001248da14ea0, C4<1>, C4<1>;
L_000001248da14730 .functor NOT 1, L_000001248da11450, C4<0>, C4<0>, C4<0>;
v000001248d9aa0f0_0 .net *"_ivl_0", 0 0, L_000001248da10af0;  1 drivers
v000001248d9a9fb0_0 .net *"_ivl_1", 0 0, L_000001248da14f10;  1 drivers
v000001248d9aa050_0 .net *"_ivl_3", 0 0, L_000001248da11c70;  1 drivers
v000001248d9aa190_0 .net *"_ivl_4", 0 0, L_000001248da14ea0;  1 drivers
v000001248d9aa410_0 .net *"_ivl_6", 0 0, L_000001248da14b20;  1 drivers
v000001248d9a8930_0 .net *"_ivl_8", 0 0, L_000001248da11450;  1 drivers
v000001248d9a91f0_0 .net *"_ivl_9", 0 0, L_000001248da14730;  1 drivers
S_000001248da0be70 .scope generate, "nand_gates[3]" "nand_gates[3]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9affe0 .param/l "i" 0 3 12, +C4<011>;
L_000001248da14c70 .functor NOT 1, L_000001248da10ff0, C4<0>, C4<0>, C4<0>;
L_000001248da14ce0 .functor NOT 1, L_000001248da10b90, C4<0>, C4<0>, C4<0>;
L_000001248da15370 .functor AND 1, L_000001248da14c70, L_000001248da14ce0, C4<1>, C4<1>;
L_000001248da149d0 .functor NOT 1, L_000001248da11e50, C4<0>, C4<0>, C4<0>;
v000001248d9aa7d0_0 .net *"_ivl_0", 0 0, L_000001248da10ff0;  1 drivers
v000001248d9a89d0_0 .net *"_ivl_1", 0 0, L_000001248da14c70;  1 drivers
v000001248d9a8bb0_0 .net *"_ivl_3", 0 0, L_000001248da10b90;  1 drivers
v000001248d9a8c50_0 .net *"_ivl_4", 0 0, L_000001248da14ce0;  1 drivers
v000001248d9a8cf0_0 .net *"_ivl_6", 0 0, L_000001248da15370;  1 drivers
v000001248d9a8d90_0 .net *"_ivl_8", 0 0, L_000001248da11e50;  1 drivers
v000001248d9a8ed0_0 .net *"_ivl_9", 0 0, L_000001248da149d0;  1 drivers
S_000001248da0c810 .scope generate, "nand_gates[4]" "nand_gates[4]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af2e0 .param/l "i" 0 3 12, +C4<0100>;
L_000001248da14960 .functor NOT 1, L_000001248da10c30, C4<0>, C4<0>, C4<0>;
L_000001248da14ab0 .functor NOT 1, L_000001248da12030, C4<0>, C4<0>, C4<0>;
L_000001248da14a40 .functor AND 1, L_000001248da14960, L_000001248da14ab0, C4<1>, C4<1>;
L_000001248da145e0 .functor NOT 1, L_000001248da11ef0, C4<0>, C4<0>, C4<0>;
v000001248d9a8f70_0 .net *"_ivl_0", 0 0, L_000001248da10c30;  1 drivers
v000001248d999160_0 .net *"_ivl_1", 0 0, L_000001248da14960;  1 drivers
v000001248d999de0_0 .net *"_ivl_3", 0 0, L_000001248da12030;  1 drivers
v000001248d999520_0 .net *"_ivl_4", 0 0, L_000001248da14ab0;  1 drivers
v000001248d99a920_0 .net *"_ivl_6", 0 0, L_000001248da14a40;  1 drivers
v000001248d99a600_0 .net *"_ivl_8", 0 0, L_000001248da11ef0;  1 drivers
v000001248d999f20_0 .net *"_ivl_9", 0 0, L_000001248da145e0;  1 drivers
S_000001248da0c9a0 .scope generate, "nand_gates[5]" "nand_gates[5]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af960 .param/l "i" 0 3 12, +C4<0101>;
L_000001248da14f80 .functor NOT 1, L_000001248da11630, C4<0>, C4<0>, C4<0>;
L_000001248da153e0 .functor NOT 1, L_000001248da11090, C4<0>, C4<0>, C4<0>;
L_000001248da15300 .functor AND 1, L_000001248da14f80, L_000001248da153e0, C4<1>, C4<1>;
L_000001248da14d50 .functor NOT 1, L_000001248da11810, C4<0>, C4<0>, C4<0>;
v000001248d999b60_0 .net *"_ivl_0", 0 0, L_000001248da11630;  1 drivers
v000001248d99a880_0 .net *"_ivl_1", 0 0, L_000001248da14f80;  1 drivers
v000001248d999700_0 .net *"_ivl_3", 0 0, L_000001248da11090;  1 drivers
v000001248d9998e0_0 .net *"_ivl_4", 0 0, L_000001248da153e0;  1 drivers
v000001248d999c00_0 .net *"_ivl_6", 0 0, L_000001248da15300;  1 drivers
v000001248d99aa60_0 .net *"_ivl_8", 0 0, L_000001248da11810;  1 drivers
v000001248d98f470_0 .net *"_ivl_9", 0 0, L_000001248da14d50;  1 drivers
S_000001248da0cb30 .scope generate, "nand_gates[6]" "nand_gates[6]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af760 .param/l "i" 0 3 12, +C4<0110>;
L_000001248da15140 .functor NOT 1, L_000001248da11950, C4<0>, C4<0>, C4<0>;
L_000001248da14dc0 .functor NOT 1, L_000001248da10d70, C4<0>, C4<0>, C4<0>;
L_000001248da14c00 .functor AND 1, L_000001248da15140, L_000001248da14dc0, C4<1>, C4<1>;
L_000001248da148f0 .functor NOT 1, L_000001248da11f90, C4<0>, C4<0>, C4<0>;
v000001248d98f0b0_0 .net *"_ivl_0", 0 0, L_000001248da11950;  1 drivers
v000001248d98eed0_0 .net *"_ivl_1", 0 0, L_000001248da15140;  1 drivers
v000001248d98e610_0 .net *"_ivl_3", 0 0, L_000001248da10d70;  1 drivers
v000001248d98eb10_0 .net *"_ivl_4", 0 0, L_000001248da14dc0;  1 drivers
v000001248d98a5d0_0 .net *"_ivl_6", 0 0, L_000001248da14c00;  1 drivers
v000001248d989b30_0 .net *"_ivl_8", 0 0, L_000001248da11f90;  1 drivers
v000001248d989d10_0 .net *"_ivl_9", 0 0, L_000001248da148f0;  1 drivers
S_000001248da0ccc0 .scope generate, "nand_gates[7]" "nand_gates[7]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9afe60 .param/l "i" 0 3 12, +C4<0111>;
L_000001248da14650 .functor NOT 1, L_000001248da122b0, C4<0>, C4<0>, C4<0>;
L_000001248da14e30 .functor NOT 1, L_000001248da10e10, C4<0>, C4<0>, C4<0>;
L_000001248da14ff0 .functor AND 1, L_000001248da14650, L_000001248da14e30, C4<1>, C4<1>;
L_000001248da147a0 .functor NOT 1, L_000001248da111d0, C4<0>, C4<0>, C4<0>;
v000001248d989e50_0 .net *"_ivl_0", 0 0, L_000001248da122b0;  1 drivers
v000001248d989f90_0 .net *"_ivl_1", 0 0, L_000001248da14650;  1 drivers
v000001248da0ed40_0 .net *"_ivl_3", 0 0, L_000001248da10e10;  1 drivers
v000001248da0e160_0 .net *"_ivl_4", 0 0, L_000001248da14e30;  1 drivers
v000001248da0cea0_0 .net *"_ivl_6", 0 0, L_000001248da14ff0;  1 drivers
v000001248da0e0c0_0 .net *"_ivl_8", 0 0, L_000001248da111d0;  1 drivers
v000001248da0d260_0 .net *"_ivl_9", 0 0, L_000001248da147a0;  1 drivers
S_000001248da0ee60 .scope generate, "nand_gates[8]" "nand_gates[8]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9b0020 .param/l "i" 0 3 12, +C4<01000>;
L_000001248da15450 .functor NOT 1, L_000001248da11270, C4<0>, C4<0>, C4<0>;
L_000001248da15220 .functor NOT 1, L_000001248da11310, C4<0>, C4<0>, C4<0>;
L_000001248da15060 .functor AND 1, L_000001248da15450, L_000001248da15220, C4<1>, C4<1>;
L_000001248da146c0 .functor NOT 1, L_000001248da118b0, C4<0>, C4<0>, C4<0>;
v000001248da0d760_0 .net *"_ivl_0", 0 0, L_000001248da11270;  1 drivers
v000001248da0eac0_0 .net *"_ivl_1", 0 0, L_000001248da15450;  1 drivers
v000001248da0d3a0_0 .net *"_ivl_3", 0 0, L_000001248da11310;  1 drivers
v000001248da0d300_0 .net *"_ivl_4", 0 0, L_000001248da15220;  1 drivers
v000001248da0cfe0_0 .net *"_ivl_6", 0 0, L_000001248da15060;  1 drivers
v000001248da0dc60_0 .net *"_ivl_8", 0 0, L_000001248da118b0;  1 drivers
v000001248da0d440_0 .net *"_ivl_9", 0 0, L_000001248da146c0;  1 drivers
S_000001248da0eff0 .scope generate, "nand_gates[9]" "nand_gates[9]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af260 .param/l "i" 0 3 12, +C4<01001>;
L_000001248da150d0 .functor NOT 1, L_000001248da119f0, C4<0>, C4<0>, C4<0>;
L_000001248da15290 .functor NOT 1, L_000001248da11a90, C4<0>, C4<0>, C4<0>;
L_000001248da14810 .functor AND 1, L_000001248da150d0, L_000001248da15290, C4<1>, C4<1>;
L_000001248da14880 .functor NOT 1, L_000001248da1a440, C4<0>, C4<0>, C4<0>;
v000001248da0db20_0 .net *"_ivl_0", 0 0, L_000001248da119f0;  1 drivers
v000001248da0d940_0 .net *"_ivl_1", 0 0, L_000001248da150d0;  1 drivers
v000001248da0eb60_0 .net *"_ivl_3", 0 0, L_000001248da11a90;  1 drivers
v000001248da0d4e0_0 .net *"_ivl_4", 0 0, L_000001248da15290;  1 drivers
v000001248da0e980_0 .net *"_ivl_6", 0 0, L_000001248da14810;  1 drivers
v000001248da0d800_0 .net *"_ivl_8", 0 0, L_000001248da1a440;  1 drivers
v000001248da0d9e0_0 .net *"_ivl_9", 0 0, L_000001248da14880;  1 drivers
S_000001248da0f180 .scope generate, "nand_gates[10]" "nand_gates[10]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9afc20 .param/l "i" 0 3 12, +C4<01010>;
L_000001248da1b050 .functor NOT 1, L_000001248da19f40, C4<0>, C4<0>, C4<0>;
L_000001248da1b210 .functor NOT 1, L_000001248da19220, C4<0>, C4<0>, C4<0>;
L_000001248da1b3d0 .functor AND 1, L_000001248da1b050, L_000001248da1b210, C4<1>, C4<1>;
L_000001248da1ab80 .functor NOT 1, L_000001248da1a4e0, C4<0>, C4<0>, C4<0>;
v000001248da0e520_0 .net *"_ivl_0", 0 0, L_000001248da19f40;  1 drivers
v000001248da0e700_0 .net *"_ivl_1", 0 0, L_000001248da1b050;  1 drivers
v000001248da0cf40_0 .net *"_ivl_3", 0 0, L_000001248da19220;  1 drivers
v000001248da0d1c0_0 .net *"_ivl_4", 0 0, L_000001248da1b210;  1 drivers
v000001248da0d120_0 .net *"_ivl_6", 0 0, L_000001248da1b3d0;  1 drivers
v000001248da0da80_0 .net *"_ivl_8", 0 0, L_000001248da1a4e0;  1 drivers
v000001248da0d080_0 .net *"_ivl_9", 0 0, L_000001248da1ab80;  1 drivers
S_000001248da0f310 .scope generate, "nand_gates[11]" "nand_gates[11]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9afea0 .param/l "i" 0 3 12, +C4<01011>;
L_000001248da1adb0 .functor NOT 1, L_000001248da1a120, C4<0>, C4<0>, C4<0>;
L_000001248da1ac60 .functor NOT 1, L_000001248da18a00, C4<0>, C4<0>, C4<0>;
L_000001248da1af00 .functor AND 1, L_000001248da1adb0, L_000001248da1ac60, C4<1>, C4<1>;
L_000001248da1ae90 .functor NOT 1, L_000001248da19360, C4<0>, C4<0>, C4<0>;
v000001248da0e3e0_0 .net *"_ivl_0", 0 0, L_000001248da1a120;  1 drivers
v000001248da0dbc0_0 .net *"_ivl_1", 0 0, L_000001248da1adb0;  1 drivers
v000001248da0d620_0 .net *"_ivl_3", 0 0, L_000001248da18a00;  1 drivers
v000001248da0e200_0 .net *"_ivl_4", 0 0, L_000001248da1ac60;  1 drivers
v000001248da0d8a0_0 .net *"_ivl_6", 0 0, L_000001248da1af00;  1 drivers
v000001248da0e7a0_0 .net *"_ivl_8", 0 0, L_000001248da19360;  1 drivers
v000001248da0d580_0 .net *"_ivl_9", 0 0, L_000001248da1ae90;  1 drivers
S_000001248da0f4a0 .scope generate, "nand_gates[12]" "nand_gates[12]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af4a0 .param/l "i" 0 3 12, +C4<01100>;
L_000001248da1b280 .functor NOT 1, L_000001248da1a620, C4<0>, C4<0>, C4<0>;
L_000001248da1ad40 .functor NOT 1, L_000001248da1a6c0, C4<0>, C4<0>, C4<0>;
L_000001248da1b6e0 .functor AND 1, L_000001248da1b280, L_000001248da1ad40, C4<1>, C4<1>;
L_000001248da1ab10 .functor NOT 1, L_000001248da18dc0, C4<0>, C4<0>, C4<0>;
v000001248da0dda0_0 .net *"_ivl_0", 0 0, L_000001248da1a620;  1 drivers
v000001248da0de40_0 .net *"_ivl_1", 0 0, L_000001248da1b280;  1 drivers
v000001248da0e2a0_0 .net *"_ivl_3", 0 0, L_000001248da1a6c0;  1 drivers
v000001248da0e340_0 .net *"_ivl_4", 0 0, L_000001248da1ad40;  1 drivers
v000001248da0e480_0 .net *"_ivl_6", 0 0, L_000001248da1b6e0;  1 drivers
v000001248da0d6c0_0 .net *"_ivl_8", 0 0, L_000001248da18dc0;  1 drivers
v000001248da0dd00_0 .net *"_ivl_9", 0 0, L_000001248da1ab10;  1 drivers
S_000001248da0f630 .scope generate, "nand_gates[13]" "nand_gates[13]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af7e0 .param/l "i" 0 3 12, +C4<01101>;
L_000001248da1b7c0 .functor NOT 1, L_000001248da18be0, C4<0>, C4<0>, C4<0>;
L_000001248da1af70 .functor NOT 1, L_000001248da1a580, C4<0>, C4<0>, C4<0>;
L_000001248da1b590 .functor AND 1, L_000001248da1b7c0, L_000001248da1af70, C4<1>, C4<1>;
L_000001248da1ae20 .functor NOT 1, L_000001248da1a080, C4<0>, C4<0>, C4<0>;
v000001248da0e5c0_0 .net *"_ivl_0", 0 0, L_000001248da18be0;  1 drivers
v000001248da0dee0_0 .net *"_ivl_1", 0 0, L_000001248da1b7c0;  1 drivers
v000001248da0e660_0 .net *"_ivl_3", 0 0, L_000001248da1a580;  1 drivers
v000001248da0df80_0 .net *"_ivl_4", 0 0, L_000001248da1af70;  1 drivers
v000001248da0e840_0 .net *"_ivl_6", 0 0, L_000001248da1b590;  1 drivers
v000001248da0e020_0 .net *"_ivl_8", 0 0, L_000001248da1a080;  1 drivers
v000001248da0e8e0_0 .net *"_ivl_9", 0 0, L_000001248da1ae20;  1 drivers
S_000001248da107d0 .scope generate, "nand_gates[14]" "nand_gates[14]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9aff20 .param/l "i" 0 3 12, +C4<01110>;
L_000001248da1b830 .functor NOT 1, L_000001248da19fe0, C4<0>, C4<0>, C4<0>;
L_000001248da1abf0 .functor NOT 1, L_000001248da19e00, C4<0>, C4<0>, C4<0>;
L_000001248da1b600 .functor AND 1, L_000001248da1b830, L_000001248da1abf0, C4<1>, C4<1>;
L_000001248da1afe0 .functor NOT 1, L_000001248da19a40, C4<0>, C4<0>, C4<0>;
v000001248da0ea20_0 .net *"_ivl_0", 0 0, L_000001248da19fe0;  1 drivers
v000001248da0ec00_0 .net *"_ivl_1", 0 0, L_000001248da1b830;  1 drivers
v000001248da0eca0_0 .net *"_ivl_3", 0 0, L_000001248da19e00;  1 drivers
v000001248da12670_0 .net *"_ivl_4", 0 0, L_000001248da1abf0;  1 drivers
v000001248da12350_0 .net *"_ivl_6", 0 0, L_000001248da1b600;  1 drivers
v000001248da12490_0 .net *"_ivl_8", 0 0, L_000001248da19a40;  1 drivers
v000001248da120d0_0 .net *"_ivl_9", 0 0, L_000001248da1afe0;  1 drivers
S_000001248da13190 .scope generate, "nand_gates[15]" "nand_gates[15]" 3 12, 3 12 0, S_000001248d9b2680;
 .timescale 0 0;
P_000001248d9af720 .param/l "i" 0 3 12, +C4<01111>;
L_000001248da1b0c0 .functor NOT 1, L_000001248da1a8a0, C4<0>, C4<0>, C4<0>;
L_000001248da1b670 .functor NOT 1, L_000001248da192c0, C4<0>, C4<0>, C4<0>;
L_000001248da1b130 .functor AND 1, L_000001248da1b0c0, L_000001248da1b670, C4<1>, C4<1>;
L_000001248da1acd0 .functor NOT 1, L_000001248da19720, C4<0>, C4<0>, C4<0>;
v000001248da12530_0 .net *"_ivl_0", 0 0, L_000001248da1a8a0;  1 drivers
v000001248da114f0_0 .net *"_ivl_1", 0 0, L_000001248da1b0c0;  1 drivers
v000001248da10cd0_0 .net *"_ivl_3", 0 0, L_000001248da192c0;  1 drivers
v000001248da11b30_0 .net *"_ivl_4", 0 0, L_000001248da1b670;  1 drivers
v000001248da123f0_0 .net *"_ivl_6", 0 0, L_000001248da1b130;  1 drivers
v000001248da10f50_0 .net *"_ivl_8", 0 0, L_000001248da19720;  1 drivers
v000001248da125d0_0 .net *"_ivl_9", 0 0, L_000001248da1acd0;  1 drivers
    .scope S_000001248d9b24f0;
T_0 ;
    %vpi_call 2 26 "$dumpfile", "Or16.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001248d9b24f0 {0 0 0};
    %vpi_func 2 30 "$fopen" 32, "Or16.out", "w" {0 0 0};
    %store/vec4 v000001248da10eb0_0, 0, 32;
    %vpi_call 2 33 "$fwrite", v000001248da10eb0_0, "|        a         |        b         |       out        |\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001248da11130_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001248da11130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001248da11130_0;
    %pad/s 16;
    %store/vec4 v000001248da12710_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v000001248da116d0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000001248da12710_0;
    %load/vec4 v000001248da116d0_0;
    %or;
    %store/vec4 v000001248da113b0_0, 0, 16;
    %vpi_call 2 47 "$fwrite", v000001248da10eb0_0, "| %016b | %016b | %016b |\012", v000001248da12710_0, v000001248da116d0_0, v000001248da11590_0 {0 0 0};
    %load/vec4 v000001248da11130_0;
    %addi 1, 0, 32;
    %store/vec4 v000001248da11130_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 51 "$fclose", v000001248da10eb0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Or16_tb.v";
    "Or16.v";
