// Seed: 561503669
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  ;
  assign id_4 = 1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd19
) (
    input wire id_0,
    input tri0 _id_1,
    output wire id_2,
    output wand id_3
    , id_14,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri id_11,
    output tri0 id_12
);
  assign id_14[id_1] = id_4;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_12,
      id_8
  );
endmodule
