5 18 1fda1 19 10 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance1.vcd) 2 -o (instance1.cdd) 2 -v (instance1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 instance1.verilator.v 1 26 1 
2 1 6 6 6 11001e 12 1 300c 0 0 1 1 verilatorclock
2 2 6 6 6 9001e 1b 27 300a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 210025 9 3d 7002 0 0 1 18 0 1 0 0 0 0 u$0
1 verilatorclock 1 1 13 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 3 7000a 1 0 0 0 1 17 0 1 0 1 0 0
4 2 21 3 0 2
4 3 26 2 0 2
3 1 main.u$0 "TOP.v.u$0" 0 instance1.verilator.v 6 21 1 
2 4 7 7 7 f000f 9 0 3008 0 0 32 48 1 0
2 5 7 7 7 6000a 9 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 6 7 7 7 6000f 9 11 10303c 4 5 1 18 0 1 1 1 0 0
2 7 7 7 7 20011 9 39 10202e 6 0
2 8 11 11 11 140014 8 0 3008 0 0 32 48 5 0
2 9 11 11 11 b000f 8 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 10 11 11 11 b0014 8 11 10303c 8 9 1 18 0 1 1 1 0 0
2 11 11 11 11 70016 8 39 10202e 10 0
2 12 14 14 14 140014 7 0 3008 0 0 32 48 9 0
2 13 14 14 14 b000f 7 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 14 14 14 14 b0014 7 11 10303c 12 13 1 18 0 1 1 1 0 0
2 15 14 14 14 70016 7 39 10202e 14 0
2 16 17 17 17 140015 6 0 3008 0 0 32 48 d 0
2 17 17 17 17 b000f 6 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 18 17 17 17 b0015 6 11 10303c 16 17 1 18 0 1 1 1 0 0
2 19 17 17 17 70017 6 39 10202e 18 0
2 20 20 20 20 140015 5 0 3008 0 0 32 48 11 0
2 21 20 20 20 b000f 5 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 22 20 20 20 b0015 5 11 10303c 20 21 1 18 0 1 1 1 0 0
2 23 20 20 20 70017 5 39 10202e 22 0
2 24 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
2 25 17 17 17 19001d 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$4
2 26 14 14 14 18001c 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$3
2 27 11 11 11 18001c 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$2
2 28 7 7 7 130017 1 3d 7002 0 0 1 18 0 1 0 0 0 0 u$1
4 24 20 0 0 7
4 7 31 28 11 7
4 28 20 0 0 7
4 11 20 27 15 7
4 27 20 0 0 7
4 15 20 26 19 7
4 26 20 0 0 7
4 19 20 25 23 7
4 25 20 0 0 7
4 23 20 24 0 7
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 instance1.verilator.v 7 10 1 
2 29 8 8 8 9000c 1 0 23004 0 0 1 16 0 0
2 30 8 8 8 40004 0 1 3410 0 0 1 1 a
2 31 8 8 8 4000c 1 38 2016 29 30
2 32 9 9 9 9000c 1 0 23004 0 0 1 16 0 0
2 33 9 9 9 40004 0 1 3410 0 0 1 1 b
2 34 9 9 9 4000c 1 38 2016 32 33
4 31 31 34 34 31
4 34 20 0 0 31
3 1 main.u$0.u$2 "TOP.v.u$0.u$2" 0 instance1.verilator.v 11 13 1 
2 35 12 12 12 9000c 1 0 23008 0 0 1 16 1 0
2 36 12 12 12 40004 0 1 3410 0 0 1 1 a
2 37 12 12 12 4000c 1 38 201a 35 36
4 37 31 0 0 37
3 1 main.u$0.u$3 "TOP.v.u$0.u$3" 0 instance1.verilator.v 14 16 1 
2 38 15 15 15 9000c 1 0 23008 0 0 1 16 1 0
2 39 15 15 15 40004 0 1 3410 0 0 1 1 b
2 40 15 15 15 4000c 1 38 200a 38 39
4 40 31 0 0 40
3 1 main.u$0.u$4 "TOP.v.u$0.u$4" 0 instance1.verilator.v 17 19 1 
2 41 18 18 18 9000c 1 0 23004 0 0 1 16 0 0
2 42 18 18 18 40004 0 1 3410 0 0 1 1 a
2 43 18 18 18 4000c 1 38 2006 41 42
4 43 31 0 0 43
3 0 depth1 "TOP.v.inst0" 0 instance1.verilator.v 28 39 1 
2 44 35 35 35 110012 2 1 100c 0 0 1 1 b1
2 45 35 35 35 c000d 3 1 100c 0 0 1 1 a1
2 46 35 35 35 c0012 4 8 138c 44 45 1 18 0 1 1 1 1 0
2 47 35 35 35 70008 0 1 1410 0 0 1 1 c1
2 48 35 35 35 70012 4 35 e 46 47
1 a1 4 30 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b1 5 31 9 1 0 0 0 1 17 1 1 0 1 0 0
1 c1 6 33 60009 1 0 0 0 1 17 1 1 0 1 1 0
4 48 f 48 48 48
3 0 depth2 "TOP.v.inst0.inst1" 0 instance1.verilator.v 41 50 1 
2 49 48 48 48 110012 2 1 100c 0 0 1 1 b2
2 50 48 48 48 c000d 3 1 100c 0 0 1 1 a2
2 51 48 48 48 c0012 4 2 13cc 49 50 1 18 0 1 1 1 1 1
2 52 48 48 48 70008 0 1 1410 0 0 1 1 c2
2 53 48 48 48 70012 5 35 e 51 52
1 a2 7 43 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b2 8 44 9 1 0 0 0 1 17 1 1 0 1 0 0
1 c2 9 46 60009 1 0 0 0 1 17 1 1 0 1 1 0
4 53 f 53 53 53
