
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097430                       # Number of seconds simulated
sim_ticks                                 97430431000                       # Number of ticks simulated
final_tick                                97430431000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 360978                       # Simulator instruction rate (inst/s)
host_op_rate                                   386313                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              142426158                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671140                       # Number of bytes of host memory used
host_seconds                                   684.08                       # Real time elapsed on the host
sim_insts                                   246937009                       # Number of instructions simulated
sim_ops                                     264267979                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 635                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             264065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             122179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         30873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                417118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        264065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            264065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            122179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        30873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               417118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         635                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       635                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  40640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   97430348000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   635                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.904639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.459273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     38.89%     38.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           40     27.78%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     11.81%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.78%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.86%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.78%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.78%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.69%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          144                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     24706750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                36613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38908.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57658.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  153433618.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2092020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4520670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        15483480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8770080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23368671120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            23407360545                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.246915                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          97419212250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       835000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2878000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  97362558500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22837000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7359500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     33963000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2441880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8349930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1726560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        49111200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        37473120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23335740120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23461073835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.798214                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          97407564250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3619000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  97202337500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     97587000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8452500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    107697000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                37323747                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8922478                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3077205                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24110117                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                24104256                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.975691                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                12346602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             639                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                368                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      1722354                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        194860863                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3088921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      350216077                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    37323747                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           36451226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     188653000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6161730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  508                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          572                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 114664450                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   244                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          194823866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.922393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.032651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6191526      3.18%      3.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 93449025     47.97%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4471003      2.29%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 90712312     46.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            194823866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191540                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.797262                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6796864                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6555851                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 178007997                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                382480                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3080674                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             22860017                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   199                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              352668485                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              11825354                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3080674                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17301033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4768071                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12987                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 167885799                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1775302                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              340843831                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4393685                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1511669                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    852                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  10339                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              689                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           284433569                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             395725583                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        369284981                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             6979                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             227884631                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 56548938                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                418                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            266                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3529908                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             88340238                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            54067563                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          37293867                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3942                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  324409993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 298823421                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            108389                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        60142310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     43472969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     194823866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.533813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.035889                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38742438     19.89%     19.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50694929     26.02%     45.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            72220707     37.07%     82.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28976187     14.87%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4189508      2.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  97      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       194823866                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9545674     19.86%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    103      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               25087307     52.19%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              13432711     27.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             171531317     57.40%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  605      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  812      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 607      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             79653832     26.66%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            47634822     15.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              298823421                       # Type of FU issued
system.cpu.iq.rate                           1.533522                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    48065796                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.160850                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          840632098                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         384550255                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    292954742                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              346882051                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         38407055                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16982375                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       550719                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4181                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      7199495                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      2414384                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            41                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3080674                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4639244                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           335067947                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              88340238                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             54067563                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                296                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4181                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2970195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       107618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3077813                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             295929939                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              77941049                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2893482                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      10657657                       # number of nop insts executed
system.cpu.iew.exec_refs                    125468142                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 31156263                       # Number of branches executed
system.cpu.iew.exec_stores                   47527093                       # Number of stores executed
system.cpu.iew.exec_rate                     1.518673                       # Inst execution rate
system.cpu.iew.wb_sent                      292960837                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     292959596                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 204967073                       # num instructions producing a value
system.cpu.iew.wb_consumers                 255433282                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.503430                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.802429                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        56147939                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3077014                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    187104270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.462487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.156149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     88301406     47.19%     47.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     42258087     22.59%     69.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     18106691      9.68%     79.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13694500      7.32%     86.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6195833      3.31%     90.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      5357270      2.86%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3928      0.00%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3003080      1.61%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10183475      5.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    187104270                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            256306609                       # Number of instructions committed
system.cpu.commit.committedOps              273637579                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      118225931                       # Number of memory references committed
system.cpu.commit.loads                      71357863                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   29226738                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 253786022                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9370692                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155408305     56.79%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             504      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        71357863     26.08%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       46868068     17.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         273637579                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10183475                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    506706170                       # The number of ROB reads
system.cpu.rob.rob_writes                   667290787                       # The number of ROB writes
system.cpu.timesIdled                             306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           36997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   246937009                       # Number of Instructions Simulated
system.cpu.committedOps                     264267979                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.789112                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.789112                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.267248                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.267248                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                321784539                       # number of integer regfile reads
system.cpu.int_regfile_writes               229900571                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6076                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3244                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  26014890                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26015211                       # number of cc regfile writes
system.cpu.misc_regfile_reads               291144873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           199.969217                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83987170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          381759.863636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   199.969217                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.195282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.195282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         167975916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        167975916                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     37119412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37119412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     46867328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46867328                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      83986740                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83986740                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     83986740                       # number of overall hits
system.cpu.dcache.overall_hits::total        83986740                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          528                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          676                       # number of overall misses
system.cpu.dcache.overall_misses::total           676                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12411000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     41658469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41658469                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       153500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     54069469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54069469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     54069469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54069469                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     37119560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37119560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     46867856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46867856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     83987416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     83987416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     83987416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83987416                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83858.108108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83858.108108                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78898.615530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78898.615530                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79984.421598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79984.421598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79984.421598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79984.421598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1785                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          457                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          119                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8789500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8789500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13867470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13867470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        74000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22656970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22656970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22656970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22656970                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        87895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        87895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 116533.361345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116533.361345                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 103456.484018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103456.484018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 103456.484018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103456.484018                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                82                       # number of replacements
system.cpu.icache.tags.tagsinuse           296.135479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           114663933                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          278310.516990                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   296.135479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.578390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.578390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         229329304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        229329304                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    114663933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114663933                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     114663933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114663933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    114663933                       # number of overall hits
system.cpu.icache.overall_hits::total       114663933                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          513                       # number of overall misses
system.cpu.icache.overall_misses::total           513                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40331985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40331985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40331985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40331985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40331985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40331985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    114664446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    114664446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    114664446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    114664446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    114664446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    114664446                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78619.853801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78619.853801                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78619.853801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78619.853801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78619.853801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78619.853801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15140                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               124                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   122.096774                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu.icache.writebacks::total                82                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          100                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          100                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34437989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34437989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34437989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34437989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34437989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34437989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83384.961259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83384.961259                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83384.961259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83384.961259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83384.961259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83384.961259                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              231                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 249                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    53.000902                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        85                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.023529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       44.641189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     8.359713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000458                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002136                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5831                       # Number of tag accesses
system.l2.tags.data_accesses                     5831                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           80                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               80                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    28                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data                   28                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              403                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              98                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 403                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 192                       # number of demand (read+write) misses
system.l2.demand_misses::total                    595                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                403                       # number of overall misses
system.l2.overall_misses::cpu.data                192                       # number of overall misses
system.l2.overall_misses::total                   595                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13502500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     33950500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33950500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8690000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      33950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      22192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56143000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     33950500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     22192500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56143000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           80                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           80                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               413                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  633                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              413                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 633                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.789916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.975787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975787                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970297                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.975787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.872727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.939968                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.975787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.872727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.939968                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143643.617021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143643.617021                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84244.416873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84244.416873                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88673.469388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88673.469388                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84244.416873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 115585.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94357.983193                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84244.416873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 115585.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94357.983193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           68                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             68                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          403                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          403                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              657                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      7681339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7681339                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12929000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     31538500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31538500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     20744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52283000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     20744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      7681339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59964339                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.781513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.781513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.975787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.920792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920792                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.975787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.845455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.975787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.845455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.037915                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 112960.867647                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 112960.867647                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 139021.505376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 139021.505376                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78259.305211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78259.305211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84037.634409                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84037.634409                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78259.305211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 111529.569892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88765.704584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78259.305211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 111529.569892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 112960.867647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91269.922374                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                542                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 635                       # Request fanout histogram
system.membus.reqLayer0.occupancy              780867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3364000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          715                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           95                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  97430431000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  45696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              92                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049655                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    689     95.03%     95.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             439500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            618000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            330998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
