// Seed: 1394684848
`timescale 1 ps / 1ps
`define pp_6 0
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input id_5
);
  reg id_6, id_7, id_8, id_9;
  always @(posedge 1 or posedge id_1) begin
    id_8 <= 1;
  end
  type_13(
      id_5[{1{""}}], 1
  );
  always @(*) id_0 = !id_8 == id_6;
  logic id_10;
endmodule
`define pp_7 0
`define pp_8 (  pp_9  )  0
`timescale 1ps / 1ps
`define pp_10 0
