Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Dec 21 16:56:28 2022
| Host         : DESKTOP-QUS580R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_timing_summary_routed.rpt -rpx Nexys4_timing_summary_routed.rpx
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.081        0.000                      0                  159        0.199        0.000                      0                  159        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.081        0.000                      0                  156        0.199        0.000                      0                  156        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.675        0.000                      0                    3        0.614        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.828ns (22.676%)  route 2.823ns (77.324%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.520     8.973    b1_rx/r_Clk_Count
    SLICE_X5Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.596    15.019    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.054    b1_rx/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.828ns (22.682%)  route 2.822ns (77.318%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.519     8.972    b1_rx/r_Clk_Count
    SLICE_X7Y84          FDRE                                         r  b1_rx/r_Clk_Count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.597    15.020    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  b1_rx/r_Clk_Count_reg[12]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    15.055    b1_rx/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.828ns (21.768%)  route 2.976ns (78.232%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.717     5.320    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  b1_rx/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  b1_rx/r_Clk_Count_reg[5]/Q
                         net (fo=5, routed)           0.934     6.710    b1_rx/r_Clk_Count_reg_n_0_[5]
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  b1_rx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.640     7.474    b1_rx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  b1_rx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=29, routed)          1.402     9.000    b1_rx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.124 r  b1_rx/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     9.124    b1_rx/FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  b1_rx/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.595    15.018    b1_rx/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  b1_rx/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)        0.029    15.287    b1_rx/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.871%)  route 2.958ns (78.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.717     5.320    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  b1_rx/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  b1_rx/r_Clk_Count_reg[5]/Q
                         net (fo=5, routed)           0.934     6.710    b1_rx/r_Clk_Count_reg_n_0_[5]
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124     6.834 r  b1_rx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.640     7.474    b1_rx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  b1_rx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=29, routed)          1.384     8.981    b1_rx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.105 r  b1_rx/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     9.105    b1_rx/r_RX_Byte[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  b1_rx/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.597    15.020    b1_rx/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b1_rx/r_RX_Byte_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.031    15.274    b1_rx/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.748%)  route 2.979ns (78.252%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 r  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 r  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          1.172     9.005    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124     9.129 r  b1_rx/r_Clk_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.129    b1_rx/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.598    15.021    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[9]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.032    15.318    b1_rx/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.586%)  route 2.683ns (76.414%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.379     8.832    b1_rx/r_Clk_Count
    SLICE_X5Y82          FDRE                                         r  b1_rx/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.595    15.018    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  b1_rx/r_Clk_Count_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.053    b1_rx/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.627%)  route 2.677ns (76.373%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.373     8.826    b1_rx/r_Clk_Count
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.596    15.019    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[1]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.054    b1_rx/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.627%)  route 2.677ns (76.373%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.373     8.826    b1_rx/r_Clk_Count
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.596    15.019    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[2]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.054    b1_rx/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.627%)  route 2.677ns (76.373%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.373     8.826    b1_rx/r_Clk_Count
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.596    15.019    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  b1_rx/r_Clk_Count_reg[3]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.054    b1_rx/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 b1_rx/r_Clk_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.586%)  route 2.683ns (76.414%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.719     5.322    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  b1_rx/r_Clk_Count_reg[10]/Q
                         net (fo=4, routed)           0.986     6.764    b1_rx/r_Clk_Count_reg_n_0_[10]
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.888 f  b1_rx/r_Clk_Count[13]_i_7/O
                         net (fo=2, routed)           0.820     7.709    b1_rx/r_Clk_Count[13]_i_7_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.833 f  b1_rx/r_Clk_Count[13]_i_3/O
                         net (fo=14, routed)          0.497     8.329    b1_rx/r_Clk_Count[13]_i_3_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  b1_rx/r_Clk_Count[13]_i_1/O
                         net (fo=14, routed)          0.379     8.832    b1_rx/r_Clk_Count
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.598    15.021    b1_rx/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  b1_rx/r_Clk_Count_reg[10]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205    15.081    b1_rx/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 b1_rx/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.600     1.519    b1_rx/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  b1_rx/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  b1_rx/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=12, routed)          0.146     1.806    b1_rx/r_SM_Main[2]
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  b1_rx/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    b1_rx/r_Bit_Index[2]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  b1_rx/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    b1_rx/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  b1_rx/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    b1_rx/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 b1_rx/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.597     1.516    b1_rx/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  b1_rx/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  b1_rx/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.132     1.790    b1_rx/r_SM_Main[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  b1_rx/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    b1_rx/r_Clk_Count[0]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  b1_rx/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  b1_rx/r_Clk_Count_reg[0]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.620    b1_rx/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 b1_tx/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.880%)  route 0.118ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.511    b1_tx/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  b1_tx/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  b1_tx/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.118     1.794    b1_tx/r_Bit_Index_reg_n_0_[2]
    SLICE_X1Y76          LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  b1_tx/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.839    b1_tx/o_TX_Serial_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  b1_tx/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    b1_tx/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  b1_tx/o_TX_Serial_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091     1.615    b1_tx/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 b1_tx/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.639%)  route 0.196ns (51.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  b1_tx/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  b1_tx/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=11, routed)          0.196     1.847    b1_tx/r_SM_Main[2]
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  b1_tx/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    b1_tx/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  b1_tx/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.026    b1_tx/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  b1_tx/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.667    b1_tx/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 btn_u/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.362%)  route 0.157ns (52.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    btn_u/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  btn_u/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  btn_u/Q1_reg/Q
                         net (fo=1, routed)           0.157     1.811    btn_u/Q1_reg_n_0
    SLICE_X2Y77          FDRE                                         r  btn_u/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.029    btn_u/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  btn_u/Q2_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.060     1.586    btn_u/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 b1_tx/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.477%)  route 0.155ns (45.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.509    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  b1_tx/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  b1_tx/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=25, routed)          0.155     1.806    b1_tx/r_SM_Main[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.045     1.851 r  b1_tx/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    b1_tx/r_Clk_Count[2]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  b1_tx/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     2.023    b1_tx/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  b1_tx/r_Clk_Count_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.092     1.614    b1_tx/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 b1_rx/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.599     1.518    b1_rx/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  b1_rx/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  b1_rx/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.156     1.815    b1_rx/r_Bit_Index[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  b1_rx/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    b1_rx/r_Bit_Index[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  b1_rx/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.870     2.035    b1_rx/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  b1_rx/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.610    b1_rx/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  unitate_cc/FSM_sequential_stare_cur_reg[1]/Q
                         net (fo=6, routed)           0.157     1.809    unitate_cc/out[1]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  unitate_cc/FSM_sequential_stare_cur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    unitate_cc/FSM_sequential_stare_cur[1]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.092     1.603    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b1_rx/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.458%)  route 0.149ns (41.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.600     1.519    b1_rx/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  b1_rx/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  b1_rx/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.149     1.832    b1_rx/r_Bit_Index[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  b1_rx/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.877    b1_rx/r_RX_Byte[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  b1_rx/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    b1_rx/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  b1_rx/r_RX_Byte_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.092     1.625    b1_rx/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.511    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  unitate_cc/FSM_sequential_stare_cur_reg[1]/Q
                         net (fo=6, routed)           0.158     1.810    unitate_cc/out[1]
    SLICE_X3Y76          LUT5 (Prop_lut5_I3_O)        0.045     1.855 r  unitate_cc/FSM_sequential_stare_cur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    unitate_cc/FSM_sequential_stare_cur[2]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.091     1.602    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     afisor/Num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     afisor/Num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     afisor/Num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     afisor/Num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     afisor/Num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     afisor/Num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     afisor/Num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     afisor/Num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     afisor/Num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     b1_tx/r_Clk_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     afisor/Num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     afisor/Num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     afisor/Num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     b1_rx/r_RX_DV_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     b1_rx/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     b1_rx/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     b1_rx/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     b1_rx/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     b1_rx/r_Clk_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     b1_rx/r_Clk_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     b1_rx/r_Clk_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     b1_rx/r_Clk_Count_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.209%)  route 1.278ns (68.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.711     5.314    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.426    btn_c/Q3
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.622     7.172    unitate_cc/in1
    SLICE_X3Y76          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.590    15.013    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y76          FDCE (Recov_fdce_C_CLR)     -0.405    14.847    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.209%)  route 1.278ns (68.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.711     5.314    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.426    btn_c/Q3
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.622     7.172    unitate_cc/in1
    SLICE_X3Y76          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.590    15.013    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y76          FDCE (Recov_fdce_C_CLR)     -0.405    14.847    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.576%)  route 1.147ns (66.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.711     5.314    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.656     6.426    btn_c/Q3
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.550 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.491     7.041    unitate_cc/in1
    SLICE_X3Y77          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.591    15.014    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.848    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  7.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.796%)  route 0.349ns (65.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.823    btn_c/Q2
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.868 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.180     2.048    unitate_cc/in1
    SLICE_X3Y77          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y77          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.149%)  route 0.393ns (67.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.823    btn_c/Q2
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.868 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.224     2.092    unitate_cc/in1
    SLICE_X3Y76          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.149%)  route 0.393ns (67.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    btn_c/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.823    btn_c/Q2
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.868 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=23, routed)          0.224     2.092    unitate_cc/in1
    SLICE_X3Y76          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.027    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.660    





