Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  1 16:41:39 2022
| Host         : DESKTOP-84VSQ0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GULF_Eval_Board_top_timing_summary_routed.rpt -pb GULF_Eval_Board_top_timing_summary_routed.pb -rpx GULF_Eval_Board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : GULF_Eval_Board_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: hdmi_in_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.315     -462.116                     66                22452        0.029        0.000                      0                22452        3.400        0.000                       0                 10841  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 3.900}        7.800           128.205         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.045      -35.557                     40                 5673        0.029        0.000                      0                 5673        3.750        0.000                       0                  2415  
sys_clk_pin         0.059        0.000                      0                16779        0.042        0.000                      0                16779        3.400        0.000                       0                  8426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -7.315     -462.116                     66                   66        0.684        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -3.045ns,  Total Violation      -35.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.045ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 1.749ns (13.770%)  route 10.952ns (86.230%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        9.797    13.454    u_mm/requst_addr_0[1]
    SLICE_X32Y144        LUT6 (Prop_lut6_I2_O)        0.124    13.578 r  u_mm/GULF_Eval_Board_i_i_2761/O
                         net (fo=1, routed)           0.000    13.578    u_mm/GULF_Eval_Board_i_i_2761_n_0
    SLICE_X32Y144        MUXF7 (Prop_muxf7_I0_O)      0.241    13.819 r  u_mm/GULF_Eval_Board_i_i_1221/O
                         net (fo=1, routed)           0.000    13.819    u_mm/GULF_Eval_Board_i_i_1221_n_0
    SLICE_X32Y144        MUXF8 (Prop_muxf8_I0_O)      0.098    13.917 r  u_mm/GULF_Eval_Board_i_i_451/O
                         net (fo=1, routed)           0.716    14.634    u_mm/GULF_Eval_Board_i_i_451_n_0
    SLICE_X33Y146        LUT6 (Prop_lut6_I3_O)        0.319    14.953 r  u_mm/GULF_Eval_Board_i_i_129/O
                         net (fo=1, routed)           0.000    14.953    u_mm/GULF_Eval_Board_i_i_129_n_0
    SLICE_X33Y146        MUXF7 (Prop_muxf7_I0_O)      0.212    15.165 r  u_mm/GULF_Eval_Board_i_i_33/O
                         net (fo=1, routed)           0.439    15.603    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[31]
    SLICE_X33Y148        LUT6 (Prop_lut6_I0_O)        0.299    15.902 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=1, routed)           0.000    15.902    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.654    12.833    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y148        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X33Y148        FDRE (Setup_fdre_C_D)        0.032    12.858    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -3.045    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 1.737ns (14.138%)  route 10.549ns (85.862%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        9.635    13.292    u_mm/requst_addr_0[1]
    SLICE_X30Y129        LUT6 (Prop_lut6_I2_O)        0.124    13.416 r  u_mm/GULF_Eval_Board_i_i_1772/O
                         net (fo=1, routed)           0.000    13.416    u_mm/GULF_Eval_Board_i_i_1772_n_0
    SLICE_X30Y129        MUXF7 (Prop_muxf7_I1_O)      0.214    13.630 r  u_mm/GULF_Eval_Board_i_i_726/O
                         net (fo=1, routed)           0.000    13.630    u_mm/GULF_Eval_Board_i_i_726_n_0
    SLICE_X30Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    13.718 r  u_mm/GULF_Eval_Board_i_i_203/O
                         net (fo=1, routed)           0.615    14.332    u_mm/GULF_Eval_Board_i_i_203_n_0
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.319    14.651 r  u_mm/GULF_Eval_Board_i_i_67/O
                         net (fo=1, routed)           0.000    14.651    u_mm/GULF_Eval_Board_i_i_67_n_0
    SLICE_X28Y135        MUXF7 (Prop_muxf7_I0_O)      0.238    14.889 r  u_mm/GULF_Eval_Board_i_i_2/O
                         net (fo=1, routed)           0.300    15.189    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[30]
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.298    15.487 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[30]_i_1/O
                         net (fo=1, routed)           0.000    15.487    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[30]_i_1_n_0
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.694    12.873    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[30]/C
                         clock pessimism              0.147    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X30Y135        FDRE (Setup_fdre_C_D)        0.081    12.947    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -15.487    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.501ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.243ns  (logic 1.749ns (14.286%)  route 10.494ns (85.714%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        9.417    13.074    u_mm/requst_addr_0[1]
    SLICE_X30Y142        LUT6 (Prop_lut6_I2_O)        0.124    13.198 r  u_mm/GULF_Eval_Board_i_i_2013/O
                         net (fo=1, routed)           0.000    13.198    u_mm/GULF_Eval_Board_i_i_2013_n_0
    SLICE_X30Y142        MUXF7 (Prop_muxf7_I0_O)      0.241    13.439 r  u_mm/GULF_Eval_Board_i_i_847/O
                         net (fo=1, routed)           0.000    13.439    u_mm/GULF_Eval_Board_i_i_847_n_0
    SLICE_X30Y142        MUXF8 (Prop_muxf8_I0_O)      0.098    13.537 r  u_mm/GULF_Eval_Board_i_i_264/O
                         net (fo=1, routed)           0.767    14.304    u_mm/GULF_Eval_Board_i_i_264_n_0
    SLICE_X30Y134        LUT6 (Prop_lut6_I5_O)        0.319    14.623 r  u_mm/GULF_Eval_Board_i_i_82/O
                         net (fo=1, routed)           0.000    14.623    u_mm/GULF_Eval_Board_i_i_82_n_0
    SLICE_X30Y134        MUXF7 (Prop_muxf7_I1_O)      0.214    14.837 r  u_mm/GULF_Eval_Board_i_i_9/O
                         net (fo=1, routed)           0.310    15.147    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[23]
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.297    15.444 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=1, routed)           0.000    15.444    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.694    12.873    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[23]/C
                         clock pessimism              0.147    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X30Y135        FDRE (Setup_fdre_C_D)        0.077    12.943    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[23]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                         -15.444    
  -------------------------------------------------------------------
                         slack                                 -2.501    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.934ns  (logic 1.788ns (14.983%)  route 10.146ns (85.017%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        9.131    12.788    u_mm/requst_addr_0[1]
    SLICE_X29Y135        LUT6 (Prop_lut6_I2_O)        0.124    12.912 r  u_mm/GULF_Eval_Board_i_i_1746/O
                         net (fo=1, routed)           0.000    12.912    u_mm/GULF_Eval_Board_i_i_1746_n_0
    SLICE_X29Y135        MUXF7 (Prop_muxf7_I1_O)      0.245    13.157 r  u_mm/GULF_Eval_Board_i_i_713/O
                         net (fo=1, routed)           0.000    13.157    u_mm/GULF_Eval_Board_i_i_713_n_0
    SLICE_X29Y135        MUXF8 (Prop_muxf8_I0_O)      0.104    13.261 r  u_mm/GULF_Eval_Board_i_i_197/O
                         net (fo=1, routed)           0.708    13.969    u_mm/GULF_Eval_Board_i_i_197_n_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I0_O)        0.316    14.285 r  u_mm/GULF_Eval_Board_i_i_66/O
                         net (fo=1, routed)           0.000    14.285    u_mm/GULF_Eval_Board_i_i_66_n_0
    SLICE_X31Y136        MUXF7 (Prop_muxf7_I1_O)      0.245    14.530 r  u_mm/GULF_Eval_Board_i_i_1/O
                         net (fo=1, routed)           0.307    14.837    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[31]
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.298    15.135 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[31]_i_1/O
                         net (fo=1, routed)           0.000    15.135    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.694    12.873    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/C
                         clock pessimism              0.147    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X30Y135        FDRE (Setup_fdre_C_D)        0.079    12.945    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 1.756ns (16.130%)  route 9.131ns (83.870%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        7.861    11.518    u_mm/requst_addr_0[1]
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.642 r  u_mm/GULF_Eval_Board_i_i_3590/O
                         net (fo=1, routed)           0.000    11.642    u_mm/GULF_Eval_Board_i_i_3590_n_0
    SLICE_X49Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    11.887 r  u_mm/GULF_Eval_Board_i_i_1635/O
                         net (fo=1, routed)           0.000    11.887    u_mm/GULF_Eval_Board_i_i_1635_n_0
    SLICE_X49Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    11.991 r  u_mm/GULF_Eval_Board_i_i_658/O
                         net (fo=1, routed)           0.955    12.946    u_mm/GULF_Eval_Board_i_i_658_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.316    13.262 r  u_mm/GULF_Eval_Board_i_i_181/O
                         net (fo=1, routed)           0.000    13.262    u_mm/GULF_Eval_Board_i_i_181_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    13.474 r  u_mm/GULF_Eval_Board_i_i_59/O
                         net (fo=1, routed)           0.315    13.789    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[5]
    SLICE_X50Y74         LUT6 (Prop_lut6_I0_O)        0.299    14.088 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[5]_i_1/O
                         net (fo=1, routed)           0.000    14.088    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[5]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.449    12.628    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.077    12.680    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.050ns  (logic 1.588ns (14.371%)  route 9.462ns (85.629%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=513, routed)         8.080    11.737    u_mm/requst_addr_0[3]
    SLICE_X31Y108        MUXF8 (Prop_muxf8_S_O)       0.273    12.010 r  u_mm/GULF_Eval_Board_i_i_333/O
                         net (fo=1, routed)           0.943    12.954    u_mm/GULF_Eval_Board_i_i_333_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.316    13.270 r  u_mm/GULF_Eval_Board_i_i_100/O
                         net (fo=1, routed)           0.000    13.270    u_mm/GULF_Eval_Board_i_i_100_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.245    13.515 r  u_mm/GULF_Eval_Board_i_i_18/O
                         net (fo=1, routed)           0.439    13.953    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[14]
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.298    14.251 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[14]_i_1/O
                         net (fo=1, routed)           0.000    14.251    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[14]_i_1_n_0
    SLICE_X33Y109        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.651    12.830    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y109        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[14]/C
                         clock pessimism              0.147    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X33Y109        FDRE (Setup_fdre_C_D)        0.032    12.855    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[14]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 1.756ns (16.101%)  route 9.150ns (83.899%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2049, routed)        7.983    11.640    u_mm/requst_addr_0[0]
    SLICE_X64Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.764 r  u_mm/GULF_Eval_Board_i_i_2474/O
                         net (fo=1, routed)           0.000    11.764    u_mm/GULF_Eval_Board_i_i_2474_n_0
    SLICE_X64Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    12.009 r  u_mm/GULF_Eval_Board_i_i_1077/O
                         net (fo=1, routed)           0.000    12.009    u_mm/GULF_Eval_Board_i_i_1077_n_0
    SLICE_X64Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    12.113 r  u_mm/GULF_Eval_Board_i_i_379/O
                         net (fo=1, routed)           0.610    12.723    u_mm/GULF_Eval_Board_i_i_379_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.316    13.039 r  u_mm/GULF_Eval_Board_i_i_111/O
                         net (fo=1, routed)           0.000    13.039    u_mm/GULF_Eval_Board_i_i_111_n_0
    SLICE_X63Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    13.251 r  u_mm/GULF_Eval_Board_i_i_24/O
                         net (fo=1, routed)           0.557    13.808    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[8]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.299    14.107 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000    14.107    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[8]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.528    12.707    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y71         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.032    12.714    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 1.569ns (14.062%)  route 9.589ns (85.938%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=513, routed)         8.295    11.952    u_mm/requst_addr_0[3]
    SLICE_X94Y135        MUXF8 (Prop_muxf8_S_O)       0.283    12.235 r  u_mm/GULF_Eval_Board_i_i_289/O
                         net (fo=1, routed)           1.001    13.236    u_mm/GULF_Eval_Board_i_i_289_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.319    13.555 r  u_mm/GULF_Eval_Board_i_i_89/O
                         net (fo=1, routed)           0.000    13.555    u_mm/GULF_Eval_Board_i_i_89_n_0
    SLICE_X87Y136        MUXF7 (Prop_muxf7_I0_O)      0.212    13.767 r  u_mm/GULF_Eval_Board_i_i_13/O
                         net (fo=1, routed)           0.293    14.060    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[19]
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.299    14.359 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[19]_i_1/O
                         net (fo=1, routed)           0.000    14.359    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[19]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.716    12.895    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.031    13.019    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 1.556ns (14.477%)  route 9.192ns (85.523%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=513, routed)         7.899    11.556    u_mm/requst_addr_0[3]
    SLICE_X61Y68         MUXF8 (Prop_muxf8_S_O)       0.273    11.829 r  u_mm/GULF_Eval_Board_i_i_419/O
                         net (fo=1, routed)           0.860    12.689    u_mm/GULF_Eval_Board_i_i_419_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.316    13.005 r  u_mm/GULF_Eval_Board_i_i_121/O
                         net (fo=1, routed)           0.000    13.005    u_mm/GULF_Eval_Board_i_i_121_n_0
    SLICE_X63Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    13.217 r  u_mm/GULF_Eval_Board_i_i_29/O
                         net (fo=1, routed)           0.433    13.650    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[3]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.299    13.949 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[3]_i_1/O
                         net (fo=1, routed)           0.000    13.949    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[3]_i_1_n_0
    SLICE_X63Y71         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.528    12.707    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y71         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)        0.031    12.713    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.174ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 1.756ns (16.014%)  route 9.209ns (83.986%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.907     3.201    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2049, routed)        8.300    11.957    u_mm/requst_addr_0[1]
    SLICE_X48Y146        LUT6 (Prop_lut6_I2_O)        0.124    12.081 r  u_mm/GULF_Eval_Board_i_i_3086/O
                         net (fo=1, routed)           0.000    12.081    u_mm/GULF_Eval_Board_i_i_3086_n_0
    SLICE_X48Y146        MUXF7 (Prop_muxf7_I1_O)      0.245    12.326 r  u_mm/GULF_Eval_Board_i_i_1383/O
                         net (fo=1, routed)           0.000    12.326    u_mm/GULF_Eval_Board_i_i_1383_n_0
    SLICE_X48Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    12.430 r  u_mm/GULF_Eval_Board_i_i_532/O
                         net (fo=1, routed)           0.451    12.881    u_mm/GULF_Eval_Board_i_i_532_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.316    13.197 r  u_mm/GULF_Eval_Board_i_i_149/O
                         net (fo=1, routed)           0.000    13.197    u_mm/GULF_Eval_Board_i_i_149_n_0
    SLICE_X44Y146        MUXF7 (Prop_muxf7_I0_O)      0.212    13.409 r  u_mm/GULF_Eval_Board_i_i_43/O
                         net (fo=1, routed)           0.458    13.867    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[21]
    SLICE_X50Y146        LUT6 (Prop_lut6_I0_O)        0.299    14.166 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[21]_i_1/O
                         net (fo=1, routed)           0.000    14.166    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[21]_i_1_n_0
    SLICE_X50Y146        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.640    12.819    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y146        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[21]/C
                         clock pessimism              0.247    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X50Y146        FDRE (Setup_fdre_C_D)        0.081    12.993    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                 -1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.250%)  route 0.269ns (67.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.559     0.895    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X33Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/Q
                         net (fo=1, routed)           0.269     1.292    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_bits_7_8_cdc_from_axi_d1_0
    SLICE_X37Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.911     1.277    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X37Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_2/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.021     1.263    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.236%)  route 0.269ns (67.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.559     0.895    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X33Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/Q
                         net (fo=1, routed)           0.269     1.292    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_bits_7_8_cdc_from_axi_d1_1
    SLICE_X37Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.911     1.277    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X37Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.018     1.260    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.331%)  route 0.314ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.558     0.894    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X34Y96         FDSE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDSE (Prop_fdse_C_Q)         0.164     1.058 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/Q
                         net (fo=2, routed)           0.314     1.371    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_7_ss_frm_axi_clk
    SLICE_X37Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.910     1.276    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X37Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.075     1.316    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_7_SS_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.998%)  route 0.172ns (48.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.641     0.977    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[2]/Q
                         net (fo=1, routed)           0.172     1.290    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/Q[0]
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.335 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.335    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2Bus_Data_1[29]
    SLICE_X32Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.826     1.192    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X32Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.695%)  route 0.309ns (65.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.559     0.895    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X34Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[22]/Q
                         net (fo=1, routed)           0.309     1.367    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0][9]
    SLICE_X36Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.910     1.276    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.064     1.305    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.421%)  route 0.164ns (43.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.656     0.992    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X26Y100        FDSE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDSE (Prop_fdse_C_Q)         0.164     1.156 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=3, routed)           0.164     1.320    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/almost_full
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.048     1.368 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.DRR_Overrun_reg_int_i_1/O
                         net (fo=1, routed)           0.000     1.368    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_37_out
    SLICE_X29Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.DRR_Overrun_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.845     1.211    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.DRR_Overrun_reg_int_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.DRR_Overrun_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.195%)  route 0.207ns (61.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.655     0.991    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.207     1.326    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.844     1.210    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.237    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.524%)  route 0.245ns (63.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.659     0.995    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.245     1.381    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y97         SRLC32E                                      r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.845     1.211    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.680%)  route 0.350ns (65.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.554     0.890    u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[31]/Q
                         net (fo=1, routed)           0.350     1.381    u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/reg1[31]
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.426 r  u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.426    u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X49Y102        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.911     1.277    u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.092     1.334    u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.948%)  route 0.334ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.558     0.894    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X34Y96         FDSE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDSE (Prop_fdse_C_Q)         0.164     1.058 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/Q
                         net (fo=2, routed)           0.334     1.391    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_8_tr_inhibit_frm_axi_clk
    SLICE_X37Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.910     1.276    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X37Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/C
                         clock pessimism             -0.035     1.241    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.055     1.296    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y126   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y96    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X1Y129   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X43Y87    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X43Y87    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X42Y88    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y87    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y86    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y86    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y106   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y111   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y112   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y112   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[19][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.898ns (11.911%)  route 6.642ns (88.089%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.257 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.926    13.316    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.692    13.257    u_mm/CLK
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][23]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X30Y133        FDRE (Setup_fdre_C_CE)      -0.169    13.375    u_mm/r_Mem_roll_reg[19][23]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[19][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.898ns (11.911%)  route 6.642ns (88.089%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.257 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.926    13.316    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.692    13.257    u_mm/CLK
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][24]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X30Y133        FDRE (Setup_fdre_C_CE)      -0.169    13.375    u_mm/r_Mem_roll_reg[19][24]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[19][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.898ns (11.911%)  route 6.642ns (88.089%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.257 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.926    13.316    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.692    13.257    u_mm/CLK
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][30]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X30Y133        FDRE (Setup_fdre_C_CE)      -0.169    13.375    u_mm/r_Mem_roll_reg[19][30]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[19][31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 0.898ns (11.911%)  route 6.642ns (88.089%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.257 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.926    13.316    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.692    13.257    u_mm/CLK
    SLICE_X30Y133        FDRE                                         r  u_mm/r_Mem_roll_reg[19][31]/C
                         clock pessimism              0.323    13.580    
                         clock uncertainty           -0.035    13.544    
    SLICE_X30Y133        FDRE (Setup_fdre_C_CE)      -0.169    13.375    u_mm/r_Mem_roll_reg[19][31]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[19][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.898ns (12.295%)  route 6.406ns (87.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.219 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.690    13.080    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X35Y144        FDRE                                         r  u_mm/r_Mem_data_reg[19][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.654    13.219    u_mm/CLK
    SLICE_X35Y144        FDRE                                         r  u_mm/r_Mem_data_reg[19][30]/C
                         clock pessimism              0.323    13.542    
                         clock uncertainty           -0.035    13.506    
    SLICE_X35Y144        FDRE (Setup_fdre_C_CE)      -0.205    13.301    u_mm/r_Mem_data_reg[19][30]
  -------------------------------------------------------------------
                         required time                         13.301    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[57][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.456ns (6.432%)  route 6.634ns (93.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.259 - 7.800 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.904     5.978    u_eval_fw/adr_fsm/CLK
    SLICE_X56Y106        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDCE (Prop_fdce_C_Q)         0.456     6.434 r  u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/Q
                         net (fo=128, routed)         6.634    13.067    u_mm/ro_cnt_out_reg[31][12]
    SLICE_X31Y113        FDRE                                         r  u_mm/r_Mem_roll_reg[57][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.694    13.259    u_mm/CLK
    SLICE_X31Y113        FDRE                                         r  u_mm/r_Mem_roll_reg[57][12]/C
                         clock pessimism              0.341    13.599    
                         clock uncertainty           -0.035    13.564    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)       -0.058    13.506    u_mm/r_Mem_roll_reg[57][12]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[115][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.456ns (6.562%)  route 6.493ns (93.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.260 - 7.800 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.904     5.978    u_eval_fw/adr_fsm/CLK
    SLICE_X56Y106        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDCE (Prop_fdce_C_Q)         0.456     6.434 r  u_eval_fw/adr_fsm/ro_cnt_out_reg[12]/Q
                         net (fo=128, routed)         6.493    12.927    u_mm/ro_cnt_out_reg[31][12]
    SLICE_X31Y112        FDRE                                         r  u_mm/r_Mem_roll_reg[115][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.695    13.260    u_mm/CLK
    SLICE_X31Y112        FDRE                                         r  u_mm/r_Mem_roll_reg[115][12]/C
                         clock pessimism              0.341    13.600    
                         clock uncertainty           -0.035    13.565    
    SLICE_X31Y112        FDRE (Setup_fdre_C_D)       -0.081    13.484    u_mm/r_Mem_roll_reg[115][12]
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/ro_cnt_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[68][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.456ns (6.431%)  route 6.635ns (93.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.216 - 7.800 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.835     5.909    u_eval_fw/adr_fsm/CLK
    SLICE_X45Y116        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDCE (Prop_fdce_C_Q)         0.456     6.365 r  u_eval_fw/adr_fsm/ro_cnt_out_reg[30]/Q
                         net (fo=128, routed)         6.635    13.000    u_mm/ro_cnt_out_reg[31][30]
    SLICE_X34Y138        FDRE                                         r  u_mm/r_Mem_roll_reg[68][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.651    13.216    u_mm/CLK
    SLICE_X34Y138        FDRE                                         r  u_mm/r_Mem_roll_reg[68][30]/C
                         clock pessimism              0.441    13.657    
                         clock uncertainty           -0.035    13.621    
    SLICE_X34Y138        FDRE (Setup_fdre_C_D)       -0.028    13.593    u_mm/r_Mem_roll_reg[68][30]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[19][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.898ns (13.010%)  route 6.005ns (86.990%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.218 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.289    12.679    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X40Y143        FDRE                                         r  u_mm/r_Mem_data_reg[19][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.653    13.218    u_mm/CLK
    SLICE_X40Y143        FDRE                                         r  u_mm/r_Mem_data_reg[19][21]/C
                         clock pessimism              0.323    13.541    
                         clock uncertainty           -0.035    13.505    
    SLICE_X40Y143        FDRE (Setup_fdre_C_CE)      -0.205    13.300    u_mm/r_Mem_data_reg[19][21]
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[19][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.800ns  (sys_clk_pin rise@7.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.898ns (13.010%)  route 6.005ns (86.990%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.218 - 7.800 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.703     5.777    u_eval_fw/adr_fsm/CLK
    SLICE_X58Y82         FDRE                                         r  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.478     6.255 f  u_eval_fw/adr_fsm/wr_adr_o_reg[6]/Q
                         net (fo=8, routed)           0.984     7.239    u_eval_fw/adr_fsm/write_addr_s[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.296     7.535 r  u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2/O
                         net (fo=16, routed)          0.731     8.266    u_eval_fw/adr_fsm/r_Mem_data[1][31]_i_2_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.390 r  u_eval_fw/adr_fsm/r_Mem_data[19][31]_i_1/O
                         net (fo=64, routed)          4.289    12.679    u_mm/wr_adr_o_reg[1]_13[0]
    SLICE_X40Y143        FDRE                                         r  u_mm/r_Mem_data_reg[19][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.800     7.800 r  
    H16                                               0.000     7.800 r  clk_i (IN)
                         net (fo=0)                   0.000     7.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.180 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.473    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.564 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.653    13.218    u_mm/CLK
    SLICE_X40Y143        FDRE                                         r  u_mm/r_Mem_data_reg[19][23]/C
                         clock pessimism              0.323    13.541    
                         clock uncertainty           -0.035    13.505    
    SLICE_X40Y143        FDRE (Setup_fdre_C_CE)      -0.205    13.300    u_mm/r_Mem_data_reg[19][23]
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/data_tmp_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_eval_fw/adr_fsm/wr_data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.293%)  route 0.324ns (69.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.576     1.662    u_eval_fw/adr_fsm/CLK
    SLICE_X55Y95         FDRE                                         r  u_eval_fw/adr_fsm/data_tmp_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  u_eval_fw/adr_fsm/data_tmp_s_reg[13]/Q
                         net (fo=1, routed)           0.324     2.128    u_eval_fw/adr_fsm/data_tmp_s[13]
    SLICE_X56Y106        FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.933     2.275    u_eval_fw/adr_fsm/CLK
    SLICE_X56Y106        FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[13]/C
                         clock pessimism             -0.261     2.014    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.071     2.085    u_eval_fw/adr_fsm/wr_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/wr_data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[68][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.869%)  route 0.288ns (67.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.539     1.625    u_eval_fw/adr_fsm/CLK
    SLICE_X52Y74         FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.141     1.766 r  u_eval_fw/adr_fsm/wr_data_out_reg[8]/Q
                         net (fo=128, routed)         0.288     2.054    u_mm/D[8]
    SLICE_X45Y75         FDRE                                         r  u_mm/r_Mem_data_reg[68][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.808     2.150    u_mm/CLK
    SLICE_X45Y75         FDRE                                         r  u_mm/r_Mem_data_reg[68][8]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.066     1.955    u_mm/r_Mem_data_reg[68][8]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/ro_tmp_s_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_eval_fw/adr_fsm/ro_cnt_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.661     1.748    u_eval_fw/adr_fsm/CLK
    SLICE_X61Y106        FDCE                                         r  u_eval_fw/adr_fsm/ro_tmp_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDCE (Prop_fdce_C_Q)         0.128     1.876 r  u_eval_fw/adr_fsm/ro_tmp_s_reg[28]/Q
                         net (fo=1, routed)           0.062     1.938    u_eval_fw/adr_fsm/ro_tmp_s[28]
    SLICE_X60Y106        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.934     2.276    u_eval_fw/adr_fsm/CLK
    SLICE_X60Y106        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[28]/C
                         clock pessimism             -0.516     1.761    
    SLICE_X60Y106        FDCE (Hold_fdce_C_D)         0.019     1.780    u_eval_fw/adr_fsm/ro_cnt_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/wr_data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[77][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.621%)  route 0.352ns (71.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.539     1.625    u_eval_fw/adr_fsm/CLK
    SLICE_X52Y74         FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.141     1.766 r  u_eval_fw/adr_fsm/wr_data_out_reg[14]/Q
                         net (fo=128, routed)         0.352     2.118    u_mm/D[14]
    SLICE_X47Y75         FDRE                                         r  u_mm/r_Mem_data_reg[77][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.808     2.150    u_mm/CLK
    SLICE_X47Y75         FDRE                                         r  u_mm/r_Mem_data_reg[77][14]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.070     1.959    u_mm/r_Mem_data_reg[77][14]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_eval_fw/word_pack_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_eval_fw/adr_fsm/data_tmp_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.661     1.748    u_eval_fw/CLK
    SLICE_X65Y105        FDRE                                         r  u_eval_fw/word_pack_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  u_eval_fw/word_pack_s_reg[9]/Q
                         net (fo=1, routed)           0.110     1.999    u_eval_fw/adr_fsm/Q[9]
    SLICE_X65Y104        FDRE                                         r  u_eval_fw/adr_fsm/data_tmp_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.934     2.276    u_eval_fw/adr_fsm/CLK
    SLICE_X65Y104        FDRE                                         r  u_eval_fw/adr_fsm/data_tmp_s_reg[9]/C
                         clock pessimism             -0.513     1.764    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.071     1.835    u_eval_fw/adr_fsm/data_tmp_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/ro_cnt_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[37][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.498%)  route 0.150ns (51.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.664     1.751    u_eval_fw/adr_fsm/CLK
    SLICE_X80Y109        FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  u_eval_fw/adr_fsm/ro_cnt_out_reg[4]/Q
                         net (fo=128, routed)         0.150     2.041    u_mm/ro_cnt_out_reg[31][4]
    SLICE_X84Y109        FDRE                                         r  u_mm/r_Mem_roll_reg[37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.937     2.279    u_mm/CLK
    SLICE_X84Y109        FDRE                                         r  u_mm/r_Mem_roll_reg[37][4]/C
                         clock pessimism             -0.494     1.786    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.075     1.861    u_mm/r_Mem_roll_reg[37][4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/ro_cnt_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_roll_reg[42][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.680%)  route 0.137ns (49.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.575     1.661    u_eval_fw/adr_fsm/CLK
    SLICE_X65Y85         FDCE                                         r  u_eval_fw/adr_fsm/ro_cnt_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141     1.802 r  u_eval_fw/adr_fsm/ro_cnt_out_reg[8]/Q
                         net (fo=128, routed)         0.137     1.939    u_mm/ro_cnt_out_reg[31][8]
    SLICE_X62Y84         FDRE                                         r  u_mm/r_Mem_roll_reg[42][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.842     2.184    u_mm/CLK
    SLICE_X62Y84         FDRE                                         r  u_mm/r_Mem_roll_reg[42][8]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.063     1.757    u_mm/r_Mem_roll_reg[42][8]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_eval_fw/word_pack_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_eval_fw/adr_fsm/data_tmp_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.587%)  route 0.162ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.661     1.748    u_eval_fw/CLK
    SLICE_X60Y105        FDRE                                         r  u_eval_fw/word_pack_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  u_eval_fw/word_pack_s_reg[3]/Q
                         net (fo=1, routed)           0.162     2.050    u_eval_fw/adr_fsm/Q[3]
    SLICE_X65Y104        FDRE                                         r  u_eval_fw/adr_fsm/data_tmp_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.934     2.276    u_eval_fw/adr_fsm/CLK
    SLICE_X65Y104        FDRE                                         r  u_eval_fw/adr_fsm/data_tmp_s_reg[3]/C
                         clock pessimism             -0.494     1.783    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.070     1.853    u_eval_fw/adr_fsm/data_tmp_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/wr_data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[8][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.027%)  route 0.147ns (50.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.657     1.744    u_eval_fw/adr_fsm/CLK
    SLICE_X65Y135        FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  u_eval_fw/adr_fsm/wr_data_out_reg[27]/Q
                         net (fo=128, routed)         0.147     2.031    u_mm/D[27]
    SLICE_X65Y134        FDRE                                         r  u_mm/r_Mem_data_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.928     2.270    u_mm/CLK
    SLICE_X65Y134        FDRE                                         r  u_mm/r_Mem_data_reg[8][27]/C
                         clock pessimism             -0.513     1.758    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.070     1.828    u_mm/r_Mem_data_reg[8][27]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_eval_fw/adr_fsm/wr_data_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_mm/r_Mem_data_reg[80][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.521%)  route 0.169ns (54.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.656     1.743    u_eval_fw/adr_fsm/CLK
    SLICE_X80Y120        FDCE                                         r  u_eval_fw/adr_fsm/wr_data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.141     1.884 r  u_eval_fw/adr_fsm/wr_data_out_reg[17]/Q
                         net (fo=128, routed)         0.169     2.052    u_mm/D[17]
    SLICE_X83Y120        FDRE                                         r  u_mm/r_Mem_data_reg[80][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.927     2.269    u_mm/CLK
    SLICE_X83Y120        FDRE                                         r  u_mm/r_Mem_data_reg[80][17]/C
                         clock pessimism             -0.494     1.776    
    SLICE_X83Y120        FDRE (Hold_fdre_C_D)         0.070     1.846    u_mm/r_Mem_data_reg[80][17]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.900 }
Period(ns):         7.800
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         7.800       5.645      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X59Y103   u_eval_fw/word_cnt_v_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X67Y106   u_eval_fw/word_cnt_v_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X59Y103   u_eval_fw/word_output_s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X60Y105   u_eval_fw/word_pack_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X65Y105   u_eval_fw/word_pack_s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X35Y116   u_eval_fw/word_pack_s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X66Y117   u_eval_fw/word_pack_s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X55Y113   u_mm/r_Mem_data_reg[111][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.800       6.800      SLICE_X48Y126   u_mm/r_Mem_data_reg[111][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X46Y82    u_mm/r_Mem_roll_reg[7][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X85Y75    u_mm/r_Mem_data_reg[112][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X34Y141   u_mm/r_Mem_data_reg[25][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X34Y141   u_mm/r_Mem_data_reg[25][31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X41Y82    u_mm/r_Mem_data_reg[26][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X41Y82    u_mm/r_Mem_data_reg[26][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X36Y81    u_mm/r_Mem_data_reg[83][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X35Y107   u_mm/r_Mem_roll_reg[25][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X34Y141   u_mm/r_Mem_roll_reg[25][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X35Y108   u_mm/r_Mem_roll_reg[112][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X59Y103   u_eval_fw/word_cnt_v_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X59Y103   u_eval_fw/word_cnt_v_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X67Y106   u_eval_fw/word_cnt_v_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X67Y106   u_eval_fw/word_cnt_v_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X59Y103   u_eval_fw/word_output_s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X59Y103   u_eval_fw/word_output_s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X60Y105   u_eval_fw/word_pack_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X60Y105   u_eval_fw/word_pack_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X65Y105   u_eval_fw/word_pack_s_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.900       3.400      SLICE_X65Y105   u_eval_fw/word_pack_s_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           66  Failing Endpoints,  Worst Slack       -7.315ns,  Total Violation     -462.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.315ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[38][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.321ns  (logic 1.817ns (42.050%)  route 2.504ns (57.950%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 322.715 - 320.000 ) 
    Source Clock Delay      (SCD):    5.784ns = ( 325.584 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.710   325.584    u_mm/CLK
    SLICE_X58Y90         FDRE                                         r  u_mm/r_Mem_roll_reg[38][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.518   326.102 r  u_mm/r_Mem_roll_reg[38][0]/Q
                         net (fo=1, routed)           0.984   327.086    u_mm/r_Mem_roll_reg[38]_38[0]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124   327.210 r  u_mm/GULF_Eval_Board_i_i_2726/O
                         net (fo=1, routed)           0.000   327.210    u_mm/GULF_Eval_Board_i_i_2726_n_0
    SLICE_X58Y85         MUXF7 (Prop_muxf7_I1_O)      0.247   327.457 r  u_mm/GULF_Eval_Board_i_i_1203/O
                         net (fo=1, routed)           0.000   327.457    u_mm/GULF_Eval_Board_i_i_1203_n_0
    SLICE_X58Y85         MUXF8 (Prop_muxf8_I0_O)      0.098   327.555 r  u_mm/GULF_Eval_Board_i_i_442/O
                         net (fo=1, routed)           0.921   328.476    u_mm/GULF_Eval_Board_i_i_442_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.319   328.795 r  u_mm/GULF_Eval_Board_i_i_127/O
                         net (fo=1, routed)           0.000   328.795    u_mm/GULF_Eval_Board_i_i_127_n_0
    SLICE_X56Y90         MUXF7 (Prop_muxf7_I0_O)      0.212   329.007 r  u_mm/GULF_Eval_Board_i_i_32/O
                         net (fo=1, routed)           0.598   329.606    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[0]
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.299   329.905 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[0]_i_1/O
                         net (fo=1, routed)           0.000   329.905    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[0]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.536   322.715    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.000   322.715    
                         clock uncertainty           -0.154   322.561    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.029   322.590    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                        322.590    
                         arrival time                        -329.905    
  -------------------------------------------------------------------
                         slack                                 -7.315    

Slack (VIOLATED) :        -7.312ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_data_reg[50][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.242ns  (logic 1.774ns (41.815%)  route 2.468ns (58.185%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 322.829 - 320.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 325.776 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.902   325.776    u_mm/CLK
    SLICE_X56Y109        FDRE                                         r  u_mm/r_Mem_data_reg[50][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.456   326.232 r  u_mm/r_Mem_data_reg[50][13]/Q
                         net (fo=1, routed)           0.868   327.100    u_mm/r_Mem_data_reg_n_0_[50][13]
    SLICE_X54Y108        LUT6 (Prop_lut6_I1_O)        0.124   327.224 r  u_mm/GULF_Eval_Board_i_i_3329/O
                         net (fo=1, routed)           0.000   327.224    u_mm/GULF_Eval_Board_i_i_3329_n_0
    SLICE_X54Y108        MUXF7 (Prop_muxf7_I0_O)      0.241   327.465 r  u_mm/GULF_Eval_Board_i_i_1505/O
                         net (fo=1, routed)           0.000   327.465    u_mm/GULF_Eval_Board_i_i_1505_n_0
    SLICE_X54Y108        MUXF8 (Prop_muxf8_I0_O)      0.098   327.562 r  u_mm/GULF_Eval_Board_i_i_593/O
                         net (fo=1, routed)           1.193   328.756    u_mm/GULF_Eval_Board_i_i_593_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I0_O)        0.319   329.075 r  u_mm/GULF_Eval_Board_i_i_165/O
                         net (fo=1, routed)           0.000   329.075    u_mm/GULF_Eval_Board_i_i_165_n_0
    SLICE_X44Y110        MUXF7 (Prop_muxf7_I0_O)      0.238   329.313 r  u_mm/GULF_Eval_Board_i_i_51/O
                         net (fo=1, routed)           0.408   329.720    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[13]
    SLICE_X45Y110        LUT6 (Prop_lut6_I0_O)        0.298   330.018 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[13]_i_1/O
                         net (fo=1, routed)           0.000   330.018    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[13]_i_1_n_0
    SLICE_X45Y110        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.650   322.829    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y110        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.000   322.829    
                         clock uncertainty           -0.154   322.675    
    SLICE_X45Y110        FDRE (Setup_fdre_C_D)        0.031   322.706    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                        322.706    
                         arrival time                        -330.018    
  -------------------------------------------------------------------
                         slack                                 -7.312    

Slack (VIOLATED) :        -7.283ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[43][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.271ns  (logic 1.775ns (41.555%)  route 2.496ns (58.445%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 322.879 - 320.000 ) 
    Source Clock Delay      (SCD):    5.966ns = ( 325.766 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.892   325.766    u_mm/CLK
    SLICE_X62Y128        FDRE                                         r  u_mm/r_Mem_roll_reg[43][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.518   326.284 r  u_mm/r_Mem_roll_reg[43][17]/Q
                         net (fo=1, routed)           0.942   327.225    u_mm/r_Mem_roll_reg[43]_43[17]
    SLICE_X61Y125        LUT6 (Prop_lut6_I0_O)        0.124   327.349 r  u_mm/GULF_Eval_Board_i_i_2183/O
                         net (fo=1, routed)           0.000   327.349    u_mm/GULF_Eval_Board_i_i_2183_n_0
    SLICE_X61Y125        MUXF7 (Prop_muxf7_I0_O)      0.212   327.561 r  u_mm/GULF_Eval_Board_i_i_932/O
                         net (fo=1, routed)           0.000   327.561    u_mm/GULF_Eval_Board_i_i_932_n_0
    SLICE_X61Y125        MUXF8 (Prop_muxf8_I1_O)      0.094   327.655 r  u_mm/GULF_Eval_Board_i_i_306/O
                         net (fo=1, routed)           0.812   328.467    u_mm/GULF_Eval_Board_i_i_306_n_0
    SLICE_X61Y123        LUT6 (Prop_lut6_I1_O)        0.316   328.783 r  u_mm/GULF_Eval_Board_i_i_93/O
                         net (fo=1, routed)           0.000   328.783    u_mm/GULF_Eval_Board_i_i_93_n_0
    SLICE_X61Y123        MUXF7 (Prop_muxf7_I0_O)      0.212   328.995 r  u_mm/GULF_Eval_Board_i_i_15/O
                         net (fo=1, routed)           0.743   329.738    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[17]
    SLICE_X64Y123        LUT6 (Prop_lut6_I0_O)        0.299   330.037 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[17]_i_1/O
                         net (fo=1, routed)           0.000   330.037    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[17]_i_1_n_0
    SLICE_X64Y123        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.700   322.879    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y123        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[17]/C
                         clock pessimism              0.000   322.879    
                         clock uncertainty           -0.154   322.725    
    SLICE_X64Y123        FDRE (Setup_fdre_C_D)        0.029   322.754    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[17]
  -------------------------------------------------------------------
                         required time                        322.754    
                         arrival time                        -330.037    
  -------------------------------------------------------------------
                         slack                                 -7.283    

Slack (VIOLATED) :        -7.274ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_data_reg[23][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.209ns  (logic 1.817ns (43.174%)  route 2.392ns (56.826%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 322.895 - 320.000 ) 
    Source Clock Delay      (SCD):    6.036ns = ( 325.836 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.962   325.836    u_mm/CLK
    SLICE_X94Y121        FDRE                                         r  u_mm/r_Mem_data_reg[23][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDRE (Prop_fdre_C_Q)         0.518   326.354 r  u_mm/r_Mem_data_reg[23][25]/Q
                         net (fo=1, routed)           1.003   327.357    u_mm/r_Mem_data_reg_n_0_[23][25]
    SLICE_X90Y117        LUT6 (Prop_lut6_I0_O)        0.124   327.481 r  u_mm/GULF_Eval_Board_i_i_2954/O
                         net (fo=1, routed)           0.000   327.481    u_mm/GULF_Eval_Board_i_i_2954_n_0
    SLICE_X90Y117        MUXF7 (Prop_muxf7_I1_O)      0.247   327.728 r  u_mm/GULF_Eval_Board_i_i_1317/O
                         net (fo=1, routed)           0.000   327.728    u_mm/GULF_Eval_Board_i_i_1317_n_0
    SLICE_X90Y117        MUXF8 (Prop_muxf8_I0_O)      0.098   327.826 r  u_mm/GULF_Eval_Board_i_i_499/O
                         net (fo=1, routed)           0.885   328.710    u_mm/GULF_Eval_Board_i_i_499_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I3_O)        0.319   329.029 r  u_mm/GULF_Eval_Board_i_i_141/O
                         net (fo=1, routed)           0.000   329.029    u_mm/GULF_Eval_Board_i_i_141_n_0
    SLICE_X87Y117        MUXF7 (Prop_muxf7_I0_O)      0.212   329.241 r  u_mm/GULF_Eval_Board_i_i_39/O
                         net (fo=1, routed)           0.504   329.745    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[25]
    SLICE_X87Y112        LUT6 (Prop_lut6_I0_O)        0.299   330.044 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[25]_i_1/O
                         net (fo=1, routed)           0.000   330.044    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[25]_i_1_n_0
    SLICE_X87Y112        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.716   322.895    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y112        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.000   322.895    
                         clock uncertainty           -0.154   322.741    
    SLICE_X87Y112        FDRE (Setup_fdre_C_D)        0.029   322.770    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                        322.770    
                         arrival time                        -330.044    
  -------------------------------------------------------------------
                         slack                                 -7.274    

Slack (VIOLATED) :        -7.259ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_data_reg[43][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.253ns  (logic 1.775ns (41.736%)  route 2.478ns (58.264%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 322.833 - 320.000 ) 
    Source Clock Delay      (SCD):    5.918ns = ( 325.718 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.844   325.718    u_mm/CLK
    SLICE_X32Y146        FDRE                                         r  u_mm/r_Mem_data_reg[43][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y146        FDRE (Prop_fdre_C_Q)         0.518   326.236 r  u_mm/r_Mem_data_reg[43][31]/Q
                         net (fo=1, routed)           1.035   327.271    u_mm/r_Mem_data_reg_n_0_[43][31]
    SLICE_X29Y146        LUT6 (Prop_lut6_I0_O)        0.124   327.395 r  u_mm/GULF_Eval_Board_i_i_2759/O
                         net (fo=1, routed)           0.000   327.395    u_mm/GULF_Eval_Board_i_i_2759_n_0
    SLICE_X29Y146        MUXF7 (Prop_muxf7_I0_O)      0.212   327.607 r  u_mm/GULF_Eval_Board_i_i_1220/O
                         net (fo=1, routed)           0.000   327.607    u_mm/GULF_Eval_Board_i_i_1220_n_0
    SLICE_X29Y146        MUXF8 (Prop_muxf8_I1_O)      0.094   327.701 r  u_mm/GULF_Eval_Board_i_i_450/O
                         net (fo=1, routed)           1.004   328.705    u_mm/GULF_Eval_Board_i_i_450_n_0
    SLICE_X33Y146        LUT6 (Prop_lut6_I1_O)        0.316   329.021 r  u_mm/GULF_Eval_Board_i_i_129/O
                         net (fo=1, routed)           0.000   329.021    u_mm/GULF_Eval_Board_i_i_129_n_0
    SLICE_X33Y146        MUXF7 (Prop_muxf7_I0_O)      0.212   329.233 r  u_mm/GULF_Eval_Board_i_i_33/O
                         net (fo=1, routed)           0.439   329.672    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[31]
    SLICE_X33Y148        LUT6 (Prop_lut6_I0_O)        0.299   329.971 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=1, routed)           0.000   329.971    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.654   322.833    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y148        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.000   322.833    
                         clock uncertainty           -0.154   322.679    
    SLICE_X33Y148        FDRE (Setup_fdre_C_D)        0.032   322.711    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                        322.711    
                         arrival time                        -329.971    
  -------------------------------------------------------------------
                         slack                                 -7.259    

Slack (VIOLATED) :        -7.239ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[111][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.225ns  (logic 1.812ns (42.889%)  route 2.413ns (57.111%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 322.883 - 320.000 ) 
    Source Clock Delay      (SCD):    5.976ns = ( 325.776 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.902   325.776    u_mm/CLK
    SLICE_X62Y137        FDRE                                         r  u_mm/r_Mem_roll_reg[111][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.518   326.294 r  u_mm/r_Mem_roll_reg[111][25]/Q
                         net (fo=1, routed)           0.976   327.270    u_mm/r_Mem_roll_reg[111]_111[25]
    SLICE_X61Y132        LUT6 (Prop_lut6_I0_O)        0.124   327.394 r  u_mm/GULF_Eval_Board_i_i_1944/O
                         net (fo=1, routed)           0.000   327.394    u_mm/GULF_Eval_Board_i_i_1944_n_0
    SLICE_X61Y132        MUXF7 (Prop_muxf7_I1_O)      0.217   327.611 r  u_mm/GULF_Eval_Board_i_i_812/O
                         net (fo=1, routed)           0.000   327.611    u_mm/GULF_Eval_Board_i_i_812_n_0
    SLICE_X61Y132        MUXF8 (Prop_muxf8_I1_O)      0.094   327.705 r  u_mm/GULF_Eval_Board_i_i_246/O
                         net (fo=1, routed)           0.941   328.646    u_mm/GULF_Eval_Board_i_i_246_n_0
    SLICE_X61Y131        LUT6 (Prop_lut6_I1_O)        0.316   328.962 r  u_mm/GULF_Eval_Board_i_i_78/O
                         net (fo=1, routed)           0.000   328.962    u_mm/GULF_Eval_Board_i_i_78_n_0
    SLICE_X61Y131        MUXF7 (Prop_muxf7_I1_O)      0.245   329.207 r  u_mm/GULF_Eval_Board_i_i_7/O
                         net (fo=1, routed)           0.495   329.703    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[25]
    SLICE_X60Y131        LUT6 (Prop_lut6_I0_O)        0.298   330.001 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[25]_i_1/O
                         net (fo=1, routed)           0.000   330.001    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[25]_i_1_n_0
    SLICE_X60Y131        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.704   322.883    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y131        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[25]/C
                         clock pessimism              0.000   322.883    
                         clock uncertainty           -0.154   322.729    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.032   322.761    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[25]
  -------------------------------------------------------------------
                         required time                        322.761    
                         arrival time                        -330.000    
  -------------------------------------------------------------------
                         slack                                 -7.239    

Slack (VIOLATED) :        -7.236ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_data_reg[126][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.339ns  (logic 1.780ns (41.028%)  route 2.559ns (58.972%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 322.884 - 320.000 ) 
    Source Clock Delay      (SCD):    5.909ns = ( 325.709 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.835   325.709    u_mm/CLK
    SLICE_X46Y116        FDRE                                         r  u_mm/r_Mem_data_reg[126][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518   326.227 r  u_mm/r_Mem_data_reg[126][11]/Q
                         net (fo=1, routed)           1.002   327.229    u_mm/r_Mem_data_reg_n_0_[126][11]
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124   327.353 r  u_mm/GULF_Eval_Board_i_i_3412/O
                         net (fo=1, routed)           0.000   327.353    u_mm/GULF_Eval_Board_i_i_3412_n_0
    SLICE_X49Y119        MUXF7 (Prop_muxf7_I1_O)      0.217   327.570 r  u_mm/GULF_Eval_Board_i_i_1546/O
                         net (fo=1, routed)           0.000   327.570    u_mm/GULF_Eval_Board_i_i_1546_n_0
    SLICE_X49Y119        MUXF8 (Prop_muxf8_I1_O)      0.094   327.664 r  u_mm/GULF_Eval_Board_i_i_613/O
                         net (fo=1, routed)           1.018   328.682    u_mm/GULF_Eval_Board_i_i_613_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I0_O)        0.316   328.998 r  u_mm/GULF_Eval_Board_i_i_170/O
                         net (fo=1, routed)           0.000   328.998    u_mm/GULF_Eval_Board_i_i_170_n_0
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I1_O)      0.214   329.212 r  u_mm/GULF_Eval_Board_i_i_53/O
                         net (fo=1, routed)           0.538   329.750    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[11]
    SLICE_X54Y114        LUT6 (Prop_lut6_I0_O)        0.297   330.047 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000   330.047    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[11]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.705   322.884    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y114        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.000   322.884    
                         clock uncertainty           -0.154   322.730    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)        0.081   322.811    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                        322.811    
                         arrival time                        -330.047    
  -------------------------------------------------------------------
                         slack                                 -7.236    

Slack (VIOLATED) :        -7.226ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[50][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.039ns  (logic 1.774ns (43.921%)  route 2.265ns (56.079%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 322.715 - 320.000 ) 
    Source Clock Delay      (SCD):    5.979ns = ( 325.779 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.905   325.779    u_mm/CLK
    SLICE_X56Y100        FDRE                                         r  u_mm/r_Mem_roll_reg[50][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.456   326.235 r  u_mm/r_Mem_roll_reg[50][7]/Q
                         net (fo=1, routed)           0.974   327.209    u_mm/r_Mem_roll_reg[50]_50[7]
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.124   327.333 r  u_mm/GULF_Eval_Board_i_i_2497/O
                         net (fo=1, routed)           0.000   327.333    u_mm/GULF_Eval_Board_i_i_2497_n_0
    SLICE_X54Y102        MUXF7 (Prop_muxf7_I0_O)      0.241   327.574 r  u_mm/GULF_Eval_Board_i_i_1089/O
                         net (fo=1, routed)           0.000   327.574    u_mm/GULF_Eval_Board_i_i_1089_n_0
    SLICE_X54Y102        MUXF8 (Prop_muxf8_I0_O)      0.098   327.672 r  u_mm/GULF_Eval_Board_i_i_385/O
                         net (fo=1, routed)           0.988   328.659    u_mm/GULF_Eval_Board_i_i_385_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.319   328.978 r  u_mm/GULF_Eval_Board_i_i_113/O
                         net (fo=1, routed)           0.000   328.978    u_mm/GULF_Eval_Board_i_i_113_n_0
    SLICE_X55Y92         MUXF7 (Prop_muxf7_I0_O)      0.238   329.216 r  u_mm/GULF_Eval_Board_i_i_25/O
                         net (fo=1, routed)           0.303   329.520    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[7]
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.298   329.818 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[7]_i_1/O
                         net (fo=1, routed)           0.000   329.818    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.536   322.715    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[7]/C
                         clock pessimism              0.000   322.715    
                         clock uncertainty           -0.154   322.561    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.031   322.592    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                        322.592    
                         arrival time                        -329.818    
  -------------------------------------------------------------------
                         slack                                 -7.226    

Slack (VIOLATED) :        -7.223ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[115][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.221ns  (logic 1.816ns (43.018%)  route 2.405ns (56.982%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 322.715 - 320.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 325.594 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.720   325.594    u_mm/CLK
    SLICE_X86Y90         FDRE                                         r  u_mm/r_Mem_roll_reg[115][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.518   326.112 r  u_mm/r_Mem_roll_reg[115][5]/Q
                         net (fo=1, routed)           0.918   327.030    u_mm/r_Mem_roll_reg[115]_115[5]
    SLICE_X83Y88         LUT6 (Prop_lut6_I0_O)        0.124   327.154 r  u_mm/GULF_Eval_Board_i_i_2577/O
                         net (fo=1, routed)           0.000   327.154    u_mm/GULF_Eval_Board_i_i_2577_n_0
    SLICE_X83Y88         MUXF7 (Prop_muxf7_I0_O)      0.238   327.392 r  u_mm/GULF_Eval_Board_i_i_1129/O
                         net (fo=1, routed)           0.000   327.392    u_mm/GULF_Eval_Board_i_i_1129_n_0
    SLICE_X83Y88         MUXF8 (Prop_muxf8_I0_O)      0.104   327.496 r  u_mm/GULF_Eval_Board_i_i_405/O
                         net (fo=1, routed)           0.929   328.425    u_mm/GULF_Eval_Board_i_i_405_n_0
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.316   328.741 r  u_mm/GULF_Eval_Board_i_i_118/O
                         net (fo=1, routed)           0.000   328.741    u_mm/GULF_Eval_Board_i_i_118_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.217   328.958 r  u_mm/GULF_Eval_Board_i_i_27/O
                         net (fo=1, routed)           0.558   329.516    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[5]
    SLICE_X83Y81         LUT6 (Prop_lut6_I0_O)        0.299   329.815 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[5]_i_1/O
                         net (fo=1, routed)           0.000   329.815    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[5]_i_1_n_0
    SLICE_X83Y81         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.536   322.715    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y81         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.000   322.715    
                         clock uncertainty           -0.154   322.561    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)        0.031   322.592    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                        322.592    
                         arrival time                        -329.815    
  -------------------------------------------------------------------
                         slack                                 -7.223    

Slack (VIOLATED) :        -7.220ns  (required time - arrival time)
  Source:                 u_mm/r_Mem_roll_reg[122][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (clk_fpga_0 rise@320.000ns - sys_clk_pin rise@319.800ns)
  Data Path Delay:        4.150ns  (logic 1.739ns (41.905%)  route 2.411ns (58.095%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 322.895 - 320.000 ) 
    Source Clock Delay      (SCD):    6.044ns = ( 325.844 - 319.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    319.800   319.800 r  
    H16                                               0.000   319.800 r  clk_i (IN)
                         net (fo=0)                   0.000   319.800    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451   321.251 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522   323.773    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   323.874 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        1.970   325.844    u_mm/CLK
    SLICE_X103Y134       FDRE                                         r  u_mm/r_Mem_roll_reg[122][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_fdre_C_Q)         0.456   326.300 r  u_mm/r_Mem_roll_reg[122][26]/Q
                         net (fo=1, routed)           1.039   327.338    u_mm/r_Mem_roll_reg[122]_122[26]
    SLICE_X94Y134        LUT6 (Prop_lut6_I1_O)        0.124   327.462 r  u_mm/GULF_Eval_Board_i_i_1907/O
                         net (fo=1, routed)           0.000   327.462    u_mm/GULF_Eval_Board_i_i_1907_n_0
    SLICE_X94Y134        MUXF7 (Prop_muxf7_I0_O)      0.209   327.671 r  u_mm/GULF_Eval_Board_i_i_794/O
                         net (fo=1, routed)           0.000   327.671    u_mm/GULF_Eval_Board_i_i_794_n_0
    SLICE_X94Y134        MUXF8 (Prop_muxf8_I1_O)      0.088   327.759 r  u_mm/GULF_Eval_Board_i_i_237/O
                         net (fo=1, routed)           1.081   328.840    u_mm/GULF_Eval_Board_i_i_237_n_0
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.319   329.159 r  u_mm/GULF_Eval_Board_i_i_76/O
                         net (fo=1, routed)           0.000   329.159    u_mm/GULF_Eval_Board_i_i_76_n_0
    SLICE_X89Y137        MUXF7 (Prop_muxf7_I1_O)      0.245   329.404 r  u_mm/GULF_Eval_Board_i_i_6/O
                         net (fo=1, routed)           0.292   329.696    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[26]
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.298   329.994 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[26]_i_1/O
                         net (fo=1, routed)           0.000   329.994    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[26]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   321.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        1.716   322.895    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[26]/C
                         clock pessimism              0.000   322.895    
                         clock uncertainty           -0.154   322.741    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.032   322.773    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[26]
  -------------------------------------------------------------------
                         required time                        322.773    
                         arrival time                        -329.994    
  -------------------------------------------------------------------
                         slack                                 -7.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 u_emm/r_Mem_error_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.016%)  route 0.277ns (56.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.659     1.746    u_emm/CLK
    SLICE_X58Y106        FDRE                                         r  u_emm/r_Mem_error_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.164     1.910 r  u_emm/r_Mem_error_reg[0][0]/Q
                         net (fo=1, routed)           0.277     2.186    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_error[0]
    SLICE_X65Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[0]_i_1/O
                         net (fo=1, routed)           0.000     2.231    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_2_in[0]
    SLICE_X65Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.935     1.301    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[0]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.154     1.455    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.092     1.547    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_emm/r_Mem_error_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.475%)  route 0.477ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.659     1.746    u_emm/CLK
    SLICE_X58Y106        FDRE                                         r  u_emm/r_Mem_error_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.164     1.910 r  u_emm/r_Mem_error_reg[0][1]/Q
                         net (fo=1, routed)           0.477     2.386    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_error[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.431 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[1]_i_1/O
                         net (fo=1, routed)           0.000     2.431    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_2_in[1]
    SLICE_X54Y83         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.838     1.204    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[1]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.154     1.358    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.120     1.478    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[71][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.577ns (63.529%)  route 0.331ns (36.471%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.654     1.741    u_mm/CLK
    SLICE_X29Y136        FDRE                                         r  u_mm/r_Mem_roll_reg[71][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.141     1.882 r  u_mm/r_Mem_roll_reg[71][31]/Q
                         net (fo=1, routed)           0.058     1.940    u_mm/r_Mem_roll_reg[71]_71[31]
    SLICE_X28Y136        LUT6 (Prop_lut6_I0_O)        0.045     1.985 r  u_mm/GULF_Eval_Board_i_i_1758/O
                         net (fo=1, routed)           0.000     1.985    u_mm/GULF_Eval_Board_i_i_1758_n_0
    SLICE_X28Y136        MUXF7 (Prop_muxf7_I1_O)      0.074     2.059 r  u_mm/GULF_Eval_Board_i_i_719/O
                         net (fo=1, routed)           0.000     2.059    u_mm/GULF_Eval_Board_i_i_719_n_0
    SLICE_X28Y136        MUXF8 (Prop_muxf8_I0_O)      0.023     2.082 r  u_mm/GULF_Eval_Board_i_i_200/O
                         net (fo=1, routed)           0.159     2.241    u_mm/GULF_Eval_Board_i_i_200_n_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I5_O)        0.112     2.353 r  u_mm/GULF_Eval_Board_i_i_66/O
                         net (fo=1, routed)           0.000     2.353    u_mm/GULF_Eval_Board_i_i_66_n_0
    SLICE_X31Y136        MUXF7 (Prop_muxf7_I1_O)      0.074     2.427 r  u_mm/GULF_Eval_Board_i_i_1/O
                         net (fo=1, routed)           0.114     2.541    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[31]
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.108     2.649 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[31]_i_1/O
                         net (fo=1, routed)           0.000     2.649    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.925     1.291    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y135        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]/C
                         clock pessimism              0.000     1.291    
                         clock uncertainty            0.154     1.445    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.121     1.566    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[20][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.574ns (63.850%)  route 0.325ns (36.150%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.666     1.753    u_mm/CLK
    SLICE_X89Y100        FDRE                                         r  u_mm/r_Mem_roll_reg[20][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  u_mm/r_Mem_roll_reg[20][4]/Q
                         net (fo=1, routed)           0.058     1.952    u_mm/r_Mem_roll_reg[20]_20[4]
    SLICE_X88Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.997 r  u_mm/GULF_Eval_Board_i_i_2602/O
                         net (fo=1, routed)           0.000     1.997    u_mm/GULF_Eval_Board_i_i_2602_n_0
    SLICE_X88Y100        MUXF7 (Prop_muxf7_I1_O)      0.074     2.071 r  u_mm/GULF_Eval_Board_i_i_1141/O
                         net (fo=1, routed)           0.000     2.071    u_mm/GULF_Eval_Board_i_i_1141_n_0
    SLICE_X88Y100        MUXF8 (Prop_muxf8_I0_O)      0.023     2.094 r  u_mm/GULF_Eval_Board_i_i_411/O
                         net (fo=1, routed)           0.166     2.260    u_mm/GULF_Eval_Board_i_i_411_n_0
    SLICE_X89Y100        LUT6 (Prop_lut6_I3_O)        0.112     2.372 r  u_mm/GULF_Eval_Board_i_i_119/O
                         net (fo=1, routed)           0.000     2.372    u_mm/GULF_Eval_Board_i_i_119_n_0
    SLICE_X89Y100        MUXF7 (Prop_muxf7_I0_O)      0.071     2.443 r  u_mm/GULF_Eval_Board_i_i_28/O
                         net (fo=1, routed)           0.101     2.544    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[4]
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.108     2.652 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[4]_i_1/O
                         net (fo=1, routed)           0.000     2.652    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[4]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.940     1.306    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.000     1.306    
                         clock uncertainty            0.154     1.460    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.092     1.552    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[78][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.554ns (58.936%)  route 0.386ns (41.064%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.687     1.774    u_mm/CLK
    SLICE_X93Y141        FDRE                                         r  u_mm/r_Mem_roll_reg[78][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y141        FDRE (Prop_fdre_C_Q)         0.141     1.915 r  u_mm/r_Mem_roll_reg[78][18]/Q
                         net (fo=1, routed)           0.087     2.002    u_mm/r_Mem_roll_reg[78]_78[18]
    SLICE_X92Y141        LUT6 (Prop_lut6_I1_O)        0.045     2.047 r  u_mm/GULF_Eval_Board_i_i_2176/O
                         net (fo=1, routed)           0.000     2.047    u_mm/GULF_Eval_Board_i_i_2176_n_0
    SLICE_X92Y141        MUXF7 (Prop_muxf7_I1_O)      0.064     2.111 r  u_mm/GULF_Eval_Board_i_i_928/O
                         net (fo=1, routed)           0.000     2.111    u_mm/GULF_Eval_Board_i_i_928_n_0
    SLICE_X92Y141        MUXF8 (Prop_muxf8_I1_O)      0.019     2.130 r  u_mm/GULF_Eval_Board_i_i_304/O
                         net (fo=1, routed)           0.180     2.309    u_mm/GULF_Eval_Board_i_i_304_n_0
    SLICE_X92Y139        LUT6 (Prop_lut6_I5_O)        0.113     2.422 r  u_mm/GULF_Eval_Board_i_i_92/O
                         net (fo=1, routed)           0.000     2.422    u_mm/GULF_Eval_Board_i_i_92_n_0
    SLICE_X92Y139        MUXF7 (Prop_muxf7_I1_O)      0.064     2.486 r  u_mm/GULF_Eval_Board_i_i_14/O
                         net (fo=1, routed)           0.119     2.606    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[18]
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.108     2.714 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[18]_i_1/O
                         net (fo=1, routed)           0.000     2.714    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[18]_i_1_n_0
    SLICE_X90Y139        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.960     1.326    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y139        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[18]/C
                         clock pessimism              0.000     1.326    
                         clock uncertainty            0.154     1.480    
    SLICE_X90Y139        FDRE (Hold_fdre_C_D)         0.120     1.600    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_data_reg[61][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.552ns (57.682%)  route 0.405ns (42.318%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.659     1.746    u_mm/CLK
    SLICE_X61Y139        FDRE                                         r  u_mm/r_Mem_data_reg[61][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y139        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  u_mm/r_Mem_data_reg[61][22]/Q
                         net (fo=1, routed)           0.097     1.983    u_mm/r_Mem_data_reg_n_0_[61][22]
    SLICE_X60Y139        LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  u_mm/GULF_Eval_Board_i_i_3044/O
                         net (fo=1, routed)           0.000     2.028    u_mm/GULF_Eval_Board_i_i_3044_n_0
    SLICE_X60Y139        MUXF7 (Prop_muxf7_I1_O)      0.065     2.093 r  u_mm/GULF_Eval_Board_i_i_1362/O
                         net (fo=1, routed)           0.000     2.093    u_mm/GULF_Eval_Board_i_i_1362_n_0
    SLICE_X60Y139        MUXF8 (Prop_muxf8_I1_O)      0.019     2.112 r  u_mm/GULF_Eval_Board_i_i_521/O
                         net (fo=1, routed)           0.192     2.305    u_mm/GULF_Eval_Board_i_i_521_n_0
    SLICE_X62Y139        LUT6 (Prop_lut6_I0_O)        0.112     2.417 r  u_mm/GULF_Eval_Board_i_i_147/O
                         net (fo=1, routed)           0.000     2.417    u_mm/GULF_Eval_Board_i_i_147_n_0
    SLICE_X62Y139        MUXF7 (Prop_muxf7_I0_O)      0.062     2.479 r  u_mm/GULF_Eval_Board_i_i_42/O
                         net (fo=1, routed)           0.116     2.595    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[22]
    SLICE_X62Y140        LUT6 (Prop_lut6_I0_O)        0.108     2.703 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[22]_i_1/O
                         net (fo=1, routed)           0.000     2.703    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[22]_i_1_n_0
    SLICE_X62Y140        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.933     1.299    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y140        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.000     1.299    
                         clock uncertainty            0.154     1.453    
    SLICE_X62Y140        FDRE (Hold_fdre_C_D)         0.120     1.573    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[70][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.569ns (61.187%)  route 0.361ns (38.813%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.661     1.748    u_mm/CLK
    SLICE_X87Y134        FDRE                                         r  u_mm/r_Mem_roll_reg[70][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     1.889 r  u_mm/r_Mem_roll_reg[70][19]/Q
                         net (fo=1, routed)           0.089     1.978    u_mm/r_Mem_roll_reg[70]_70[19]
    SLICE_X86Y134        LUT6 (Prop_lut6_I1_O)        0.045     2.023 r  u_mm/GULF_Eval_Board_i_i_2142/O
                         net (fo=1, routed)           0.000     2.023    u_mm/GULF_Eval_Board_i_i_2142_n_0
    SLICE_X86Y134        MUXF7 (Prop_muxf7_I1_O)      0.075     2.098 r  u_mm/GULF_Eval_Board_i_i_911/O
                         net (fo=1, routed)           0.000     2.098    u_mm/GULF_Eval_Board_i_i_911_n_0
    SLICE_X86Y134        MUXF8 (Prop_muxf8_I0_O)      0.022     2.120 r  u_mm/GULF_Eval_Board_i_i_296/O
                         net (fo=1, routed)           0.165     2.285    u_mm/GULF_Eval_Board_i_i_296_n_0
    SLICE_X87Y136        LUT6 (Prop_lut6_I5_O)        0.113     2.398 r  u_mm/GULF_Eval_Board_i_i_90/O
                         net (fo=1, routed)           0.000     2.398    u_mm/GULF_Eval_Board_i_i_90_n_0
    SLICE_X87Y136        MUXF7 (Prop_muxf7_I1_O)      0.065     2.463 r  u_mm/GULF_Eval_Board_i_i_13/O
                         net (fo=1, routed)           0.107     2.570    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[19]
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.108     2.678 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[19]_i_1/O
                         net (fo=1, routed)           0.000     2.678    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[19]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.935     1.301    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y137        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.154     1.455    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.092     1.547    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[80][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.565ns (58.505%)  route 0.401ns (41.495%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.634     1.721    u_mm/CLK
    SLICE_X52Y146        FDRE                                         r  u_mm/r_Mem_roll_reg[80][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y146        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  u_mm/r_Mem_roll_reg[80][27]/Q
                         net (fo=1, routed)           0.141     2.003    u_mm/r_Mem_roll_reg[80]_80[27]
    SLICE_X53Y147        LUT6 (Prop_lut6_I5_O)        0.045     2.048 r  u_mm/GULF_Eval_Board_i_i_1881/O
                         net (fo=1, routed)           0.000     2.048    u_mm/GULF_Eval_Board_i_i_1881_n_0
    SLICE_X53Y147        MUXF7 (Prop_muxf7_I0_O)      0.071     2.119 r  u_mm/GULF_Eval_Board_i_i_781/O
                         net (fo=1, routed)           0.000     2.119    u_mm/GULF_Eval_Board_i_i_781_n_0
    SLICE_X53Y147        MUXF8 (Prop_muxf8_I0_O)      0.023     2.142 r  u_mm/GULF_Eval_Board_i_i_231/O
                         net (fo=1, routed)           0.160     2.302    u_mm/GULF_Eval_Board_i_i_231_n_0
    SLICE_X52Y146        LUT6 (Prop_lut6_I3_O)        0.112     2.414 r  u_mm/GULF_Eval_Board_i_i_74/O
                         net (fo=1, routed)           0.000     2.414    u_mm/GULF_Eval_Board_i_i_74_n_0
    SLICE_X52Y146        MUXF7 (Prop_muxf7_I1_O)      0.065     2.479 r  u_mm/GULF_Eval_Board_i_i_5/O
                         net (fo=1, routed)           0.100     2.578    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[27]
    SLICE_X50Y146        LUT6 (Prop_lut6_I0_O)        0.108     2.686 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[27]_i_1/O
                         net (fo=1, routed)           0.000     2.686    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[27]_i_1_n_0
    SLICE_X50Y146        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.906     1.272    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y146        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[27]/C
                         clock pessimism              0.000     1.272    
                         clock uncertainty            0.154     1.426    
    SLICE_X50Y146        FDRE (Hold_fdre_C_D)         0.121     1.547    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_roll_reg[88][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.551ns (58.807%)  route 0.386ns (41.193%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.554     1.640    u_mm/CLK
    SLICE_X44Y88         FDRE                                         r  u_mm/r_Mem_roll_reg[88][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  u_mm/r_Mem_roll_reg[88][9]/Q
                         net (fo=1, routed)           0.053     1.834    u_mm/r_Mem_roll_reg[88]_88[9]
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  u_mm/GULF_Eval_Board_i_i_2459/O
                         net (fo=1, routed)           0.000     1.879    u_mm/GULF_Eval_Board_i_i_2459_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.941 r  u_mm/GULF_Eval_Board_i_i_1070/O
                         net (fo=1, routed)           0.000     1.941    u_mm/GULF_Eval_Board_i_i_1070_n_0
    SLICE_X45Y88         MUXF8 (Prop_muxf8_I1_O)      0.019     1.960 r  u_mm/GULF_Eval_Board_i_i_375/O
                         net (fo=1, routed)           0.165     2.125    u_mm/GULF_Eval_Board_i_i_375_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.112     2.237 r  u_mm/GULF_Eval_Board_i_i_110/O
                         net (fo=1, routed)           0.000     2.237    u_mm/GULF_Eval_Board_i_i_110_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.064     2.301 r  u_mm/GULF_Eval_Board_i_i_23/O
                         net (fo=1, routed)           0.168     2.469    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/read_roll[9]
    SLICE_X47Y90         LUT6 (Prop_lut6_I0_O)        0.108     2.577 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[9]_i_1/O
                         net (fo=1, routed)           0.000     2.577    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5[9]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.823     1.189    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y90         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.092     1.435    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 u_mm/r_Mem_data_reg[20][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.900ns period=7.800ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.565ns (59.777%)  route 0.380ns (40.223%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8426, routed)        0.663     1.750    u_mm/CLK
    SLICE_X88Y110        FDRE                                         r  u_mm/r_Mem_data_reg[20][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.141     1.891 r  u_mm/r_Mem_data_reg[20][2]/Q
                         net (fo=1, routed)           0.094     1.985    u_mm/r_Mem_data_reg_n_0_[20][2]
    SLICE_X87Y109        LUT6 (Prop_lut6_I5_O)        0.045     2.030 r  u_mm/GULF_Eval_Board_i_i_3690/O
                         net (fo=1, routed)           0.000     2.030    u_mm/GULF_Eval_Board_i_i_3690_n_0
    SLICE_X87Y109        MUXF7 (Prop_muxf7_I1_O)      0.074     2.104 r  u_mm/GULF_Eval_Board_i_i_1685/O
                         net (fo=1, routed)           0.000     2.104    u_mm/GULF_Eval_Board_i_i_1685_n_0
    SLICE_X87Y109        MUXF8 (Prop_muxf8_I0_O)      0.023     2.127 r  u_mm/GULF_Eval_Board_i_i_683/O
                         net (fo=1, routed)           0.172     2.299    u_mm/GULF_Eval_Board_i_i_683_n_0
    SLICE_X87Y110        LUT6 (Prop_lut6_I3_O)        0.112     2.411 r  u_mm/GULF_Eval_Board_i_i_187/O
                         net (fo=1, routed)           0.000     2.411    u_mm/GULF_Eval_Board_i_i_187_n_0
    SLICE_X87Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     2.473 r  u_mm/GULF_Eval_Board_i_i_62/O
                         net (fo=1, routed)           0.114     2.587    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[2]
    SLICE_X87Y112        LUT6 (Prop_lut6_I0_O)        0.108     2.695 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.695    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[2]_i_1_n_0
    SLICE_X87Y112        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2415, routed)        0.935     1.301    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y112        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.154     1.455    
    SLICE_X87Y112        FDRE (Hold_fdre_C_D)         0.092     1.547    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.148    





