// Seed: 2824165476
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_5, id_6 = id_5[1];
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1,
    output wire id_2,
    input  wand id_3
    , id_5
);
  wire id_6;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  tri0 id_8 = 1;
  assign id_0 = 1'b0 - id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  tri  id_4 = 1;
  assign id_1 = 1;
  wire id_5;
  wor  id_6;
  assign id_4 = 1'd0;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4
  );
endmodule
