set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {prime_8bits.vho prime_8bits_vhd.sdo}}
	{{"Fast Model"} {prime_8bits_fast.vho prime_8bits_vhd_fast.sdo}}
}
