Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 28 17:24:30 2022
| Host         : sanathhoysala running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_8bit_control_sets_placed.rpt
| Design       : ALU_8bit
| Device       : xc7s50
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           43 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             116 |           34 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------+------------------+------------------+----------------+--------------+
|  M8/M1/CLK           |                     | reset_IBUF       |                1 |              3 |         3.00 |
|  M6/M1/clk_out_reg_0 |                     | reset_IBUF       |                3 |              8 |         2.67 |
|  M7/M1/clk_out_reg_0 |                     | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG       | M9/i1               |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | M9/BCD_o[3]_i_1_n_0 |                  |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG       |                     | M6/M1/clk_out    |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                     | M7/M1/clk_out    |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                     | M11/clk_out      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                     | M8/M1/clk_out    |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                     |                  |               43 |            105 |         2.44 |
+----------------------+---------------------+------------------+------------------+----------------+--------------+


