// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 222 10/21/2009 SJ Full Version"

// DATE "07/06/2013 21:52:19"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module ram_test (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	nreset,
	info_en,
	para_en,
	indata_GPBCON3,
	indata_GPBCON4,
	indata_GPBCON5,
	indata_GPBCON6,
	indata_GPBCON7,
	indata_GPBCON8,
	indata_GPBCON9,
	indata_GPBCON10,
	indata_GPCCON0,
	indata_GPCCON5,
	indata_GPCCON6,
	indata_GPCCON7,
	indata_GPECON1,
	indata_GPECON7,
	indata_GPECON8,
	indata_GPECON9,
	indata_GPECON10,
	indata_GPGCON1,
	indata_GPGCON3,
	indata_GPGCON6,
	indata_GPGCON8,
	indata_GPGCON11,
	indata_GPHCON5_clk,
	indata_GPJCON0,
	indata_GPJCON1,
	indata_GPJCON2,
	indata_GPJCON3,
	indata_GPJCON4,
	indata_GPJCON7,
	indata_GPJCON8,
	voltage_out,
	voltage_out_part1,
	voltage_out_part2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	nreset;
input 	info_en;
input 	para_en;
input 	indata_GPBCON3;
input 	indata_GPBCON4;
input 	indata_GPBCON5;
input 	indata_GPBCON6;
input 	indata_GPBCON7;
input 	indata_GPBCON8;
input 	indata_GPBCON9;
input 	indata_GPBCON10;
input 	indata_GPCCON0;
input 	indata_GPCCON5;
input 	indata_GPCCON6;
input 	indata_GPCCON7;
input 	indata_GPECON1;
input 	indata_GPECON7;
input 	indata_GPECON8;
input 	indata_GPECON9;
input 	indata_GPECON10;
input 	indata_GPGCON1;
input 	indata_GPGCON3;
input 	indata_GPGCON6;
input 	indata_GPGCON8;
input 	indata_GPGCON11;
input 	indata_GPHCON5_clk;
input 	indata_GPJCON0;
input 	indata_GPJCON1;
input 	indata_GPJCON2;
input 	indata_GPJCON3;
input 	indata_GPJCON4;
input 	indata_GPJCON7;
input 	indata_GPJCON8;
output 	voltage_out;
output 	voltage_out_part1;
output 	voltage_out_part2;

// Design Ports Information
// voltage_out	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// voltage_out_part1	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// voltage_out_part2	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPECON7	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPECON1	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nreset	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPGCON11	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPGCON8	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPGCON6	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPGCON3	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPGCON1	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPECON10	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPECON9	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPECON8	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPCCON6	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPCCON5	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPCCON0	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON8	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON7	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON4	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON3	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON2	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON3	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON4	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPHCON5_clk	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPCCON7	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// para_en	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// info_en	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON5	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON6	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON7	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON8	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON9	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPBCON10	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON0	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// indata_GPJCON1	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ram_test_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \Add2~0_combout ;
wire \Mult0|auto_generated|mac_out4~dataout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out4~0 ;
wire \Mult0|auto_generated|mac_out4~1 ;
wire \Mult0|auto_generated|mac_out4~2 ;
wire \Mult0|auto_generated|mac_out4~3 ;
wire \Mult0|auto_generated|mac_out4~4 ;
wire \Mult0|auto_generated|mac_out4~5 ;
wire \Mult0|auto_generated|mac_out4~6 ;
wire \Mult0|auto_generated|mac_out4~7 ;
wire \Mult0|auto_generated|mac_out4~8 ;
wire \Mult0|auto_generated|mac_out4~9 ;
wire \Mult0|auto_generated|mac_out4~10 ;
wire \Mult0|auto_generated|mac_out4~11 ;
wire \Mult0|auto_generated|mac_out4~12 ;
wire \Mult0|auto_generated|mac_out4~13 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \Mult0|auto_generated|mac_out2~4 ;
wire \Mult0|auto_generated|mac_out2~5 ;
wire \Mult0|auto_generated|mac_out2~6 ;
wire \Mult0|auto_generated|mac_out2~7 ;
wire \Mult0|auto_generated|op_1~12_combout ;
wire \Mult0|auto_generated|op_1~16_combout ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Add2~14_combout ;
wire \Add2~20_combout ;
wire \Add2~22_combout ;
wire \Add2~24_combout ;
wire \Add2~30_combout ;
wire \Add2~34_combout ;
wire \Add2~38_combout ;
wire \Add2~42_combout ;
wire \Add2~44_combout ;
wire \Add2~46_combout ;
wire \Add2~52_combout ;
wire \Add2~57 ;
wire \Add2~58_combout ;
wire \Mult1|auto_generated|mac_out4~dataout ;
wire \Mult1|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT18 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult1|auto_generated|mac_out4~0 ;
wire \Mult1|auto_generated|mac_out4~1 ;
wire \Mult1|auto_generated|mac_out4~2 ;
wire \Mult1|auto_generated|mac_out4~3 ;
wire \Mult1|auto_generated|mac_out4~4 ;
wire \Mult1|auto_generated|mac_out4~5 ;
wire \Mult1|auto_generated|mac_out4~6 ;
wire \Mult1|auto_generated|mac_out4~7 ;
wire \Mult1|auto_generated|mac_out4~8 ;
wire \Mult1|auto_generated|mac_out4~9 ;
wire \Mult1|auto_generated|mac_out4~10 ;
wire \Mult1|auto_generated|mac_out4~11 ;
wire \Mult1|auto_generated|mac_out4~12 ;
wire \Mult1|auto_generated|mac_out4~13 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult1|auto_generated|mac_out2~0 ;
wire \Mult1|auto_generated|mac_out2~1 ;
wire \Mult1|auto_generated|mac_out2~2 ;
wire \Mult1|auto_generated|mac_out2~3 ;
wire \Mult1|auto_generated|mac_out2~4 ;
wire \Mult1|auto_generated|mac_out2~5 ;
wire \Mult1|auto_generated|mac_out2~6 ;
wire \Mult1|auto_generated|mac_out2~7 ;
wire \Mult1|auto_generated|op_1~6_combout ;
wire \Mult1|auto_generated|op_1~8_combout ;
wire \Mult1|auto_generated|op_1~10_combout ;
wire \Add5~8_combout ;
wire \Add5~22_combout ;
wire \Add5~24_combout ;
wire \Add5~26_combout ;
wire \Add5~32_combout ;
wire \Add5~42_combout ;
wire \Add5~44_combout ;
wire \Add5~46_combout ;
wire \Add5~50_combout ;
wire \Add5~56_combout ;
wire \address_write_info_2level[6]~26_combout ;
wire \address_write_info_2level[8]~30_combout ;
wire \address_write_info_3level[4]~21_combout ;
wire \address_write_info_3level[6]~25_combout ;
wire \Mult2|auto_generated|mac_out2~dataout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT17 ;
wire \Mult2|auto_generated|mac_out2~0 ;
wire \Mult2|auto_generated|mac_out2~1 ;
wire \Mult2|auto_generated|mac_out2~2 ;
wire \Mult2|auto_generated|mac_out2~3 ;
wire \Mult2|auto_generated|mac_out2~4 ;
wire \Mult2|auto_generated|mac_out2~5 ;
wire \Mult2|auto_generated|mac_out2~6 ;
wire \Mult2|auto_generated|mac_out2~7 ;
wire \Mult2|auto_generated|mac_out2~8 ;
wire \Mult2|auto_generated|mac_out2~9 ;
wire \Mult2|auto_generated|mac_out2~10 ;
wire \Mult2|auto_generated|mac_out2~11 ;
wire \Mult2|auto_generated|mac_out2~12 ;
wire \Mult2|auto_generated|mac_out2~13 ;
wire \Mult2|auto_generated|mac_out2~14 ;
wire \Mult6|auto_generated|mac_out4~dataout ;
wire \Mult6|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT13 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT14 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT15 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT16 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT17 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT18 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT19 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT20 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT21 ;
wire \Mult6|auto_generated|mac_out4~0 ;
wire \Mult6|auto_generated|mac_out4~1 ;
wire \Mult6|auto_generated|mac_out4~2 ;
wire \Mult6|auto_generated|mac_out4~3 ;
wire \Mult6|auto_generated|mac_out4~4 ;
wire \Mult6|auto_generated|mac_out4~5 ;
wire \Mult6|auto_generated|mac_out4~6 ;
wire \Mult6|auto_generated|mac_out4~7 ;
wire \Mult6|auto_generated|mac_out4~8 ;
wire \Mult6|auto_generated|mac_out4~9 ;
wire \Mult6|auto_generated|mac_out4~10 ;
wire \Mult6|auto_generated|mac_out4~11 ;
wire \Mult6|auto_generated|mac_out4~12 ;
wire \Mult6|auto_generated|mac_out4~13 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult6|auto_generated|mac_out2~0 ;
wire \Mult6|auto_generated|mac_out2~1 ;
wire \Mult6|auto_generated|mac_out2~2 ;
wire \Mult6|auto_generated|mac_out2~3 ;
wire \Mult6|auto_generated|mac_out2~4 ;
wire \Mult6|auto_generated|mac_out2~5 ;
wire \Mult6|auto_generated|mac_out2~6 ;
wire \Mult6|auto_generated|mac_out2~7 ;
wire \Mult4|auto_generated|mac_out4~dataout ;
wire \Mult4|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT10 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT12 ;
wire \Mult4|auto_generated|mac_out4~0 ;
wire \Mult4|auto_generated|mac_out4~1 ;
wire \Mult4|auto_generated|mac_out4~2 ;
wire \Mult4|auto_generated|mac_out4~3 ;
wire \Mult4|auto_generated|mac_out4~4 ;
wire \Mult4|auto_generated|mac_out4~5 ;
wire \Mult4|auto_generated|mac_out4~6 ;
wire \Mult4|auto_generated|mac_out4~7 ;
wire \Mult4|auto_generated|mac_out4~8 ;
wire \Mult4|auto_generated|mac_out4~9 ;
wire \Mult4|auto_generated|mac_out4~10 ;
wire \Mult4|auto_generated|mac_out4~11 ;
wire \Mult4|auto_generated|mac_out4~12 ;
wire \Mult4|auto_generated|mac_out4~13 ;
wire \Mult4|auto_generated|mac_out4~14 ;
wire \Mult4|auto_generated|mac_out4~15 ;
wire \Mult4|auto_generated|mac_out4~16 ;
wire \Mult4|auto_generated|mac_out4~17 ;
wire \Mult4|auto_generated|mac_out4~18 ;
wire \Mult4|auto_generated|mac_out4~19 ;
wire \Mult4|auto_generated|mac_out4~20 ;
wire \Mult4|auto_generated|mac_out4~21 ;
wire \Mult4|auto_generated|mac_out4~22 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT23 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult4|auto_generated|mac_out2~0 ;
wire \Mult4|auto_generated|mac_out2~1 ;
wire \Mult4|auto_generated|mac_out2~2 ;
wire \Mult4|auto_generated|mac_out2~3 ;
wire \Mult4|auto_generated|mac_out2~4 ;
wire \Mult4|auto_generated|mac_out2~5 ;
wire \Mult4|auto_generated|mac_out2~6 ;
wire \Mult4|auto_generated|mac_out2~7 ;
wire \Mult6|auto_generated|op_1~4_combout ;
wire \Mult4|auto_generated|op_1~8_combout ;
wire \Mult6|auto_generated|op_1~10_combout ;
wire \Mult4|auto_generated|op_1~14_combout ;
wire \Mult4|auto_generated|op_1~16_combout ;
wire \Mult4|auto_generated|op_1~19 ;
wire \Mult4|auto_generated|op_1~21 ;
wire \Mult4|auto_generated|op_1~20_combout ;
wire \Mult4|auto_generated|op_1~22_combout ;
wire \Equal6~3_combout ;
wire \Equal6~5_combout ;
wire \Equal10~1_combout ;
wire \Equal10~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~63_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~68_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~73_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~74_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~82_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~83_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[65]~84_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~54_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~57_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~58_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~60_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~63_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~65_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[62]~66_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[61]~67_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~68_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[59]~69_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[58]~71_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[48]~73_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[48]~74_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~75_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[69]~77_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[67]~79_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[56]~82_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[56]~83_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[65]~84_combout ;
wire \cnt_duration~1_combout ;
wire \cnt_duration[29]~3_combout ;
wire \Mux3~0_combout ;
wire \Mux12~0_combout ;
wire \Mux14~0_combout ;
wire \Mux18~0_combout ;
wire \Mux19~0_combout ;
wire \Mux22~0_combout ;
wire \Mux48~0_combout ;
wire \Mux49~0_combout ;
wire \Mux50~0_combout ;
wire \Mux55~0_combout ;
wire \Mux58~0_combout ;
wire \Mux59~0_combout ;
wire \Mux60~0_combout ;
wire \Mux67~0_combout ;
wire \Equal5~0_combout ;
wire \Equal5~3_combout ;
wire \data_ram_voltagevalue[0]~0_combout ;
wire \LessThan1~1_combout ;
wire \Equal9~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[70]~85_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~86_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~87_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[70]~85_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[68]~87_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~88_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~92_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~93_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[66]~93_combout ;
wire \~GND~combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|tdo~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|status_register|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|hub_info_reg|word_counter[0]~6 ;
wire \auto_hub|hub_info_reg|word_counter[0]~5_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~8 ;
wire \auto_hub|hub_info_reg|word_counter[1]~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~12 ;
wire \auto_hub|hub_info_reg|word_counter[2]~11_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~14 ;
wire \auto_hub|hub_info_reg|word_counter[3]~13_combout ;
wire \auto_hub|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|irf_reg[1][1]~q ;
wire \auto_hub|irf_reg[1][4]~q ;
wire \auto_hub|irf_reg[1][5]~q ;
wire \auto_hub|irf_reg[1][6]~q ;
wire \auto_hub|irf_reg[1][7]~q ;
wire \auto_hub|node_ena[1]~reg0_q ;
wire \auto_hub|tdo~0_combout ;
wire \auto_hub|tdo~1_combout ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|irf_reg~4_combout ;
wire \auto_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|irf_reg~7_combout ;
wire \auto_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|irf_reg~8_combout ;
wire \auto_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|irf_reg~9_combout ;
wire \auto_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|irf_reg~10_combout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|node_ena_proc~0_combout ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|node_ena~3_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|Equal6~0_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|irsr_reg~10_combout ;
wire \auto_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|irsr_reg~11_combout ;
wire \auto_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|irsr_reg~12_combout ;
wire \auto_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|irsr_reg~13_combout ;
wire \auto_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|Equal0~2_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~9_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \indata_GPECON7~input_o ;
wire \indata_GPECON1~input_o ;
wire \indata_GPECON8~input_o ;
wire \indata_GPJCON2~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ;
wire \read_en_2level_pipe[0]~feeder_combout ;
wire \read_en_2level_pipe[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \indata_GPCCON7~input_o ;
wire \para_en~input_o ;
wire \state_pipe[0]~feeder_combout ;
wire \nreset~input_o ;
wire \nreset~inputclkctrl_outclk ;
wire \state_pipe[2]~feeder_combout ;
wire \Mux144~0_combout ;
wire \indata_GPHCON5_clk~input_o ;
wire \inclk_reg1~q ;
wire \inclk_reg2~q ;
wire \indata_circletime_reg[9]~0_combout ;
wire \voltage_level_reg~q ;
wire \cnt_duration[0]~0_combout ;
wire \cnt_duration~2_combout ;
wire \info_en~input_o ;
wire \state_pipe[1]~feeder_combout ;
wire \state_pipe[3]~feeder_combout ;
wire \voltage_out_reg_part1[1]~1_combout ;
wire \indata_GPGCON11~input_o ;
wire \indata_GPGCON8~input_o ;
wire \indata_GPGCON3~input_o ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~56_combout ;
wire \indata_GPGCON6~input_o ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~58_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~61_combout ;
wire \indata_GPGCON1~input_o ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~62_combout ;
wire \indata_GPECON10~input_o ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[62]~66_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[61]~89_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~90_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~91_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~70_combout ;
wire \indata_GPECON9~input_o ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~72_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[70]~76_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~77_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~78_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~79_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~80_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[65]~81_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ;
wire \Mult5|mult_core|romout[0][10]~0_combout ;
wire \Mult5|mult_core|romout[0][11]~combout ;
wire \Mult5|mult_core|romout[0][12]~1_combout ;
wire \Mult5|mult_core|romout[0][13]~2_combout ;
wire \Mult3|mult_core|_~0_combout ;
wire \Mult3|mult_core|romout[0][6]~4_combout ;
wire \indata_GPCCON0~input_o ;
wire \indata_GPCCON6~input_o ;
wire \indata_GPJCON8~input_o ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~55_combout ;
wire \indata_GPCCON5~input_o ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~56_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~59_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~61_combout ;
wire \indata_GPJCON7~input_o ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~62_combout ;
wire \indata_GPJCON4~input_o ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~64_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[61]~89_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~90_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[59]~91_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[58]~70_combout ;
wire \indata_GPJCON3~input_o ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~72_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[62]~88_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[70]~76_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[69]~86_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[68]~78_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[67]~92_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[66]~80_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[65]~81_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ;
wire \Mult6|auto_generated|mac_mult1~dataout ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult6|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult6|auto_generated|mac_mult1~0 ;
wire \Mult6|auto_generated|mac_mult1~1 ;
wire \Mult6|auto_generated|mac_mult1~2 ;
wire \Mult6|auto_generated|mac_mult1~3 ;
wire \Mult6|auto_generated|mac_mult1~4 ;
wire \Mult6|auto_generated|mac_mult1~5 ;
wire \Mult6|auto_generated|mac_mult1~6 ;
wire \Mult6|auto_generated|mac_mult1~7 ;
wire \Mult2|auto_generated|mac_mult1~dataout ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult2|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult2|auto_generated|mac_mult1~0 ;
wire \Mult2|auto_generated|mac_mult1~1 ;
wire \Mult2|auto_generated|mac_mult1~2 ;
wire \Mult2|auto_generated|mac_mult1~3 ;
wire \Mult2|auto_generated|mac_mult1~4 ;
wire \Mult2|auto_generated|mac_mult1~5 ;
wire \Mult2|auto_generated|mac_mult1~6 ;
wire \Mult2|auto_generated|mac_mult1~7 ;
wire \Mult2|auto_generated|mac_mult1~8 ;
wire \Mult2|auto_generated|mac_mult1~9 ;
wire \Mult2|auto_generated|mac_mult1~10 ;
wire \Mult2|auto_generated|mac_mult1~11 ;
wire \Mult2|auto_generated|mac_mult1~12 ;
wire \Mult2|auto_generated|mac_mult1~13 ;
wire \Mult2|auto_generated|mac_mult1~14 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT8 ;
wire \coefficient[8]~12_combout ;
wire \Mult3|mult_core|romout[0][7]~combout ;
wire \Mult3|mult_core|romout[0][8]~combout ;
wire \Mult3|mult_core|romout[0][9]~combout ;
wire \Mult3|mult_core|romout[0][10]~5_combout ;
wire \Mult3|mult_core|romout[0][11]~0_combout ;
wire \Mult3|mult_core|romout[0][12]~1_combout ;
wire \Mult3|mult_core|romout[0][13]~2_combout ;
wire \Mult3|mult_core|romout[0][14]~3_combout ;
wire \Mult4|auto_generated|mac_mult1~dataout ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult4|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult4|auto_generated|mac_mult1~0 ;
wire \Mult4|auto_generated|mac_mult1~1 ;
wire \Mult4|auto_generated|mac_mult1~2 ;
wire \Mult4|auto_generated|mac_mult1~3 ;
wire \Mult4|auto_generated|mac_mult1~4 ;
wire \Mult4|auto_generated|mac_mult1~5 ;
wire \Mult4|auto_generated|mac_mult1~6 ;
wire \Mult4|auto_generated|mac_mult1~7 ;
wire \indata_GPBCON3~input_o ;
wire \Mux146~0_combout ;
wire \coefficient[23]~14_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT9 ;
wire \coefficient[9]~11_combout ;
wire \indata_GPBCON4~input_o ;
wire \Mux145~0_combout ;
wire \coefficient[10]~10_combout ;
wire \coefficient[11]~9_combout ;
wire \coefficient[12]~8_combout ;
wire \coefficient[13]~7_combout ;
wire \coefficient[14]~6_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT15 ;
wire \coefficient[15]~5_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT16 ;
wire \coefficient[16]~4_combout ;
wire \coefficient[17]~3_combout ;
wire \Decoder0~0_combout ;
wire \read_en_3level~0_combout ;
wire \read_en_3level~q ;
wire \clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \write_en_info_3level~2_combout ;
wire \address_write_info_3level[8]~33_combout ;
wire \address_write_info_3level[0]~13 ;
wire \address_write_info_3level[1]~15_combout ;
wire \data_ram_duration_part1[5]~0_combout ;
wire \read_ram_reg1~q ;
wire \read_ram_reg2~q ;
wire \negedge_clkin~combout ;
wire \address_write_info_2level[1]~14_combout ;
wire \address_write_info_3level[8]~14_combout ;
wire \address_write_info_3level[0]~12_combout ;
wire \address_write_info_3level[1]~16 ;
wire \address_write_info_3level[2]~17_combout ;
wire \LessThan1~0_combout ;
wire \address_write_info_3level[2]~18 ;
wire \address_write_info_3level[3]~20 ;
wire \address_write_info_3level[4]~22 ;
wire \address_write_info_3level[5]~24 ;
wire \address_write_info_3level[6]~26 ;
wire \address_write_info_3level[7]~28 ;
wire \address_write_info_3level[8]~30 ;
wire \address_write_info_3level[9]~31_combout ;
wire \address_write_info_3level[8]~29_combout ;
wire \LessThan1~2_combout ;
wire \write_en_info_3level~4_combout ;
wire \write_en_info_3level~3_combout ;
wire \write_en_info_3level~q ;
wire \ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store~q ;
wire \ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \Mux95~0_combout ;
wire \data_ram_duration_part1[0]~feeder_combout ;
wire \data_ram_duration_part1[5]~1_combout ;
wire \Add12~0_combout ;
wire \Add12~1 ;
wire \Add12~2_combout ;
wire \Add12~3 ;
wire \Add12~4_combout ;
wire \address_write_info_3level[3]~19_combout ;
wire \Add12~5 ;
wire \Add12~6_combout ;
wire \Add12~7 ;
wire \Add12~8_combout ;
wire \address_write_info_3level[5]~23_combout ;
wire \Add12~9 ;
wire \Add12~10_combout ;
wire \Add12~11 ;
wire \Add12~12_combout ;
wire \address_write_info_3level[7]~27_combout ;
wire \Add12~13 ;
wire \Add12~14_combout ;
wire \Add12~15 ;
wire \Add12~16_combout ;
wire \Add12~17 ;
wire \Add12~18_combout ;
wire \address_read_info_3_level[0]~11_combout ;
wire \address_read_info_3_level[0]~12 ;
wire \address_read_info_3_level[1]~17 ;
wire \address_read_info_3_level[2]~18_combout ;
wire \address_read_info_3_level[8]~10_combout ;
wire \Add5~0_combout ;
wire \read_en_3level_pipe[0]~feeder_combout ;
wire \read_en_3level_pipe[2]~feeder_combout ;
wire \cnt_duration_3level~3_combout ;
wire \cnt_duration_3level[0]~0_combout ;
wire \cnt_duration_3level~4_combout ;
wire \Equal10~9_combout ;
wire \always2~1_combout ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Mux65~0_combout ;
wire \cnt_duration_3level[24]~5_combout ;
wire \cnt_duration_3level[24]~6_combout ;
wire \address_read_info_3_level[1]~16_combout ;
wire \address_read_info_3_level[2]~19 ;
wire \address_read_info_3_level[3]~20_combout ;
wire \address_read_info_3_level[3]~21 ;
wire \address_read_info_3_level[4]~22_combout ;
wire \address_read_info_3_level[4]~23 ;
wire \address_read_info_3_level[5]~24_combout ;
wire \address_read_info_3_level[5]~25 ;
wire \address_read_info_3_level[6]~26_combout ;
wire \address_read_info_3_level[6]~27 ;
wire \address_read_info_3_level[7]~28_combout ;
wire \address_read_info_3_level[7]~29 ;
wire \address_read_info_3_level[8]~30_combout ;
wire \address_read_info_3_level[8]~31 ;
wire \address_read_info_3_level[9]~32_combout ;
wire \Mux94~0_combout ;
wire \data_ram_duration_part1[1]~feeder_combout ;
wire \indata_GPBCON5~input_o ;
wire \Mux93~0_combout ;
wire \data_ram_duration_part1[2]~feeder_combout ;
wire \indata_GPBCON6~input_o ;
wire \Mux92~0_combout ;
wire \data_ram_duration_part1[3]~feeder_combout ;
wire \indata_GPBCON7~input_o ;
wire \Mux91~0_combout ;
wire \Mux130~0_combout ;
wire \data_ram_voltagevalue_part1[0]~_wirecell_combout ;
wire \Mux96~0_combout ;
wire \data_ram_voltagevalue_part1[1]~feeder_combout ;
wire \Mux132~0_combout ;
wire \data_ram_voltagevalue_part2[0]~_wirecell_combout ;
wire \Mux131~0_combout ;
wire \indata_GPBCON8~input_o ;
wire \Mux90~0_combout ;
wire \indata_GPBCON9~input_o ;
wire \Mux89~0_combout ;
wire \indata_GPBCON10~input_o ;
wire \Mux88~0_combout ;
wire \data_ram_duration_part1[7]~feeder_combout ;
wire \indata_GPJCON0~input_o ;
wire \Mux87~0_combout ;
wire \data_ram_duration_part1[8]~feeder_combout ;
wire \indata_GPJCON1~input_o ;
wire \Mux86~0_combout ;
wire \data_ram_duration_part1[9]~feeder_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT4 ;
wire \coefficient~24_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT5 ;
wire \coefficient~25_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT6 ;
wire \coefficient~26_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT7 ;
wire \coefficient[7]~13_combout ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult1|auto_generated|mac_mult1~0 ;
wire \Mult1|auto_generated|mac_mult1~1 ;
wire \Mult1|auto_generated|mac_mult1~2 ;
wire \Mult1|auto_generated|mac_mult1~3 ;
wire \Mult1|auto_generated|mac_mult1~4 ;
wire \Mult1|auto_generated|mac_mult1~5 ;
wire \Mult1|auto_generated|mac_mult1~6 ;
wire \Mult1|auto_generated|mac_mult1~7 ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \Mux64~0_combout ;
wire \Add5~15 ;
wire \Add5~16_combout ;
wire \Mux63~0_combout ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Mux62~0_combout ;
wire \Equal10~6_combout ;
wire \Add5~19 ;
wire \Add5~20_combout ;
wire \Mux61~0_combout ;
wire \Add5~21 ;
wire \Add5~23 ;
wire \Add5~25 ;
wire \Add5~27 ;
wire \Add5~28_combout ;
wire \Mux57~0_combout ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \Mux56~0_combout ;
wire \Add5~31 ;
wire \Add5~33 ;
wire \Add5~34_combout ;
wire \Mux54~0_combout ;
wire \Equal10~3_combout ;
wire \Add5~35 ;
wire \Add5~37 ;
wire \Add5~39 ;
wire \Add5~40_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult1|auto_generated|op_1~1 ;
wire \Mult1|auto_generated|op_1~3 ;
wire \Mult1|auto_generated|op_1~4_combout ;
wire \Mux51~0_combout ;
wire \Add5~38_combout ;
wire \Mult1|auto_generated|op_1~2_combout ;
wire \Mux52~0_combout ;
wire \Add5~36_combout ;
wire \Mult1|auto_generated|op_1~0_combout ;
wire \Mux53~0_combout ;
wire \Equal10~2_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult2|auto_generated|mac_out2~DATAOUT20 ;
wire \coefficient[20]~0_combout ;
wire \Mult4|auto_generated|mac_mult3~dataout ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult4|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult4|auto_generated|mac_mult3~0 ;
wire \Mult4|auto_generated|mac_mult3~1 ;
wire \Mult4|auto_generated|mac_mult3~2 ;
wire \Mult4|auto_generated|mac_mult3~3 ;
wire \Mult4|auto_generated|mac_mult3~4 ;
wire \Mult4|auto_generated|mac_mult3~5 ;
wire \Mult4|auto_generated|mac_mult3~6 ;
wire \Mult4|auto_generated|mac_mult3~7 ;
wire \Mult4|auto_generated|mac_mult3~8 ;
wire \Mult4|auto_generated|mac_mult3~9 ;
wire \Mult4|auto_generated|mac_mult3~10 ;
wire \Mult4|auto_generated|mac_mult3~11 ;
wire \Mult4|auto_generated|mac_mult3~12 ;
wire \Mult4|auto_generated|mac_mult3~13 ;
wire \Mult4|auto_generated|mac_mult3~14 ;
wire \Mult4|auto_generated|mac_mult3~15 ;
wire \Mult4|auto_generated|mac_mult3~16 ;
wire \Mult4|auto_generated|mac_mult3~17 ;
wire \Mult4|auto_generated|mac_mult3~18 ;
wire \Mult4|auto_generated|mac_mult3~19 ;
wire \Mult4|auto_generated|mac_mult3~20 ;
wire \Mult4|auto_generated|mac_mult3~21 ;
wire \Mult4|auto_generated|mac_mult3~22 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT2 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult4|auto_generated|op_1~1 ;
wire \Mult4|auto_generated|op_1~3 ;
wire \Mult4|auto_generated|op_1~4_combout ;
wire \Mult6|auto_generated|mac_mult3~dataout ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult6|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult6|auto_generated|mac_mult3~0 ;
wire \Mult6|auto_generated|mac_mult3~1 ;
wire \Mult6|auto_generated|mac_mult3~2 ;
wire \Mult6|auto_generated|mac_mult3~3 ;
wire \Mult6|auto_generated|mac_mult3~4 ;
wire \Mult6|auto_generated|mac_mult3~5 ;
wire \Mult6|auto_generated|mac_mult3~6 ;
wire \Mult6|auto_generated|mac_mult3~7 ;
wire \Mult6|auto_generated|mac_mult3~8 ;
wire \Mult6|auto_generated|mac_mult3~9 ;
wire \Mult6|auto_generated|mac_mult3~10 ;
wire \Mult6|auto_generated|mac_mult3~11 ;
wire \Mult6|auto_generated|mac_mult3~12 ;
wire \Mult6|auto_generated|mac_mult3~13 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult6|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult6|auto_generated|op_1~1 ;
wire \Mult6|auto_generated|op_1~3 ;
wire \Mult6|auto_generated|op_1~5 ;
wire \Mult6|auto_generated|op_1~6_combout ;
wire \Mult4|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult4|auto_generated|op_1~5 ;
wire \Mult4|auto_generated|op_1~6_combout ;
wire \coefficient~15_combout ;
wire \Mult6|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult6|auto_generated|op_1~7 ;
wire \Mult6|auto_generated|op_1~8_combout ;
wire \coefficient~16_combout ;
wire \Mult4|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT22 ;
wire \Mult4|auto_generated|op_1~7 ;
wire \Mult4|auto_generated|op_1~9 ;
wire \Mult4|auto_generated|op_1~10_combout ;
wire \coefficient~17_combout ;
wire \Mult6|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult6|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult6|auto_generated|op_1~9 ;
wire \Mult6|auto_generated|op_1~11 ;
wire \Mult6|auto_generated|op_1~12_combout ;
wire \Mult4|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult4|auto_generated|op_1~11 ;
wire \Mult4|auto_generated|op_1~12_combout ;
wire \coefficient~18_combout ;
wire \Mult6|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult6|auto_generated|op_1~13 ;
wire \Mult6|auto_generated|op_1~14_combout ;
wire \coefficient~19_combout ;
wire \Mult6|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult6|auto_generated|op_1~15 ;
wire \Mult6|auto_generated|op_1~16_combout ;
wire \coefficient~20_combout ;
wire \Mult4|auto_generated|mac_out4~DATAOUT9 ;
wire \Mult4|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult4|auto_generated|mac_out4~DATAOUT7 ;
wire \Mult4|auto_generated|op_1~13 ;
wire \Mult4|auto_generated|op_1~15 ;
wire \Mult4|auto_generated|op_1~17 ;
wire \Mult4|auto_generated|op_1~18_combout ;
wire \Mult6|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult6|auto_generated|op_1~17 ;
wire \Mult6|auto_generated|op_1~18_combout ;
wire \coefficient~21_combout ;
wire \Mult6|auto_generated|op_1~19 ;
wire \Mult6|auto_generated|op_1~20_combout ;
wire \coefficient~22_combout ;
wire \Mult6|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult6|auto_generated|op_1~21 ;
wire \Mult6|auto_generated|op_1~22_combout ;
wire \coefficient~23_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult6|auto_generated|op_1~0_combout ;
wire \coefficient[18]~2_combout ;
wire \Mult4|auto_generated|op_1~0_combout ;
wire \Mult2|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult6|auto_generated|op_1~2_combout ;
wire \coefficient[19]~1_combout ;
wire \Mult4|auto_generated|op_1~2_combout ;
wire \Mult1|auto_generated|mac_mult3~dataout ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult1|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult1|auto_generated|mac_mult3~0 ;
wire \Mult1|auto_generated|mac_mult3~1 ;
wire \Mult1|auto_generated|mac_mult3~2 ;
wire \Mult1|auto_generated|mac_mult3~3 ;
wire \Mult1|auto_generated|mac_mult3~4 ;
wire \Mult1|auto_generated|mac_mult3~5 ;
wire \Mult1|auto_generated|mac_mult3~6 ;
wire \Mult1|auto_generated|mac_mult3~7 ;
wire \Mult1|auto_generated|mac_mult3~8 ;
wire \Mult1|auto_generated|mac_mult3~9 ;
wire \Mult1|auto_generated|mac_mult3~10 ;
wire \Mult1|auto_generated|mac_mult3~11 ;
wire \Mult1|auto_generated|mac_mult3~12 ;
wire \Mult1|auto_generated|mac_mult3~13 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT8 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT24 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult1|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \Mult1|auto_generated|op_1~5 ;
wire \Mult1|auto_generated|op_1~7 ;
wire \Mult1|auto_generated|op_1~9 ;
wire \Mult1|auto_generated|op_1~11 ;
wire \Mult1|auto_generated|op_1~13 ;
wire \Mult1|auto_generated|op_1~15 ;
wire \Mult1|auto_generated|op_1~17 ;
wire \Mult1|auto_generated|op_1~18_combout ;
wire \Mult1|auto_generated|op_1~14_combout ;
wire \Mux46~0_combout ;
wire \Mult1|auto_generated|op_1~12_combout ;
wire \Add5~41 ;
wire \Add5~43 ;
wire \Add5~45 ;
wire \Add5~47 ;
wire \Add5~48_combout ;
wire \Mux47~0_combout ;
wire \Add5~49 ;
wire \Add5~51 ;
wire \Add5~52_combout ;
wire \Mult1|auto_generated|op_1~16_combout ;
wire \Mux45~0_combout ;
wire \Add5~53 ;
wire \Add5~54_combout ;
wire \Mux44~0_combout ;
wire \Mult1|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult1|auto_generated|op_1~19 ;
wire \Mult1|auto_generated|op_1~21 ;
wire \Mult1|auto_generated|op_1~22_combout ;
wire \Mult1|auto_generated|op_1~20_combout ;
wire \Mux43~0_combout ;
wire \Add5~55 ;
wire \Add5~57 ;
wire \Add5~58_combout ;
wire \Mux42~0_combout ;
wire \Equal10~0_combout ;
wire \Equal10~4_combout ;
wire \Add5~10_combout ;
wire \Mux66~0_combout ;
wire \Add5~6_combout ;
wire \Mux68~0_combout ;
wire \Equal10~7_combout ;
wire \Equal10~8_combout ;
wire \address_read_info_3_level[8]~15_combout ;
wire \Equal9~2_combout ;
wire \Equal9~1_combout ;
wire \Equal9~3_combout ;
wire \Equal9~5_combout ;
wire \Equal9~0_combout ;
wire \address_read_info_3_level[8]~13_combout ;
wire \Mult1|auto_generated|mac_mult1~dataout ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \Mux70~0_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \Mux69~0_combout ;
wire \Equal7~0_combout ;
wire \read_posedge~3_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \address_write_info_2level[1]~34_combout ;
wire \address_write_info_2level[0]~12_combout ;
wire \data_ram_duration[7]~0_combout ;
wire \address_write_info_2level[1]~15_combout ;
wire \address_write_info_2level[0]~13 ;
wire \address_write_info_2level[1]~17 ;
wire \address_write_info_2level[2]~19 ;
wire \address_write_info_2level[3]~21 ;
wire \address_write_info_2level[4]~23 ;
wire \address_write_info_2level[5]~25 ;
wire \address_write_info_2level[6]~27 ;
wire \address_write_info_2level[7]~29 ;
wire \address_write_info_2level[8]~31 ;
wire \address_write_info_2level[9]~32_combout ;
wire \address_write_info_2level[7]~28_combout ;
wire \address_write_info_2level[4]~22_combout ;
wire \address_write_info_2level[5]~24_combout ;
wire \LessThan0~1_combout ;
wire \address_write_info_2level[2]~18_combout ;
wire \address_write_info_2level[3]~20_combout ;
wire \address_write_info_2level[1]~16_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \write_en_info_2level~1_combout ;
wire \Mux40~1_combout ;
wire \write_en_info_2level~0_combout ;
wire \write_en_info_2level~2_combout ;
wire \write_en_info_2level~q ;
wire \ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store~q ;
wire \ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \data_ram_duration[7]~1_combout ;
wire \Add9~0_combout ;
wire \Add9~1 ;
wire \Add9~2_combout ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \Add9~17 ;
wire \Add9~18_combout ;
wire \address_read_info_2_level[0]~10_combout ;
wire \address_read_info_2_level[0]~11 ;
wire \address_read_info_2_level[1]~15_combout ;
wire \address_read_info_2_level[8]~14_combout ;
wire \address_read_info_2_level[1]~16 ;
wire \address_read_info_2_level[2]~18 ;
wire \address_read_info_2_level[3]~19_combout ;
wire \Equal5~2_combout ;
wire \Equal5~1_combout ;
wire \address_read_info_2_level[3]~20 ;
wire \address_read_info_2_level[4]~21_combout ;
wire \address_read_info_2_level[4]~22 ;
wire \address_read_info_2_level[5]~23_combout ;
wire \address_read_info_2_level[5]~24 ;
wire \address_read_info_2_level[6]~25_combout ;
wire \Equal5~4_combout ;
wire \Equal5~5_combout ;
wire \address_read_info_2_level[8]~12_combout ;
wire \address_read_info_2_level[2]~17_combout ;
wire \address_read_info_2_level[6]~26 ;
wire \address_read_info_2_level[7]~27_combout ;
wire \address_read_info_2_level[7]~28 ;
wire \address_read_info_2_level[8]~29_combout ;
wire \address_read_info_2_level[8]~30 ;
wire \address_read_info_2_level[9]~31_combout ;
wire \data_ram_voltagevalue[0]~1_combout ;
wire \data_ram_voltagevalue[0]~_wirecell_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_mult1~4 ;
wire \Mult0|auto_generated|mac_mult1~5 ;
wire \Mult0|auto_generated|mac_mult1~6 ;
wire \Mult0|auto_generated|mac_mult1~7 ;
wire \Mult0|auto_generated|mac_mult3~dataout ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \Mult0|auto_generated|mac_mult3~0 ;
wire \Mult0|auto_generated|mac_mult3~1 ;
wire \Mult0|auto_generated|mac_mult3~2 ;
wire \Mult0|auto_generated|mac_mult3~3 ;
wire \Mult0|auto_generated|mac_mult3~4 ;
wire \Mult0|auto_generated|mac_mult3~5 ;
wire \Mult0|auto_generated|mac_mult3~6 ;
wire \Mult0|auto_generated|mac_mult3~7 ;
wire \Mult0|auto_generated|mac_mult3~8 ;
wire \Mult0|auto_generated|mac_mult3~9 ;
wire \Mult0|auto_generated|mac_mult3~10 ;
wire \Mult0|auto_generated|mac_mult3~11 ;
wire \Mult0|auto_generated|mac_mult3~12 ;
wire \Mult0|auto_generated|mac_mult3~13 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Mult0|auto_generated|op_1~1 ;
wire \Mult0|auto_generated|op_1~2_combout ;
wire \Mux10~0_combout ;
wire \cnt_duration[29]~4_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Mult0|auto_generated|op_1~3 ;
wire \Mult0|auto_generated|op_1~4_combout ;
wire \Mux17~0_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Mux26~0_combout ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Mux24~0_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Mux23~0_combout ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \Mux16~0_combout ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Mux15~0_combout ;
wire \Add2~29 ;
wire \Add2~31 ;
wire \Add2~32_combout ;
wire \Mux13~0_combout ;
wire \Add2~33 ;
wire \Add2~35 ;
wire \Add2~36_combout ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mux11~0_combout ;
wire \Add2~37 ;
wire \Add2~39 ;
wire \Add2~40_combout ;
wire \Mux9~0_combout ;
wire \Equal6~2_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \Mult0|auto_generated|op_1~5 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~9 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mux6~0_combout ;
wire \Mult0|auto_generated|op_1~8_combout ;
wire \Mux7~0_combout ;
wire \Mult0|auto_generated|op_1~6_combout ;
wire \Mux8~0_combout ;
wire \Add2~41 ;
wire \Add2~43 ;
wire \Add2~45 ;
wire \Add2~47 ;
wire \Add2~48_combout ;
wire \Mux5~0_combout ;
wire \Add2~49 ;
wire \Add2~50_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \Mult0|auto_generated|op_1~11 ;
wire \Mult0|auto_generated|op_1~13 ;
wire \Mult0|auto_generated|op_1~14_combout ;
wire \Mux4~0_combout ;
wire \Equal6~1_combout ;
wire \Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \Mult0|auto_generated|op_1~15 ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~19 ;
wire \Mult0|auto_generated|op_1~21 ;
wire \Mult0|auto_generated|op_1~22_combout ;
wire \Mux0~0_combout ;
wire \Add2~51 ;
wire \Add2~53 ;
wire \Add2~54_combout ;
wire \Mult0|auto_generated|op_1~18_combout ;
wire \Mux2~0_combout ;
wire \Add2~55 ;
wire \Add2~56_combout ;
wire \Mux1~0_combout ;
wire \Equal6~0_combout ;
wire \Equal6~4_combout ;
wire \Add2~18_combout ;
wire \Mux20~0_combout ;
wire \Add2~16_combout ;
wire \Mux21~0_combout ;
wire \Equal6~6_combout ;
wire \Add2~8_combout ;
wire \Mux25~0_combout ;
wire \Equal6~7_combout ;
wire \Equal6~8_combout ;
wire \Equal6~9_combout ;
wire \always2~0_combout ;
wire \Mux28~0_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Mux27~0_combout ;
wire \address_read_info_2_level[8]~13_combout ;
wire \address_read_info_3_level[8]~14_combout ;
wire \read_posedge~2_combout ;
wire \read_posedge~4_combout ;
wire \read_posedge~5_combout ;
wire \read_posedge~q ;
wire \read_en_2level~0_combout ;
wire \read_en_2level~q ;
wire \Mux41~0_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~0_combout ;
wire \Equal0~0_combout ;
wire \Mux83~0_combout ;
wire \voltage_out_reg_part1[1]~0_combout ;
wire \Mux82~0_combout ;
wire \Equal1~0_combout ;
wire \Mux85~0_combout ;
wire \Mux84~0_combout ;
wire \Equal2~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|irf_proc~0_combout ;
wire \auto_hub|node_ena_proc~1_combout ;
wire \auto_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|tdo_bypass_reg~q ;
wire \auto_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|Equal0~1_combout ;
wire \auto_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|Equal0~0_combout ;
wire \auto_hub|Equal1~0_combout ;
wire \auto_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|irsr_reg~4_combout ;
wire \auto_hub|irsr_reg[0]~2_combout ;
wire \auto_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|irf_reg~0_combout ;
wire \auto_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|irf_reg[1][0]~q ;
wire \auto_hub|irsr_reg~0_combout ;
wire \auto_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|hub_mode_reg~4_combout ;
wire \auto_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|reset_ena_reg~q ;
wire \auto_hub|clr_reg_proc~0_combout ;
wire \auto_hub|clr_reg~q ;
wire \auto_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|irf_reg~6_combout ;
wire \auto_hub|irf_reg[1][3]~q ;
wire \auto_hub|hub_mode_reg[0]~5_combout ;
wire \auto_hub|irsr_reg[4]~1_combout ;
wire \auto_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|irf_reg~5_combout ;
wire \auto_hub|irf_reg[1][2]~q ;
wire \auto_hub|irsr_reg~3_combout ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|tdo~4_combout ;
wire \auto_hub|tdo~5_combout ;
wire \auto_hub|tdo~q ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] address_write_info_2level;
wire [29:0] coefficient;
wire [1:0] data_ram_voltagevalue_part1;
wire [1:0] indata_time_unit_reg;
wire [5:0] state_pipe;
wire [40:0] \Mult1|auto_generated|w195w ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|status_register|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [25:0] \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed ;
wire [8:0] \auto_hub|irsr_reg ;
wire [9:0] address_read_info_3_level;
wire [29:0] cnt_duration_3level;
wire [1:0] data_ram_voltagevalue;
wire [9:0] indata_circletime_reg;
wire [1:0] voltage_out_reg_part2;
wire [1:0] \ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b ;
wire [1:0] \ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b ;
wire [15:0] \ram_duration_part1|altsyncram_component|auto_generated|q_b ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [40:0] \Mult0|auto_generated|w195w ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [24:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [24:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [25:0] \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|current_segment_delayed ;
wire [15:0] \ram_duration|altsyncram_component|auto_generated|q_b ;
wire [9:0] address_read_info_2_level;
wire [29:0] cnt_duration;
wire [9:0] data_ram_duration_part1;
wire [9:0] indata_accuracy_reg;
wire [4:0] read_en_3level_pipe;
wire [1:0] voltage_out_reg_part1;
wire [31:0] \Mult4|auto_generated|w150w ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [24:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|condition_delay_reg ;
wire [4:0] \auto_hub|hub_info_reg|word_counter ;
wire [2:0] \auto_hub|shadow_jsm|tms_cnt ;
wire [2:0] \auto_hub|hub_mode_reg ;
wire [1:0] \ram_voltagevalue|altsyncram_component|auto_generated|q_b ;
wire [9:0] address_write_info_3level;
wire [9:0] data_ram_duration;
wire [1:0] data_ram_voltagevalue_part2;
wire [3:0] read_en_2level_pipe;
wire [1:0] voltage_out_reg;
wire [40:0] \Mult6|auto_generated|w195w ;
wire [25:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [12:0] \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [77:0] \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [11:0] \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_hub|hub_info_reg|WORD_SR ;
wire [15:0] \auto_hub|shadow_jsm|state ;
wire [9:0] \auto_hub|jtag_ir_reg ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [8:0] \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \ram_duration|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [8:0] \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [35:0] \Mult2|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult6|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult6|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult4|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \Mult4|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult2|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult6|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult6|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult4|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \Mult4|auto_generated|mac_mult1_DATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \Mult0|auto_generated|mac_out4~0  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out4~1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out4~2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out4~3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out4~4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out4~5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out4~6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out4~7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out4~8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out4~9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out4~10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out4~11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out4~12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out4~13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out4~dataout  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out4~DATAOUT1  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out4~DATAOUT2  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out4~DATAOUT3  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out4~DATAOUT4  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out4~DATAOUT5  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out4~DATAOUT6  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out4~DATAOUT7  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out4~DATAOUT8  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_out4~DATAOUT9  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_out4~DATAOUT10  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_out4~DATAOUT11  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out4~DATAOUT12  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out4~DATAOUT13  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out4~DATAOUT14  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out4~DATAOUT15  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out4~DATAOUT16  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out4~DATAOUT17  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out4~DATAOUT18  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out4~DATAOUT19  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out4~DATAOUT20  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out4~DATAOUT21  = \Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|w195w [0] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|w195w [1] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|w195w [2] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|w195w [3] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|w195w [4] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|w195w [5] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|w195w [6] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|w195w [7] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|w195w [8] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|w195w [9] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|w195w [10] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|w195w [11] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|w195w [12] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|w195w [13] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|w195w [14] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult0|auto_generated|w195w [15] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult0|auto_generated|w195w [16] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult0|auto_generated|w195w [17] = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_out2~DATAOUT18  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_out2~DATAOUT20  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_out2~DATAOUT21  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_out2~DATAOUT22  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_out2~DATAOUT23  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_out2~DATAOUT24  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_out2~DATAOUT25  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_out2~DATAOUT26  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT27  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_out4~0  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_out4~1  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_out4~2  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_out4~3  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_out4~4  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_out4~5  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_out4~6  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_out4~7  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_out4~8  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_out4~9  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_out4~10  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_out4~11  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_out4~12  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_out4~13  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_out4~dataout  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_out4~DATAOUT1  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_out4~DATAOUT2  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_out4~DATAOUT3  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_out4~DATAOUT4  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_out4~DATAOUT5  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_out4~DATAOUT6  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_out4~DATAOUT7  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_out4~DATAOUT8  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_out4~DATAOUT9  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_out4~DATAOUT10  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_out4~DATAOUT11  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_out4~DATAOUT12  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_out4~DATAOUT13  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_out4~DATAOUT14  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_out4~DATAOUT15  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_out4~DATAOUT16  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_out4~DATAOUT17  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_out4~DATAOUT18  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_out4~DATAOUT19  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_out4~DATAOUT20  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_out4~DATAOUT21  = \Mult1|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_out2~0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_out2~1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_out2~2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_out2~3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_out2~4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_out2~5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_out2~6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_out2~7  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult1|auto_generated|w195w [0] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult1|auto_generated|w195w [1] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult1|auto_generated|w195w [2] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult1|auto_generated|w195w [3] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult1|auto_generated|w195w [4] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult1|auto_generated|w195w [5] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult1|auto_generated|w195w [6] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult1|auto_generated|w195w [7] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult1|auto_generated|w195w [8] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult1|auto_generated|w195w [9] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult1|auto_generated|w195w [10] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult1|auto_generated|w195w [11] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult1|auto_generated|w195w [12] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult1|auto_generated|w195w [13] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult1|auto_generated|w195w [14] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult1|auto_generated|w195w [15] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult1|auto_generated|w195w [16] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult1|auto_generated|w195w [17] = \Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_out2~DATAOUT18  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_out2~DATAOUT19  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_out2~DATAOUT20  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_out2~DATAOUT21  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_out2~DATAOUT22  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_out2~DATAOUT23  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_out2~DATAOUT24  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_out2~DATAOUT25  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_out2~DATAOUT26  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_out2~DATAOUT27  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult3~0  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult3~1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult3~2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult3~3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult3~4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult3~5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult3~6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult3~7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult3~8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult3~9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult3~10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult3~11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult3~12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult3~13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult3~dataout  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult3~DATAOUT1  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult3~DATAOUT2  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult3~DATAOUT3  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult3~DATAOUT4  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult3~DATAOUT5  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult3~DATAOUT6  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult3~DATAOUT7  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult3~DATAOUT8  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult3~DATAOUT9  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult3~DATAOUT10  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult3~DATAOUT11  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult3~DATAOUT12  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult3~DATAOUT13  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult3~DATAOUT14  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult3~DATAOUT15  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult3~DATAOUT16  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult3~DATAOUT17  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult3~DATAOUT18  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult3~DATAOUT19  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult3~DATAOUT20  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult3~DATAOUT21  = \Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT20  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT21  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT22  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT23  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT24  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT25  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT26  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT27  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_mult3~0  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_mult3~1  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_mult3~2  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_mult3~3  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_mult3~4  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_mult3~5  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_mult3~6  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_mult3~7  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_mult3~8  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_mult3~9  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_mult3~10  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_mult3~11  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_mult3~12  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_mult3~13  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_mult3~dataout  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_mult3~DATAOUT1  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_mult3~DATAOUT2  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_mult3~DATAOUT3  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_mult3~DATAOUT4  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_mult3~DATAOUT5  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_mult3~DATAOUT6  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_mult3~DATAOUT7  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_mult3~DATAOUT8  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_mult3~DATAOUT9  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_mult3~DATAOUT10  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_mult3~DATAOUT11  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_mult3~DATAOUT12  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_mult3~DATAOUT13  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_mult3~DATAOUT14  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_mult3~DATAOUT15  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_mult3~DATAOUT16  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_mult3~DATAOUT17  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_mult3~DATAOUT18  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_mult3~DATAOUT19  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_mult3~DATAOUT20  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_mult3~DATAOUT21  = \Mult1|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_mult1~0  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_mult1~1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_mult1~2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_mult1~3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_mult1~4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_mult1~5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_mult1~6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_mult1~7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_mult1~dataout  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_mult1~DATAOUT1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_mult1~DATAOUT2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_mult1~DATAOUT3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_mult1~DATAOUT4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_mult1~DATAOUT5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_mult1~DATAOUT6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_mult1~DATAOUT7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_mult1~DATAOUT8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_mult1~DATAOUT9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_mult1~DATAOUT10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_mult1~DATAOUT11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_mult1~DATAOUT12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_mult1~DATAOUT13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_mult1~DATAOUT14  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_mult1~DATAOUT15  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_mult1~DATAOUT16  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_mult1~DATAOUT17  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_mult1~DATAOUT18  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_mult1~DATAOUT19  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_mult1~DATAOUT20  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_mult1~DATAOUT21  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_mult1~DATAOUT22  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_mult1~DATAOUT23  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_mult1~DATAOUT24  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_mult1~DATAOUT25  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_mult1~DATAOUT26  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_mult1~DATAOUT27  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \ram_duration|altsyncram_component|auto_generated|q_b [0] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram_duration|altsyncram_component|auto_generated|q_b [1] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram_duration|altsyncram_component|auto_generated|q_b [2] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram_duration|altsyncram_component|auto_generated|q_b [3] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram_duration|altsyncram_component|auto_generated|q_b [4] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram_duration|altsyncram_component|auto_generated|q_b [5] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram_duration|altsyncram_component|auto_generated|q_b [6] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram_voltagevalue|altsyncram_component|auto_generated|q_b [0] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ram_voltagevalue|altsyncram_component|auto_generated|q_b [1] = \ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \ram_duration|altsyncram_component|auto_generated|q_b [7] = \ram_duration|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \ram_duration|altsyncram_component|auto_generated|q_b [8] = \ram_duration|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \ram_duration|altsyncram_component|auto_generated|q_b [9] = \ram_duration|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];

assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [0] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [1] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [2] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [3] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [4] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [0] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [1] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [0] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [1] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [5] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [6] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [7] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [8] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];
assign \ram_duration_part1|altsyncram_component|auto_generated|q_b [9] = \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [4];

assign \Mult2|auto_generated|mac_out2~0  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult2|auto_generated|mac_out2~1  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult2|auto_generated|mac_out2~2  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult2|auto_generated|mac_out2~3  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult2|auto_generated|mac_out2~4  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult2|auto_generated|mac_out2~5  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult2|auto_generated|mac_out2~6  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult2|auto_generated|mac_out2~7  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult2|auto_generated|mac_out2~8  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult2|auto_generated|mac_out2~9  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult2|auto_generated|mac_out2~10  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult2|auto_generated|mac_out2~11  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult2|auto_generated|mac_out2~12  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult2|auto_generated|mac_out2~13  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult2|auto_generated|mac_out2~14  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult2|auto_generated|mac_out2~dataout  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult2|auto_generated|mac_out2~DATAOUT1  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult2|auto_generated|mac_out2~DATAOUT2  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult2|auto_generated|mac_out2~DATAOUT3  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult2|auto_generated|mac_out2~DATAOUT4  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult2|auto_generated|mac_out2~DATAOUT5  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult2|auto_generated|mac_out2~DATAOUT6  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult2|auto_generated|mac_out2~DATAOUT7  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult2|auto_generated|mac_out2~DATAOUT8  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult2|auto_generated|mac_out2~DATAOUT9  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult2|auto_generated|mac_out2~DATAOUT10  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult2|auto_generated|mac_out2~DATAOUT11  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult2|auto_generated|mac_out2~DATAOUT12  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult2|auto_generated|mac_out2~DATAOUT13  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult2|auto_generated|mac_out2~DATAOUT14  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult2|auto_generated|mac_out2~DATAOUT15  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult2|auto_generated|mac_out2~DATAOUT16  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult2|auto_generated|mac_out2~DATAOUT17  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult2|auto_generated|mac_out2~DATAOUT18  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult2|auto_generated|mac_out2~DATAOUT19  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult2|auto_generated|mac_out2~DATAOUT20  = \Mult2|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult6|auto_generated|mac_out4~0  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult6|auto_generated|mac_out4~1  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult6|auto_generated|mac_out4~2  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult6|auto_generated|mac_out4~3  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult6|auto_generated|mac_out4~4  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult6|auto_generated|mac_out4~5  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult6|auto_generated|mac_out4~6  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult6|auto_generated|mac_out4~7  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult6|auto_generated|mac_out4~8  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult6|auto_generated|mac_out4~9  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult6|auto_generated|mac_out4~10  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult6|auto_generated|mac_out4~11  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult6|auto_generated|mac_out4~12  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult6|auto_generated|mac_out4~13  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult6|auto_generated|mac_out4~dataout  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult6|auto_generated|mac_out4~DATAOUT1  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult6|auto_generated|mac_out4~DATAOUT2  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult6|auto_generated|mac_out4~DATAOUT3  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult6|auto_generated|mac_out4~DATAOUT4  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult6|auto_generated|mac_out4~DATAOUT5  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult6|auto_generated|mac_out4~DATAOUT6  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult6|auto_generated|mac_out4~DATAOUT7  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult6|auto_generated|mac_out4~DATAOUT8  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult6|auto_generated|mac_out4~DATAOUT9  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult6|auto_generated|mac_out4~DATAOUT10  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult6|auto_generated|mac_out4~DATAOUT11  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult6|auto_generated|mac_out4~DATAOUT12  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult6|auto_generated|mac_out4~DATAOUT13  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult6|auto_generated|mac_out4~DATAOUT14  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult6|auto_generated|mac_out4~DATAOUT15  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult6|auto_generated|mac_out4~DATAOUT16  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult6|auto_generated|mac_out4~DATAOUT17  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult6|auto_generated|mac_out4~DATAOUT18  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult6|auto_generated|mac_out4~DATAOUT19  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult6|auto_generated|mac_out4~DATAOUT20  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult6|auto_generated|mac_out4~DATAOUT21  = \Mult6|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult6|auto_generated|mac_out2~0  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult6|auto_generated|mac_out2~1  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult6|auto_generated|mac_out2~2  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult6|auto_generated|mac_out2~3  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult6|auto_generated|mac_out2~4  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult6|auto_generated|mac_out2~5  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult6|auto_generated|mac_out2~6  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult6|auto_generated|mac_out2~7  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult6|auto_generated|w195w [0] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult6|auto_generated|w195w [1] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult6|auto_generated|w195w [2] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult6|auto_generated|w195w [3] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult6|auto_generated|w195w [4] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult6|auto_generated|w195w [5] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult6|auto_generated|w195w [6] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult6|auto_generated|w195w [7] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult6|auto_generated|w195w [8] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult6|auto_generated|w195w [9] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult6|auto_generated|w195w [10] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult6|auto_generated|w195w [11] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult6|auto_generated|w195w [12] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult6|auto_generated|w195w [13] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult6|auto_generated|w195w [14] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult6|auto_generated|w195w [15] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult6|auto_generated|w195w [16] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult6|auto_generated|w195w [17] = \Mult6|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult6|auto_generated|mac_out2~DATAOUT18  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult6|auto_generated|mac_out2~DATAOUT19  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult6|auto_generated|mac_out2~DATAOUT20  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult6|auto_generated|mac_out2~DATAOUT21  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult6|auto_generated|mac_out2~DATAOUT22  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult6|auto_generated|mac_out2~DATAOUT23  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult6|auto_generated|mac_out2~DATAOUT24  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult6|auto_generated|mac_out2~DATAOUT25  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult6|auto_generated|mac_out2~DATAOUT26  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult6|auto_generated|mac_out2~DATAOUT27  = \Mult6|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult4|auto_generated|mac_out4~0  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [0];
assign \Mult4|auto_generated|mac_out4~1  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [1];
assign \Mult4|auto_generated|mac_out4~2  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [2];
assign \Mult4|auto_generated|mac_out4~3  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [3];
assign \Mult4|auto_generated|mac_out4~4  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [4];
assign \Mult4|auto_generated|mac_out4~5  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [5];
assign \Mult4|auto_generated|mac_out4~6  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [6];
assign \Mult4|auto_generated|mac_out4~7  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [7];
assign \Mult4|auto_generated|mac_out4~8  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [8];
assign \Mult4|auto_generated|mac_out4~9  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [9];
assign \Mult4|auto_generated|mac_out4~10  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [10];
assign \Mult4|auto_generated|mac_out4~11  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [11];
assign \Mult4|auto_generated|mac_out4~12  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [12];
assign \Mult4|auto_generated|mac_out4~13  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [13];
assign \Mult4|auto_generated|mac_out4~14  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [14];
assign \Mult4|auto_generated|mac_out4~15  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [15];
assign \Mult4|auto_generated|mac_out4~16  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [16];
assign \Mult4|auto_generated|mac_out4~17  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [17];
assign \Mult4|auto_generated|mac_out4~18  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [18];
assign \Mult4|auto_generated|mac_out4~19  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [19];
assign \Mult4|auto_generated|mac_out4~20  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [20];
assign \Mult4|auto_generated|mac_out4~21  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [21];
assign \Mult4|auto_generated|mac_out4~22  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [22];
assign \Mult4|auto_generated|mac_out4~dataout  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [23];
assign \Mult4|auto_generated|mac_out4~DATAOUT1  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [24];
assign \Mult4|auto_generated|mac_out4~DATAOUT2  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [25];
assign \Mult4|auto_generated|mac_out4~DATAOUT3  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [26];
assign \Mult4|auto_generated|mac_out4~DATAOUT4  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [27];
assign \Mult4|auto_generated|mac_out4~DATAOUT5  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [28];
assign \Mult4|auto_generated|mac_out4~DATAOUT6  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [29];
assign \Mult4|auto_generated|mac_out4~DATAOUT7  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [30];
assign \Mult4|auto_generated|mac_out4~DATAOUT8  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [31];
assign \Mult4|auto_generated|mac_out4~DATAOUT9  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [32];
assign \Mult4|auto_generated|mac_out4~DATAOUT10  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [33];
assign \Mult4|auto_generated|mac_out4~DATAOUT11  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [34];
assign \Mult4|auto_generated|mac_out4~DATAOUT12  = \Mult4|auto_generated|mac_out4_DATAOUT_bus [35];

assign \Mult4|auto_generated|mac_out2~0  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult4|auto_generated|mac_out2~1  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult4|auto_generated|mac_out2~2  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult4|auto_generated|mac_out2~3  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult4|auto_generated|mac_out2~4  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult4|auto_generated|mac_out2~5  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult4|auto_generated|mac_out2~6  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult4|auto_generated|mac_out2~7  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult4|auto_generated|w150w [0] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult4|auto_generated|w150w [1] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult4|auto_generated|w150w [2] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult4|auto_generated|w150w [3] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult4|auto_generated|w150w [4] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult4|auto_generated|w150w [5] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult4|auto_generated|w150w [6] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult4|auto_generated|w150w [7] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult4|auto_generated|w150w [8] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult4|auto_generated|w150w [9] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult4|auto_generated|w150w [10] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult4|auto_generated|w150w [11] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult4|auto_generated|w150w [12] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult4|auto_generated|w150w [13] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult4|auto_generated|w150w [14] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Mult4|auto_generated|w150w [15] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Mult4|auto_generated|w150w [16] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Mult4|auto_generated|w150w [17] = \Mult4|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Mult4|auto_generated|mac_out2~DATAOUT18  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Mult4|auto_generated|mac_out2~DATAOUT19  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Mult4|auto_generated|mac_out2~DATAOUT20  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Mult4|auto_generated|mac_out2~DATAOUT21  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Mult4|auto_generated|mac_out2~DATAOUT22  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Mult4|auto_generated|mac_out2~DATAOUT23  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Mult4|auto_generated|mac_out2~DATAOUT24  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Mult4|auto_generated|mac_out2~DATAOUT25  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Mult4|auto_generated|mac_out2~DATAOUT26  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult4|auto_generated|mac_out2~DATAOUT27  = \Mult4|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult2|auto_generated|mac_mult1~0  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult2|auto_generated|mac_mult1~1  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult2|auto_generated|mac_mult1~2  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult2|auto_generated|mac_mult1~3  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult2|auto_generated|mac_mult1~4  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult2|auto_generated|mac_mult1~5  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult2|auto_generated|mac_mult1~6  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult2|auto_generated|mac_mult1~7  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult2|auto_generated|mac_mult1~8  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult2|auto_generated|mac_mult1~9  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult2|auto_generated|mac_mult1~10  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult2|auto_generated|mac_mult1~11  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult2|auto_generated|mac_mult1~12  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult2|auto_generated|mac_mult1~13  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult2|auto_generated|mac_mult1~14  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult2|auto_generated|mac_mult1~dataout  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult2|auto_generated|mac_mult1~DATAOUT1  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult2|auto_generated|mac_mult1~DATAOUT2  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult2|auto_generated|mac_mult1~DATAOUT3  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult2|auto_generated|mac_mult1~DATAOUT4  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult2|auto_generated|mac_mult1~DATAOUT5  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult2|auto_generated|mac_mult1~DATAOUT6  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult2|auto_generated|mac_mult1~DATAOUT7  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult2|auto_generated|mac_mult1~DATAOUT8  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult2|auto_generated|mac_mult1~DATAOUT9  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult2|auto_generated|mac_mult1~DATAOUT10  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult2|auto_generated|mac_mult1~DATAOUT11  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult2|auto_generated|mac_mult1~DATAOUT12  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult2|auto_generated|mac_mult1~DATAOUT13  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult2|auto_generated|mac_mult1~DATAOUT14  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult2|auto_generated|mac_mult1~DATAOUT15  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult2|auto_generated|mac_mult1~DATAOUT16  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult2|auto_generated|mac_mult1~DATAOUT17  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult2|auto_generated|mac_mult1~DATAOUT18  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult2|auto_generated|mac_mult1~DATAOUT19  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult2|auto_generated|mac_mult1~DATAOUT20  = \Mult2|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult6|auto_generated|mac_mult3~0  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult6|auto_generated|mac_mult3~1  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult6|auto_generated|mac_mult3~2  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult6|auto_generated|mac_mult3~3  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult6|auto_generated|mac_mult3~4  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult6|auto_generated|mac_mult3~5  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult6|auto_generated|mac_mult3~6  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult6|auto_generated|mac_mult3~7  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult6|auto_generated|mac_mult3~8  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult6|auto_generated|mac_mult3~9  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult6|auto_generated|mac_mult3~10  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult6|auto_generated|mac_mult3~11  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult6|auto_generated|mac_mult3~12  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult6|auto_generated|mac_mult3~13  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult6|auto_generated|mac_mult3~dataout  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult6|auto_generated|mac_mult3~DATAOUT1  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult6|auto_generated|mac_mult3~DATAOUT2  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult6|auto_generated|mac_mult3~DATAOUT3  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult6|auto_generated|mac_mult3~DATAOUT4  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult6|auto_generated|mac_mult3~DATAOUT5  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult6|auto_generated|mac_mult3~DATAOUT6  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult6|auto_generated|mac_mult3~DATAOUT7  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult6|auto_generated|mac_mult3~DATAOUT8  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult6|auto_generated|mac_mult3~DATAOUT9  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult6|auto_generated|mac_mult3~DATAOUT10  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult6|auto_generated|mac_mult3~DATAOUT11  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult6|auto_generated|mac_mult3~DATAOUT12  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult6|auto_generated|mac_mult3~DATAOUT13  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult6|auto_generated|mac_mult3~DATAOUT14  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult6|auto_generated|mac_mult3~DATAOUT15  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult6|auto_generated|mac_mult3~DATAOUT16  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult6|auto_generated|mac_mult3~DATAOUT17  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult6|auto_generated|mac_mult3~DATAOUT18  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult6|auto_generated|mac_mult3~DATAOUT19  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult6|auto_generated|mac_mult3~DATAOUT20  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult6|auto_generated|mac_mult3~DATAOUT21  = \Mult6|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult6|auto_generated|mac_mult1~0  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult6|auto_generated|mac_mult1~1  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult6|auto_generated|mac_mult1~2  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult6|auto_generated|mac_mult1~3  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult6|auto_generated|mac_mult1~4  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult6|auto_generated|mac_mult1~5  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult6|auto_generated|mac_mult1~6  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult6|auto_generated|mac_mult1~7  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult6|auto_generated|mac_mult1~dataout  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult6|auto_generated|mac_mult1~DATAOUT1  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult6|auto_generated|mac_mult1~DATAOUT2  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult6|auto_generated|mac_mult1~DATAOUT3  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult6|auto_generated|mac_mult1~DATAOUT4  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult6|auto_generated|mac_mult1~DATAOUT5  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult6|auto_generated|mac_mult1~DATAOUT6  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult6|auto_generated|mac_mult1~DATAOUT7  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult6|auto_generated|mac_mult1~DATAOUT8  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult6|auto_generated|mac_mult1~DATAOUT9  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult6|auto_generated|mac_mult1~DATAOUT10  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult6|auto_generated|mac_mult1~DATAOUT11  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult6|auto_generated|mac_mult1~DATAOUT12  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult6|auto_generated|mac_mult1~DATAOUT13  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult6|auto_generated|mac_mult1~DATAOUT14  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult6|auto_generated|mac_mult1~DATAOUT15  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult6|auto_generated|mac_mult1~DATAOUT16  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult6|auto_generated|mac_mult1~DATAOUT17  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult6|auto_generated|mac_mult1~DATAOUT18  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult6|auto_generated|mac_mult1~DATAOUT19  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult6|auto_generated|mac_mult1~DATAOUT20  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult6|auto_generated|mac_mult1~DATAOUT21  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult6|auto_generated|mac_mult1~DATAOUT22  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult6|auto_generated|mac_mult1~DATAOUT23  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult6|auto_generated|mac_mult1~DATAOUT24  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult6|auto_generated|mac_mult1~DATAOUT25  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult6|auto_generated|mac_mult1~DATAOUT26  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult6|auto_generated|mac_mult1~DATAOUT27  = \Mult6|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult4|auto_generated|mac_mult3~0  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \Mult4|auto_generated|mac_mult3~1  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \Mult4|auto_generated|mac_mult3~2  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \Mult4|auto_generated|mac_mult3~3  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \Mult4|auto_generated|mac_mult3~4  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \Mult4|auto_generated|mac_mult3~5  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \Mult4|auto_generated|mac_mult3~6  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \Mult4|auto_generated|mac_mult3~7  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \Mult4|auto_generated|mac_mult3~8  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \Mult4|auto_generated|mac_mult3~9  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \Mult4|auto_generated|mac_mult3~10  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \Mult4|auto_generated|mac_mult3~11  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \Mult4|auto_generated|mac_mult3~12  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \Mult4|auto_generated|mac_mult3~13  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \Mult4|auto_generated|mac_mult3~14  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \Mult4|auto_generated|mac_mult3~15  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \Mult4|auto_generated|mac_mult3~16  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \Mult4|auto_generated|mac_mult3~17  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \Mult4|auto_generated|mac_mult3~18  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \Mult4|auto_generated|mac_mult3~19  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \Mult4|auto_generated|mac_mult3~20  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \Mult4|auto_generated|mac_mult3~21  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \Mult4|auto_generated|mac_mult3~22  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \Mult4|auto_generated|mac_mult3~dataout  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \Mult4|auto_generated|mac_mult3~DATAOUT1  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \Mult4|auto_generated|mac_mult3~DATAOUT2  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \Mult4|auto_generated|mac_mult3~DATAOUT3  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \Mult4|auto_generated|mac_mult3~DATAOUT4  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \Mult4|auto_generated|mac_mult3~DATAOUT5  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \Mult4|auto_generated|mac_mult3~DATAOUT6  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \Mult4|auto_generated|mac_mult3~DATAOUT7  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \Mult4|auto_generated|mac_mult3~DATAOUT8  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \Mult4|auto_generated|mac_mult3~DATAOUT9  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \Mult4|auto_generated|mac_mult3~DATAOUT10  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \Mult4|auto_generated|mac_mult3~DATAOUT11  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \Mult4|auto_generated|mac_mult3~DATAOUT12  = \Mult4|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \Mult4|auto_generated|mac_mult1~0  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult4|auto_generated|mac_mult1~1  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult4|auto_generated|mac_mult1~2  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult4|auto_generated|mac_mult1~3  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult4|auto_generated|mac_mult1~4  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult4|auto_generated|mac_mult1~5  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult4|auto_generated|mac_mult1~6  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult4|auto_generated|mac_mult1~7  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult4|auto_generated|mac_mult1~dataout  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult4|auto_generated|mac_mult1~DATAOUT1  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult4|auto_generated|mac_mult1~DATAOUT2  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult4|auto_generated|mac_mult1~DATAOUT3  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult4|auto_generated|mac_mult1~DATAOUT4  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult4|auto_generated|mac_mult1~DATAOUT5  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult4|auto_generated|mac_mult1~DATAOUT6  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult4|auto_generated|mac_mult1~DATAOUT7  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult4|auto_generated|mac_mult1~DATAOUT8  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult4|auto_generated|mac_mult1~DATAOUT9  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult4|auto_generated|mac_mult1~DATAOUT10  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult4|auto_generated|mac_mult1~DATAOUT11  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult4|auto_generated|mac_mult1~DATAOUT12  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult4|auto_generated|mac_mult1~DATAOUT13  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult4|auto_generated|mac_mult1~DATAOUT14  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult4|auto_generated|mac_mult1~DATAOUT15  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult4|auto_generated|mac_mult1~DATAOUT16  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult4|auto_generated|mac_mult1~DATAOUT17  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult4|auto_generated|mac_mult1~DATAOUT18  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult4|auto_generated|mac_mult1~DATAOUT19  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult4|auto_generated|mac_mult1~DATAOUT20  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult4|auto_generated|mac_mult1~DATAOUT21  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult4|auto_generated|mac_mult1~DATAOUT22  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult4|auto_generated|mac_mult1~DATAOUT23  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult4|auto_generated|mac_mult1~DATAOUT24  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult4|auto_generated|mac_mult1~DATAOUT25  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult4|auto_generated|mac_mult1~DATAOUT26  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult4|auto_generated|mac_mult1~DATAOUT27  = \Mult4|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25  = \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

// Location: PLL_1
cycloneiii_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\nreset~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "2500";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3403;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \cnt_duration[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[26] .is_wysiwyg = "true";
defparam \cnt_duration[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \cnt_duration[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[17] .is_wysiwyg = "true";
defparam \cnt_duration[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \cnt_duration[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[15] .is_wysiwyg = "true";
defparam \cnt_duration[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \cnt_duration[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux18~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[11] .is_wysiwyg = "true";
defparam \cnt_duration[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \cnt_duration[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux19~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[10] .is_wysiwyg = "true";
defparam \cnt_duration[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \cnt_duration[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux22~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[7] .is_wysiwyg = "true";
defparam \cnt_duration[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \cnt_duration_3level[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux48~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[23] .is_wysiwyg = "true";
defparam \cnt_duration_3level[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \cnt_duration_3level[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux49~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[22] .is_wysiwyg = "true";
defparam \cnt_duration_3level[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \cnt_duration_3level[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux50~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[21] .is_wysiwyg = "true";
defparam \cnt_duration_3level[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \cnt_duration_3level[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux55~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[16] .is_wysiwyg = "true";
defparam \cnt_duration_3level[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \cnt_duration_3level[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux58~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[13] .is_wysiwyg = "true";
defparam \cnt_duration_3level[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \cnt_duration_3level[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux59~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[12] .is_wysiwyg = "true";
defparam \cnt_duration_3level[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \cnt_duration_3level[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux60~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[11] .is_wysiwyg = "true";
defparam \cnt_duration_3level[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \cnt_duration_3level[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux67~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[4] .is_wysiwyg = "true";
defparam \cnt_duration_3level[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \indata_GPGCON1~input_o  $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\indata_GPGCON1~input_o )

	.dataa(\indata_GPGCON1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\indata_GPGCON8~input_o  & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\indata_GPGCON8~input_o  & 
// ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\indata_GPGCON8~input_o ))

	.dataa(gnd),
	.datab(\indata_GPGCON8~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\indata_GPGCON11~input_o  & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\indata_GPGCON11~input_o  & 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\indata_GPGCON11~input_o  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\indata_GPGCON11~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~64_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~64_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Div0|auto_generated|divider|divider|StageOut[50]~63_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[50]~62_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Div0|auto_generated|divider|divider|StageOut[50]~63_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[50]~62_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~63_combout  & (!\Div0|auto_generated|divider|divider|StageOut[50]~62_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[51]~61_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ) # 
// ((\Div0|auto_generated|divider|divider|StageOut[51]~61_combout ) # (GND))))
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[51]~61_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Div0|auto_generated|divider|divider|StageOut[52]~59_combout  & (((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[52]~59_combout  & ((\Div0|auto_generated|divider|divider|StageOut[52]~58_combout  & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[52]~58_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[52]~59_combout  & !\Div0|auto_generated|divider|divider|StageOut[52]~58_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Div0|auto_generated|divider|divider|StageOut[48]~74_combout ) # (\Div0|auto_generated|divider|divider|StageOut[48]~73_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\Div0|auto_generated|divider|divider|StageOut[56]~83_combout ) # (\Div0|auto_generated|divider|divider|StageOut[56]~82_combout )

	.dataa(\Div0|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFAA;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\indata_GPCCON0~input_o  & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\indata_GPCCON0~input_o  & 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\indata_GPCCON0~input_o ) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\indata_GPCCON0~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\indata_GPCCON5~input_o  & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\indata_GPCCON5~input_o  & 
// ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\indata_GPCCON5~input_o ))

	.dataa(\indata_GPCCON5~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Div1|auto_generated|divider|divider|StageOut[50]~63_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[50]~62_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Div1|auto_generated|divider|divider|StageOut[50]~63_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[50]~62_combout )))
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~63_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~62_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Div1|auto_generated|divider|divider|StageOut[52]~58_combout  & (((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Div1|auto_generated|divider|divider|StageOut[52]~58_combout  & ((\Div1|auto_generated|divider|divider|StageOut[52]~59_combout  & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Div1|auto_generated|divider|divider|StageOut[52]~59_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~58_combout  & !\Div1|auto_generated|divider|divider|StageOut[52]~59_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Div1|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~56_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Div1|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~56_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Div1|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~56_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Div1|auto_generated|divider|divider|StageOut[48]~74_combout ) # (\Div1|auto_generated|divider|divider|StageOut[48]~73_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\Div1|auto_generated|divider|divider|StageOut[58]~71_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[58]~70_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\Div1|auto_generated|divider|divider|StageOut[58]~71_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[58]~70_combout )))
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[58]~71_combout  & (!\Div1|auto_generated|divider|divider|StageOut[58]~70_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\Div1|auto_generated|divider|divider|StageOut[60]~68_combout  & (((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\Div1|auto_generated|divider|divider|StageOut[60]~68_combout  & ((\Div1|auto_generated|divider|divider|StageOut[60]~90_combout  & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\Div1|auto_generated|divider|divider|StageOut[60]~90_combout  & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[60]~68_combout  & !\Div1|auto_generated|divider|divider|StageOut[60]~90_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\Div1|auto_generated|divider|divider|StageOut[56]~82_combout ) # (\Div1|auto_generated|divider|divider|StageOut[56]~83_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \address_write_info_2level[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[6]~26_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[6] .is_wysiwyg = "true";
defparam \address_write_info_2level[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \address_write_info_2level[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[8]~30_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[8] .is_wysiwyg = "true";
defparam \address_write_info_2level[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneiii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = cnt_duration[0] $ (VCC)
// \Add2~1  = CARRY(cnt_duration[0])

	.dataa(cnt_duration[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPOUT_X18_Y14_N2
cycloneiii_mac_out \Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult3~DATAOUT21 ,\Mult0|auto_generated|mac_mult3~DATAOUT20 ,\Mult0|auto_generated|mac_mult3~DATAOUT19 ,\Mult0|auto_generated|mac_mult3~DATAOUT18 ,\Mult0|auto_generated|mac_mult3~DATAOUT17 ,\Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\Mult0|auto_generated|mac_mult3~DATAOUT15 ,\Mult0|auto_generated|mac_mult3~DATAOUT14 ,\Mult0|auto_generated|mac_mult3~DATAOUT13 ,\Mult0|auto_generated|mac_mult3~DATAOUT12 ,\Mult0|auto_generated|mac_mult3~DATAOUT11 ,\Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\Mult0|auto_generated|mac_mult3~DATAOUT9 ,\Mult0|auto_generated|mac_mult3~DATAOUT8 ,\Mult0|auto_generated|mac_mult3~DATAOUT7 ,\Mult0|auto_generated|mac_mult3~DATAOUT6 ,\Mult0|auto_generated|mac_mult3~DATAOUT5 ,\Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\Mult0|auto_generated|mac_mult3~DATAOUT3 ,\Mult0|auto_generated|mac_mult3~DATAOUT2 ,\Mult0|auto_generated|mac_mult3~DATAOUT1 ,\Mult0|auto_generated|mac_mult3~dataout ,\Mult0|auto_generated|mac_mult3~13 ,\Mult0|auto_generated|mac_mult3~12 ,
\Mult0|auto_generated|mac_mult3~11 ,\Mult0|auto_generated|mac_mult3~10 ,\Mult0|auto_generated|mac_mult3~9 ,\Mult0|auto_generated|mac_mult3~8 ,\Mult0|auto_generated|mac_mult3~7 ,\Mult0|auto_generated|mac_mult3~6 ,\Mult0|auto_generated|mac_mult3~5 ,
\Mult0|auto_generated|mac_mult3~4 ,\Mult0|auto_generated|mac_mult3~3 ,\Mult0|auto_generated|mac_mult3~2 ,\Mult0|auto_generated|mac_mult3~1 ,\Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y15_N2
cycloneiii_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT27 ,\Mult0|auto_generated|mac_mult1~DATAOUT26 ,\Mult0|auto_generated|mac_mult1~DATAOUT25 ,\Mult0|auto_generated|mac_mult1~DATAOUT24 ,\Mult0|auto_generated|mac_mult1~DATAOUT23 ,\Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~7 ,\Mult0|auto_generated|mac_mult1~6 ,
\Mult0|auto_generated|mac_mult1~5 ,\Mult0|auto_generated|mac_mult1~4 ,\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~12 (
// Equation(s):
// \Mult0|auto_generated|op_1~12_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT24  $ (\Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\Mult0|auto_generated|op_1~11 )))) # (GND)
// \Mult0|auto_generated|op_1~13  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT24  & ((\Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\Mult0|auto_generated|op_1~11 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT24  & (\Mult0|auto_generated|mac_out4~DATAOUT6  
// & !\Mult0|auto_generated|op_1~11 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~11 ),
	.combout(\Mult0|auto_generated|op_1~12_combout ),
	.cout(\Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~16 (
// Equation(s):
// \Mult0|auto_generated|op_1~16_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT8  $ (\Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\Mult0|auto_generated|op_1~15 )))) # (GND)
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT8  & ((\Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\Mult0|auto_generated|op_1~15 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT8  & (\Mult0|auto_generated|mac_out2~DATAOUT26  
// & !\Mult0|auto_generated|op_1~15 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~15 ),
	.combout(\Mult0|auto_generated|op_1~16_combout ),
	.cout(\Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT10  & (\Mult0|auto_generated|op_1~19  $ (GND))) # (!\Mult0|auto_generated|mac_out4~DATAOUT10  & (!\Mult0|auto_generated|op_1~19  & VCC))
// \Mult0|auto_generated|op_1~21  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT10  & !\Mult0|auto_generated|op_1~19 ))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~19 ),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.cout(\Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneiii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (cnt_duration[7] & (\Add2~13  & VCC)) # (!cnt_duration[7] & (!\Add2~13 ))
// \Add2~15  = CARRY((!cnt_duration[7] & !\Add2~13 ))

	.dataa(cnt_duration[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hA505;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneiii_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (cnt_duration[10] & ((GND) # (!\Add2~19 ))) # (!cnt_duration[10] & (\Add2~19  $ (GND)))
// \Add2~21  = CARRY((cnt_duration[10]) # (!\Add2~19 ))

	.dataa(cnt_duration[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h5AAF;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneiii_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (cnt_duration[11] & (\Add2~21  & VCC)) # (!cnt_duration[11] & (!\Add2~21 ))
// \Add2~23  = CARRY((!cnt_duration[11] & !\Add2~21 ))

	.dataa(cnt_duration[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hA505;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneiii_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (cnt_duration[12] & ((GND) # (!\Add2~23 ))) # (!cnt_duration[12] & (\Add2~23  $ (GND)))
// \Add2~25  = CARRY((cnt_duration[12]) # (!\Add2~23 ))

	.dataa(gnd),
	.datab(cnt_duration[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'h3CCF;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneiii_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (cnt_duration[15] & (\Add2~29  & VCC)) # (!cnt_duration[15] & (!\Add2~29 ))
// \Add2~31  = CARRY((!cnt_duration[15] & !\Add2~29 ))

	.dataa(cnt_duration[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'hA505;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneiii_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (cnt_duration[17] & (\Add2~33  & VCC)) # (!cnt_duration[17] & (!\Add2~33 ))
// \Add2~35  = CARRY((!cnt_duration[17] & !\Add2~33 ))

	.dataa(cnt_duration[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'hA505;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneiii_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (cnt_duration[19] & (\Add2~37  & VCC)) # (!cnt_duration[19] & (!\Add2~37 ))
// \Add2~39  = CARRY((!cnt_duration[19] & !\Add2~37 ))

	.dataa(gnd),
	.datab(cnt_duration[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'hC303;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneiii_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (cnt_duration[21] & (\Add2~41  & VCC)) # (!cnt_duration[21] & (!\Add2~41 ))
// \Add2~43  = CARRY((!cnt_duration[21] & !\Add2~41 ))

	.dataa(gnd),
	.datab(cnt_duration[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'hC303;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneiii_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (cnt_duration[22] & ((GND) # (!\Add2~43 ))) # (!cnt_duration[22] & (\Add2~43  $ (GND)))
// \Add2~45  = CARRY((cnt_duration[22]) # (!\Add2~43 ))

	.dataa(cnt_duration[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h5AAF;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneiii_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (cnt_duration[23] & (\Add2~45  & VCC)) # (!cnt_duration[23] & (!\Add2~45 ))
// \Add2~47  = CARRY((!cnt_duration[23] & !\Add2~45 ))

	.dataa(cnt_duration[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'hA505;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneiii_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (cnt_duration[26] & ((GND) # (!\Add2~51 ))) # (!cnt_duration[26] & (\Add2~51  $ (GND)))
// \Add2~53  = CARRY((cnt_duration[26]) # (!\Add2~51 ))

	.dataa(cnt_duration[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~51 ),
	.combout(\Add2~52_combout ),
	.cout(\Add2~53 ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'h5AAF;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneiii_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (cnt_duration[28] & ((GND) # (!\Add2~55 ))) # (!cnt_duration[28] & (\Add2~55  $ (GND)))
// \Add2~57  = CARRY((cnt_duration[28]) # (!\Add2~55 ))

	.dataa(gnd),
	.datab(cnt_duration[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~56_combout ),
	.cout(\Add2~57 ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h3CCF;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneiii_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = \Add2~57  $ (!cnt_duration[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_duration[29]),
	.cin(\Add2~57 ),
	.combout(\Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'hF00F;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N21
dffeas \address_write_info_3level[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[4]~21_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[4] .is_wysiwyg = "true";
defparam \address_write_info_3level[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \address_write_info_3level[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[6]~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[6] .is_wysiwyg = "true";
defparam \address_write_info_3level[6] .power_up = "low";
// synopsys translate_on

// Location: DSPOUT_X18_Y13_N2
cycloneiii_mac_out \Mult1|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult1|auto_generated|mac_mult3~DATAOUT21 ,\Mult1|auto_generated|mac_mult3~DATAOUT20 ,\Mult1|auto_generated|mac_mult3~DATAOUT19 ,\Mult1|auto_generated|mac_mult3~DATAOUT18 ,\Mult1|auto_generated|mac_mult3~DATAOUT17 ,\Mult1|auto_generated|mac_mult3~DATAOUT16 ,
\Mult1|auto_generated|mac_mult3~DATAOUT15 ,\Mult1|auto_generated|mac_mult3~DATAOUT14 ,\Mult1|auto_generated|mac_mult3~DATAOUT13 ,\Mult1|auto_generated|mac_mult3~DATAOUT12 ,\Mult1|auto_generated|mac_mult3~DATAOUT11 ,\Mult1|auto_generated|mac_mult3~DATAOUT10 ,
\Mult1|auto_generated|mac_mult3~DATAOUT9 ,\Mult1|auto_generated|mac_mult3~DATAOUT8 ,\Mult1|auto_generated|mac_mult3~DATAOUT7 ,\Mult1|auto_generated|mac_mult3~DATAOUT6 ,\Mult1|auto_generated|mac_mult3~DATAOUT5 ,\Mult1|auto_generated|mac_mult3~DATAOUT4 ,
\Mult1|auto_generated|mac_mult3~DATAOUT3 ,\Mult1|auto_generated|mac_mult3~DATAOUT2 ,\Mult1|auto_generated|mac_mult3~DATAOUT1 ,\Mult1|auto_generated|mac_mult3~dataout ,\Mult1|auto_generated|mac_mult3~13 ,\Mult1|auto_generated|mac_mult3~12 ,
\Mult1|auto_generated|mac_mult3~11 ,\Mult1|auto_generated|mac_mult3~10 ,\Mult1|auto_generated|mac_mult3~9 ,\Mult1|auto_generated|mac_mult3~8 ,\Mult1|auto_generated|mac_mult3~7 ,\Mult1|auto_generated|mac_mult3~6 ,\Mult1|auto_generated|mac_mult3~5 ,
\Mult1|auto_generated|mac_mult3~4 ,\Mult1|auto_generated|mac_mult3~3 ,\Mult1|auto_generated|mac_mult3~2 ,\Mult1|auto_generated|mac_mult3~1 ,\Mult1|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult1|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y12_N2
cycloneiii_mac_out \Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult1|auto_generated|mac_mult1~DATAOUT27 ,\Mult1|auto_generated|mac_mult1~DATAOUT26 ,\Mult1|auto_generated|mac_mult1~DATAOUT25 ,\Mult1|auto_generated|mac_mult1~DATAOUT24 ,\Mult1|auto_generated|mac_mult1~DATAOUT23 ,\Mult1|auto_generated|mac_mult1~DATAOUT22 ,
\Mult1|auto_generated|mac_mult1~DATAOUT21 ,\Mult1|auto_generated|mac_mult1~DATAOUT20 ,\Mult1|auto_generated|mac_mult1~DATAOUT19 ,\Mult1|auto_generated|mac_mult1~DATAOUT18 ,\Mult1|auto_generated|mac_mult1~DATAOUT17 ,\Mult1|auto_generated|mac_mult1~DATAOUT16 ,
\Mult1|auto_generated|mac_mult1~DATAOUT15 ,\Mult1|auto_generated|mac_mult1~DATAOUT14 ,\Mult1|auto_generated|mac_mult1~DATAOUT13 ,\Mult1|auto_generated|mac_mult1~DATAOUT12 ,\Mult1|auto_generated|mac_mult1~DATAOUT11 ,\Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\Mult1|auto_generated|mac_mult1~DATAOUT9 ,\Mult1|auto_generated|mac_mult1~DATAOUT8 ,\Mult1|auto_generated|mac_mult1~DATAOUT7 ,\Mult1|auto_generated|mac_mult1~DATAOUT6 ,\Mult1|auto_generated|mac_mult1~DATAOUT5 ,\Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\Mult1|auto_generated|mac_mult1~DATAOUT3 ,\Mult1|auto_generated|mac_mult1~DATAOUT2 ,\Mult1|auto_generated|mac_mult1~DATAOUT1 ,\Mult1|auto_generated|mac_mult1~dataout ,\Mult1|auto_generated|mac_mult1~7 ,\Mult1|auto_generated|mac_mult1~6 ,
\Mult1|auto_generated|mac_mult1~5 ,\Mult1|auto_generated|mac_mult1~4 ,\Mult1|auto_generated|mac_mult1~3 ,\Mult1|auto_generated|mac_mult1~2 ,\Mult1|auto_generated|mac_mult1~1 ,\Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~6 (
// Equation(s):
// \Mult1|auto_generated|op_1~6_combout  = (\Mult1|auto_generated|mac_out4~DATAOUT3  & ((\Mult1|auto_generated|mac_out2~DATAOUT21  & (\Mult1|auto_generated|op_1~5  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT21  & (!\Mult1|auto_generated|op_1~5 )))) # 
// (!\Mult1|auto_generated|mac_out4~DATAOUT3  & ((\Mult1|auto_generated|mac_out2~DATAOUT21  & (!\Mult1|auto_generated|op_1~5 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT21  & ((\Mult1|auto_generated|op_1~5 ) # (GND)))))
// \Mult1|auto_generated|op_1~7  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT3  & (!\Mult1|auto_generated|mac_out2~DATAOUT21  & !\Mult1|auto_generated|op_1~5 )) # (!\Mult1|auto_generated|mac_out4~DATAOUT3  & ((!\Mult1|auto_generated|op_1~5 ) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~5 ),
	.combout(\Mult1|auto_generated|op_1~6_combout ),
	.cout(\Mult1|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult1|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~8 (
// Equation(s):
// \Mult1|auto_generated|op_1~8_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT22  $ (\Mult1|auto_generated|mac_out4~DATAOUT4  $ (!\Mult1|auto_generated|op_1~7 )))) # (GND)
// \Mult1|auto_generated|op_1~9  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT22  & ((\Mult1|auto_generated|mac_out4~DATAOUT4 ) # (!\Mult1|auto_generated|op_1~7 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT22  & (\Mult1|auto_generated|mac_out4~DATAOUT4  & 
// !\Mult1|auto_generated|op_1~7 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\Mult1|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~7 ),
	.combout(\Mult1|auto_generated|op_1~8_combout ),
	.cout(\Mult1|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult1|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~10 (
// Equation(s):
// \Mult1|auto_generated|op_1~10_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT23  & ((\Mult1|auto_generated|mac_out4~DATAOUT5  & (\Mult1|auto_generated|op_1~9  & VCC)) # (!\Mult1|auto_generated|mac_out4~DATAOUT5  & (!\Mult1|auto_generated|op_1~9 )))) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT23  & ((\Mult1|auto_generated|mac_out4~DATAOUT5  & (!\Mult1|auto_generated|op_1~9 )) # (!\Mult1|auto_generated|mac_out4~DATAOUT5  & ((\Mult1|auto_generated|op_1~9 ) # (GND)))))
// \Mult1|auto_generated|op_1~11  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT23  & (!\Mult1|auto_generated|mac_out4~DATAOUT5  & !\Mult1|auto_generated|op_1~9 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT23  & ((!\Mult1|auto_generated|op_1~9 ) # 
// (!\Mult1|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\Mult1|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~9 ),
	.combout(\Mult1|auto_generated|op_1~10_combout ),
	.cout(\Mult1|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult1|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneiii_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (cnt_duration_3level[4] & ((GND) # (!\Add5~7 ))) # (!cnt_duration_3level[4] & (\Add5~7  $ (GND)))
// \Add5~9  = CARRY((cnt_duration_3level[4]) # (!\Add5~7 ))

	.dataa(cnt_duration_3level[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h5AAF;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneiii_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = (cnt_duration_3level[11] & (\Add5~21  & VCC)) # (!cnt_duration_3level[11] & (!\Add5~21 ))
// \Add5~23  = CARRY((!cnt_duration_3level[11] & !\Add5~21 ))

	.dataa(cnt_duration_3level[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'hA505;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneiii_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = (cnt_duration_3level[12] & ((GND) # (!\Add5~23 ))) # (!cnt_duration_3level[12] & (\Add5~23  $ (GND)))
// \Add5~25  = CARRY((cnt_duration_3level[12]) # (!\Add5~23 ))

	.dataa(cnt_duration_3level[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~23 ),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h5AAF;
defparam \Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneiii_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (cnt_duration_3level[13] & (\Add5~25  & VCC)) # (!cnt_duration_3level[13] & (!\Add5~25 ))
// \Add5~27  = CARRY((!cnt_duration_3level[13] & !\Add5~25 ))

	.dataa(cnt_duration_3level[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'hA505;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneiii_lcell_comb \Add5~32 (
// Equation(s):
// \Add5~32_combout  = (cnt_duration_3level[16] & ((GND) # (!\Add5~31 ))) # (!cnt_duration_3level[16] & (\Add5~31  $ (GND)))
// \Add5~33  = CARRY((cnt_duration_3level[16]) # (!\Add5~31 ))

	.dataa(cnt_duration_3level[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~31 ),
	.combout(\Add5~32_combout ),
	.cout(\Add5~33 ));
// synopsys translate_off
defparam \Add5~32 .lut_mask = 16'h5AAF;
defparam \Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneiii_lcell_comb \Add5~42 (
// Equation(s):
// \Add5~42_combout  = (cnt_duration_3level[21] & (\Add5~41  & VCC)) # (!cnt_duration_3level[21] & (!\Add5~41 ))
// \Add5~43  = CARRY((!cnt_duration_3level[21] & !\Add5~41 ))

	.dataa(cnt_duration_3level[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~41 ),
	.combout(\Add5~42_combout ),
	.cout(\Add5~43 ));
// synopsys translate_off
defparam \Add5~42 .lut_mask = 16'hA505;
defparam \Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneiii_lcell_comb \Add5~44 (
// Equation(s):
// \Add5~44_combout  = (cnt_duration_3level[22] & ((GND) # (!\Add5~43 ))) # (!cnt_duration_3level[22] & (\Add5~43  $ (GND)))
// \Add5~45  = CARRY((cnt_duration_3level[22]) # (!\Add5~43 ))

	.dataa(cnt_duration_3level[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~43 ),
	.combout(\Add5~44_combout ),
	.cout(\Add5~45 ));
// synopsys translate_off
defparam \Add5~44 .lut_mask = 16'h5AAF;
defparam \Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneiii_lcell_comb \Add5~46 (
// Equation(s):
// \Add5~46_combout  = (cnt_duration_3level[23] & (\Add5~45  & VCC)) # (!cnt_duration_3level[23] & (!\Add5~45 ))
// \Add5~47  = CARRY((!cnt_duration_3level[23] & !\Add5~45 ))

	.dataa(cnt_duration_3level[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~45 ),
	.combout(\Add5~46_combout ),
	.cout(\Add5~47 ));
// synopsys translate_off
defparam \Add5~46 .lut_mask = 16'hA505;
defparam \Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneiii_lcell_comb \Add5~50 (
// Equation(s):
// \Add5~50_combout  = (cnt_duration_3level[25] & (\Add5~49  & VCC)) # (!cnt_duration_3level[25] & (!\Add5~49 ))
// \Add5~51  = CARRY((!cnt_duration_3level[25] & !\Add5~49 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~49 ),
	.combout(\Add5~50_combout ),
	.cout(\Add5~51 ));
// synopsys translate_off
defparam \Add5~50 .lut_mask = 16'hC303;
defparam \Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneiii_lcell_comb \Add5~56 (
// Equation(s):
// \Add5~56_combout  = (cnt_duration_3level[28] & ((GND) # (!\Add5~55 ))) # (!cnt_duration_3level[28] & (\Add5~55  $ (GND)))
// \Add5~57  = CARRY((cnt_duration_3level[28]) # (!\Add5~55 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~55 ),
	.combout(\Add5~56_combout ),
	.cout(\Add5~57 ));
// synopsys translate_off
defparam \Add5~56 .lut_mask = 16'h3CCF;
defparam \Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiii_lcell_comb \address_write_info_2level[6]~26 (
// Equation(s):
// \address_write_info_2level[6]~26_combout  = ((address_write_info_2level[6] $ (\address_write_info_2level[1]~34_combout  $ (\address_write_info_2level[5]~25 )))) # (GND)
// \address_write_info_2level[6]~27  = CARRY((address_write_info_2level[6] & ((!\address_write_info_2level[5]~25 ) # (!\address_write_info_2level[1]~34_combout ))) # (!address_write_info_2level[6] & (!\address_write_info_2level[1]~34_combout  & 
// !\address_write_info_2level[5]~25 )))

	.dataa(address_write_info_2level[6]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[5]~25 ),
	.combout(\address_write_info_2level[6]~26_combout ),
	.cout(\address_write_info_2level[6]~27 ));
// synopsys translate_off
defparam \address_write_info_2level[6]~26 .lut_mask = 16'h962B;
defparam \address_write_info_2level[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiii_lcell_comb \address_write_info_2level[8]~30 (
// Equation(s):
// \address_write_info_2level[8]~30_combout  = ((address_write_info_2level[8] $ (\address_write_info_2level[1]~34_combout  $ (\address_write_info_2level[7]~29 )))) # (GND)
// \address_write_info_2level[8]~31  = CARRY((address_write_info_2level[8] & ((!\address_write_info_2level[7]~29 ) # (!\address_write_info_2level[1]~34_combout ))) # (!address_write_info_2level[8] & (!\address_write_info_2level[1]~34_combout  & 
// !\address_write_info_2level[7]~29 )))

	.dataa(address_write_info_2level[8]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[7]~29 ),
	.combout(\address_write_info_2level[8]~30_combout ),
	.cout(\address_write_info_2level[8]~31 ));
// synopsys translate_off
defparam \address_write_info_2level[8]~30 .lut_mask = 16'h962B;
defparam \address_write_info_2level[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneiii_lcell_comb \address_write_info_3level[4]~21 (
// Equation(s):
// \address_write_info_3level[4]~21_combout  = ((address_write_info_3level[4] $ (\address_write_info_3level[8]~33_combout  $ (\address_write_info_3level[3]~20 )))) # (GND)
// \address_write_info_3level[4]~22  = CARRY((address_write_info_3level[4] & ((!\address_write_info_3level[3]~20 ) # (!\address_write_info_3level[8]~33_combout ))) # (!address_write_info_3level[4] & (!\address_write_info_3level[8]~33_combout  & 
// !\address_write_info_3level[3]~20 )))

	.dataa(address_write_info_3level[4]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[3]~20 ),
	.combout(\address_write_info_3level[4]~21_combout ),
	.cout(\address_write_info_3level[4]~22 ));
// synopsys translate_off
defparam \address_write_info_3level[4]~21 .lut_mask = 16'h962B;
defparam \address_write_info_3level[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneiii_lcell_comb \address_write_info_3level[6]~25 (
// Equation(s):
// \address_write_info_3level[6]~25_combout  = ((address_write_info_3level[6] $ (\address_write_info_3level[8]~33_combout  $ (\address_write_info_3level[5]~24 )))) # (GND)
// \address_write_info_3level[6]~26  = CARRY((address_write_info_3level[6] & ((!\address_write_info_3level[5]~24 ) # (!\address_write_info_3level[8]~33_combout ))) # (!address_write_info_3level[6] & (!\address_write_info_3level[8]~33_combout  & 
// !\address_write_info_3level[5]~24 )))

	.dataa(address_write_info_3level[6]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[5]~24 ),
	.combout(\address_write_info_3level[6]~25_combout ),
	.cout(\address_write_info_3level[6]~26 ));
// synopsys translate_off
defparam \address_write_info_3level[6]~25 .lut_mask = 16'h962B;
defparam \address_write_info_3level[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X18_Y20_N2
cycloneiii_mac_out \Mult2|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult2|auto_generated|mac_mult1~DATAOUT20 ,\Mult2|auto_generated|mac_mult1~DATAOUT19 ,\Mult2|auto_generated|mac_mult1~DATAOUT18 ,\Mult2|auto_generated|mac_mult1~DATAOUT17 ,\Mult2|auto_generated|mac_mult1~DATAOUT16 ,\Mult2|auto_generated|mac_mult1~DATAOUT15 ,
\Mult2|auto_generated|mac_mult1~DATAOUT14 ,\Mult2|auto_generated|mac_mult1~DATAOUT13 ,\Mult2|auto_generated|mac_mult1~DATAOUT12 ,\Mult2|auto_generated|mac_mult1~DATAOUT11 ,\Mult2|auto_generated|mac_mult1~DATAOUT10 ,\Mult2|auto_generated|mac_mult1~DATAOUT9 ,
\Mult2|auto_generated|mac_mult1~DATAOUT8 ,\Mult2|auto_generated|mac_mult1~DATAOUT7 ,\Mult2|auto_generated|mac_mult1~DATAOUT6 ,\Mult2|auto_generated|mac_mult1~DATAOUT5 ,\Mult2|auto_generated|mac_mult1~DATAOUT4 ,\Mult2|auto_generated|mac_mult1~DATAOUT3 ,
\Mult2|auto_generated|mac_mult1~DATAOUT2 ,\Mult2|auto_generated|mac_mult1~DATAOUT1 ,\Mult2|auto_generated|mac_mult1~dataout ,\Mult2|auto_generated|mac_mult1~14 ,\Mult2|auto_generated|mac_mult1~13 ,\Mult2|auto_generated|mac_mult1~12 ,
\Mult2|auto_generated|mac_mult1~11 ,\Mult2|auto_generated|mac_mult1~10 ,\Mult2|auto_generated|mac_mult1~9 ,\Mult2|auto_generated|mac_mult1~8 ,\Mult2|auto_generated|mac_mult1~7 ,\Mult2|auto_generated|mac_mult1~6 ,\Mult2|auto_generated|mac_mult1~5 ,
\Mult2|auto_generated|mac_mult1~4 ,\Mult2|auto_generated|mac_mult1~3 ,\Mult2|auto_generated|mac_mult1~2 ,\Mult2|auto_generated|mac_mult1~1 ,\Mult2|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult2|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult2|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult2|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y18_N2
cycloneiii_mac_out \Mult6|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult6|auto_generated|mac_mult3~DATAOUT21 ,\Mult6|auto_generated|mac_mult3~DATAOUT20 ,\Mult6|auto_generated|mac_mult3~DATAOUT19 ,\Mult6|auto_generated|mac_mult3~DATAOUT18 ,\Mult6|auto_generated|mac_mult3~DATAOUT17 ,\Mult6|auto_generated|mac_mult3~DATAOUT16 ,
\Mult6|auto_generated|mac_mult3~DATAOUT15 ,\Mult6|auto_generated|mac_mult3~DATAOUT14 ,\Mult6|auto_generated|mac_mult3~DATAOUT13 ,\Mult6|auto_generated|mac_mult3~DATAOUT12 ,\Mult6|auto_generated|mac_mult3~DATAOUT11 ,\Mult6|auto_generated|mac_mult3~DATAOUT10 ,
\Mult6|auto_generated|mac_mult3~DATAOUT9 ,\Mult6|auto_generated|mac_mult3~DATAOUT8 ,\Mult6|auto_generated|mac_mult3~DATAOUT7 ,\Mult6|auto_generated|mac_mult3~DATAOUT6 ,\Mult6|auto_generated|mac_mult3~DATAOUT5 ,\Mult6|auto_generated|mac_mult3~DATAOUT4 ,
\Mult6|auto_generated|mac_mult3~DATAOUT3 ,\Mult6|auto_generated|mac_mult3~DATAOUT2 ,\Mult6|auto_generated|mac_mult3~DATAOUT1 ,\Mult6|auto_generated|mac_mult3~dataout ,\Mult6|auto_generated|mac_mult3~13 ,\Mult6|auto_generated|mac_mult3~12 ,
\Mult6|auto_generated|mac_mult3~11 ,\Mult6|auto_generated|mac_mult3~10 ,\Mult6|auto_generated|mac_mult3~9 ,\Mult6|auto_generated|mac_mult3~8 ,\Mult6|auto_generated|mac_mult3~7 ,\Mult6|auto_generated|mac_mult3~6 ,\Mult6|auto_generated|mac_mult3~5 ,
\Mult6|auto_generated|mac_mult3~4 ,\Mult6|auto_generated|mac_mult3~3 ,\Mult6|auto_generated|mac_mult3~2 ,\Mult6|auto_generated|mac_mult3~1 ,\Mult6|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult6|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult6|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult6|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y17_N2
cycloneiii_mac_out \Mult6|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult6|auto_generated|mac_mult1~DATAOUT27 ,\Mult6|auto_generated|mac_mult1~DATAOUT26 ,\Mult6|auto_generated|mac_mult1~DATAOUT25 ,\Mult6|auto_generated|mac_mult1~DATAOUT24 ,\Mult6|auto_generated|mac_mult1~DATAOUT23 ,\Mult6|auto_generated|mac_mult1~DATAOUT22 ,
\Mult6|auto_generated|mac_mult1~DATAOUT21 ,\Mult6|auto_generated|mac_mult1~DATAOUT20 ,\Mult6|auto_generated|mac_mult1~DATAOUT19 ,\Mult6|auto_generated|mac_mult1~DATAOUT18 ,\Mult6|auto_generated|mac_mult1~DATAOUT17 ,\Mult6|auto_generated|mac_mult1~DATAOUT16 ,
\Mult6|auto_generated|mac_mult1~DATAOUT15 ,\Mult6|auto_generated|mac_mult1~DATAOUT14 ,\Mult6|auto_generated|mac_mult1~DATAOUT13 ,\Mult6|auto_generated|mac_mult1~DATAOUT12 ,\Mult6|auto_generated|mac_mult1~DATAOUT11 ,\Mult6|auto_generated|mac_mult1~DATAOUT10 ,
\Mult6|auto_generated|mac_mult1~DATAOUT9 ,\Mult6|auto_generated|mac_mult1~DATAOUT8 ,\Mult6|auto_generated|mac_mult1~DATAOUT7 ,\Mult6|auto_generated|mac_mult1~DATAOUT6 ,\Mult6|auto_generated|mac_mult1~DATAOUT5 ,\Mult6|auto_generated|mac_mult1~DATAOUT4 ,
\Mult6|auto_generated|mac_mult1~DATAOUT3 ,\Mult6|auto_generated|mac_mult1~DATAOUT2 ,\Mult6|auto_generated|mac_mult1~DATAOUT1 ,\Mult6|auto_generated|mac_mult1~dataout ,\Mult6|auto_generated|mac_mult1~7 ,\Mult6|auto_generated|mac_mult1~6 ,
\Mult6|auto_generated|mac_mult1~5 ,\Mult6|auto_generated|mac_mult1~4 ,\Mult6|auto_generated|mac_mult1~3 ,\Mult6|auto_generated|mac_mult1~2 ,\Mult6|auto_generated|mac_mult1~1 ,\Mult6|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult6|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult6|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult6|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X34_Y19_N2
cycloneiii_mac_out \Mult4|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult4|auto_generated|mac_mult3~DATAOUT12 ,\Mult4|auto_generated|mac_mult3~DATAOUT11 ,\Mult4|auto_generated|mac_mult3~DATAOUT10 ,\Mult4|auto_generated|mac_mult3~DATAOUT9 ,\Mult4|auto_generated|mac_mult3~DATAOUT8 ,\Mult4|auto_generated|mac_mult3~DATAOUT7 ,
\Mult4|auto_generated|mac_mult3~DATAOUT6 ,\Mult4|auto_generated|mac_mult3~DATAOUT5 ,\Mult4|auto_generated|mac_mult3~DATAOUT4 ,\Mult4|auto_generated|mac_mult3~DATAOUT3 ,\Mult4|auto_generated|mac_mult3~DATAOUT2 ,\Mult4|auto_generated|mac_mult3~DATAOUT1 ,
\Mult4|auto_generated|mac_mult3~dataout ,\Mult4|auto_generated|mac_mult3~22 ,\Mult4|auto_generated|mac_mult3~21 ,\Mult4|auto_generated|mac_mult3~20 ,\Mult4|auto_generated|mac_mult3~19 ,\Mult4|auto_generated|mac_mult3~18 ,\Mult4|auto_generated|mac_mult3~17 ,
\Mult4|auto_generated|mac_mult3~16 ,\Mult4|auto_generated|mac_mult3~15 ,\Mult4|auto_generated|mac_mult3~14 ,\Mult4|auto_generated|mac_mult3~13 ,\Mult4|auto_generated|mac_mult3~12 ,\Mult4|auto_generated|mac_mult3~11 ,\Mult4|auto_generated|mac_mult3~10 ,
\Mult4|auto_generated|mac_mult3~9 ,\Mult4|auto_generated|mac_mult3~8 ,\Mult4|auto_generated|mac_mult3~7 ,\Mult4|auto_generated|mac_mult3~6 ,\Mult4|auto_generated|mac_mult3~5 ,\Mult4|auto_generated|mac_mult3~4 ,\Mult4|auto_generated|mac_mult3~3 ,
\Mult4|auto_generated|mac_mult3~2 ,\Mult4|auto_generated|mac_mult3~1 ,\Mult4|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult4|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult4|auto_generated|mac_out4 .dataa_width = 36;
defparam \Mult4|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y19_N2
cycloneiii_mac_out \Mult4|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult4|auto_generated|mac_mult1~DATAOUT27 ,\Mult4|auto_generated|mac_mult1~DATAOUT26 ,\Mult4|auto_generated|mac_mult1~DATAOUT25 ,\Mult4|auto_generated|mac_mult1~DATAOUT24 ,\Mult4|auto_generated|mac_mult1~DATAOUT23 ,\Mult4|auto_generated|mac_mult1~DATAOUT22 ,
\Mult4|auto_generated|mac_mult1~DATAOUT21 ,\Mult4|auto_generated|mac_mult1~DATAOUT20 ,\Mult4|auto_generated|mac_mult1~DATAOUT19 ,\Mult4|auto_generated|mac_mult1~DATAOUT18 ,\Mult4|auto_generated|mac_mult1~DATAOUT17 ,\Mult4|auto_generated|mac_mult1~DATAOUT16 ,
\Mult4|auto_generated|mac_mult1~DATAOUT15 ,\Mult4|auto_generated|mac_mult1~DATAOUT14 ,\Mult4|auto_generated|mac_mult1~DATAOUT13 ,\Mult4|auto_generated|mac_mult1~DATAOUT12 ,\Mult4|auto_generated|mac_mult1~DATAOUT11 ,\Mult4|auto_generated|mac_mult1~DATAOUT10 ,
\Mult4|auto_generated|mac_mult1~DATAOUT9 ,\Mult4|auto_generated|mac_mult1~DATAOUT8 ,\Mult4|auto_generated|mac_mult1~DATAOUT7 ,\Mult4|auto_generated|mac_mult1~DATAOUT6 ,\Mult4|auto_generated|mac_mult1~DATAOUT5 ,\Mult4|auto_generated|mac_mult1~DATAOUT4 ,
\Mult4|auto_generated|mac_mult1~DATAOUT3 ,\Mult4|auto_generated|mac_mult1~DATAOUT2 ,\Mult4|auto_generated|mac_mult1~DATAOUT1 ,\Mult4|auto_generated|mac_mult1~dataout ,\Mult4|auto_generated|mac_mult1~7 ,\Mult4|auto_generated|mac_mult1~6 ,
\Mult4|auto_generated|mac_mult1~5 ,\Mult4|auto_generated|mac_mult1~4 ,\Mult4|auto_generated|mac_mult1~3 ,\Mult4|auto_generated|mac_mult1~2 ,\Mult4|auto_generated|mac_mult1~1 ,\Mult4|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult4|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult4|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult4|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~4 (
// Equation(s):
// \Mult6|auto_generated|op_1~4_combout  = ((\Mult6|auto_generated|mac_out4~DATAOUT2  $ (\Mult6|auto_generated|mac_out2~DATAOUT20  $ (!\Mult6|auto_generated|op_1~3 )))) # (GND)
// \Mult6|auto_generated|op_1~5  = CARRY((\Mult6|auto_generated|mac_out4~DATAOUT2  & ((\Mult6|auto_generated|mac_out2~DATAOUT20 ) # (!\Mult6|auto_generated|op_1~3 ))) # (!\Mult6|auto_generated|mac_out4~DATAOUT2  & (\Mult6|auto_generated|mac_out2~DATAOUT20  & 
// !\Mult6|auto_generated|op_1~3 )))

	.dataa(\Mult6|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\Mult6|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~3 ),
	.combout(\Mult6|auto_generated|op_1~4_combout ),
	.cout(\Mult6|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult6|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~8 (
// Equation(s):
// \Mult4|auto_generated|op_1~8_combout  = ((\Mult4|auto_generated|mac_out4~DATAOUT4  $ (\Mult4|auto_generated|mac_out2~DATAOUT22  $ (!\Mult4|auto_generated|op_1~7 )))) # (GND)
// \Mult4|auto_generated|op_1~9  = CARRY((\Mult4|auto_generated|mac_out4~DATAOUT4  & ((\Mult4|auto_generated|mac_out2~DATAOUT22 ) # (!\Mult4|auto_generated|op_1~7 ))) # (!\Mult4|auto_generated|mac_out4~DATAOUT4  & (\Mult4|auto_generated|mac_out2~DATAOUT22  & 
// !\Mult4|auto_generated|op_1~7 )))

	.dataa(\Mult4|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\Mult4|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~7 ),
	.combout(\Mult4|auto_generated|op_1~8_combout ),
	.cout(\Mult4|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult4|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~10 (
// Equation(s):
// \Mult6|auto_generated|op_1~10_combout  = (\Mult6|auto_generated|mac_out2~DATAOUT23  & ((\Mult6|auto_generated|mac_out4~DATAOUT5  & (\Mult6|auto_generated|op_1~9  & VCC)) # (!\Mult6|auto_generated|mac_out4~DATAOUT5  & (!\Mult6|auto_generated|op_1~9 )))) # 
// (!\Mult6|auto_generated|mac_out2~DATAOUT23  & ((\Mult6|auto_generated|mac_out4~DATAOUT5  & (!\Mult6|auto_generated|op_1~9 )) # (!\Mult6|auto_generated|mac_out4~DATAOUT5  & ((\Mult6|auto_generated|op_1~9 ) # (GND)))))
// \Mult6|auto_generated|op_1~11  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT23  & (!\Mult6|auto_generated|mac_out4~DATAOUT5  & !\Mult6|auto_generated|op_1~9 )) # (!\Mult6|auto_generated|mac_out2~DATAOUT23  & ((!\Mult6|auto_generated|op_1~9 ) # 
// (!\Mult6|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~9 ),
	.combout(\Mult6|auto_generated|op_1~10_combout ),
	.cout(\Mult6|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult6|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~14 (
// Equation(s):
// \Mult4|auto_generated|op_1~14_combout  = (\Mult4|auto_generated|mac_out2~DATAOUT25  & ((\Mult4|auto_generated|mac_out4~DATAOUT7  & (\Mult4|auto_generated|op_1~13  & VCC)) # (!\Mult4|auto_generated|mac_out4~DATAOUT7  & (!\Mult4|auto_generated|op_1~13 )))) 
// # (!\Mult4|auto_generated|mac_out2~DATAOUT25  & ((\Mult4|auto_generated|mac_out4~DATAOUT7  & (!\Mult4|auto_generated|op_1~13 )) # (!\Mult4|auto_generated|mac_out4~DATAOUT7  & ((\Mult4|auto_generated|op_1~13 ) # (GND)))))
// \Mult4|auto_generated|op_1~15  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT25  & (!\Mult4|auto_generated|mac_out4~DATAOUT7  & !\Mult4|auto_generated|op_1~13 )) # (!\Mult4|auto_generated|mac_out2~DATAOUT25  & ((!\Mult4|auto_generated|op_1~13 ) # 
// (!\Mult4|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~13 ),
	.combout(\Mult4|auto_generated|op_1~14_combout ),
	.cout(\Mult4|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult4|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~16 (
// Equation(s):
// \Mult4|auto_generated|op_1~16_combout  = ((\Mult4|auto_generated|mac_out4~DATAOUT8  $ (\Mult4|auto_generated|mac_out2~DATAOUT26  $ (!\Mult4|auto_generated|op_1~15 )))) # (GND)
// \Mult4|auto_generated|op_1~17  = CARRY((\Mult4|auto_generated|mac_out4~DATAOUT8  & ((\Mult4|auto_generated|mac_out2~DATAOUT26 ) # (!\Mult4|auto_generated|op_1~15 ))) # (!\Mult4|auto_generated|mac_out4~DATAOUT8  & (\Mult4|auto_generated|mac_out2~DATAOUT26  
// & !\Mult4|auto_generated|op_1~15 )))

	.dataa(\Mult4|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\Mult4|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~15 ),
	.combout(\Mult4|auto_generated|op_1~16_combout ),
	.cout(\Mult4|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult4|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~18 (
// Equation(s):
// \Mult4|auto_generated|op_1~18_combout  = (\Mult4|auto_generated|mac_out2~DATAOUT27  & ((\Mult4|auto_generated|mac_out4~DATAOUT9  & (\Mult4|auto_generated|op_1~17  & VCC)) # (!\Mult4|auto_generated|mac_out4~DATAOUT9  & (!\Mult4|auto_generated|op_1~17 )))) 
// # (!\Mult4|auto_generated|mac_out2~DATAOUT27  & ((\Mult4|auto_generated|mac_out4~DATAOUT9  & (!\Mult4|auto_generated|op_1~17 )) # (!\Mult4|auto_generated|mac_out4~DATAOUT9  & ((\Mult4|auto_generated|op_1~17 ) # (GND)))))
// \Mult4|auto_generated|op_1~19  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT27  & (!\Mult4|auto_generated|mac_out4~DATAOUT9  & !\Mult4|auto_generated|op_1~17 )) # (!\Mult4|auto_generated|mac_out2~DATAOUT27  & ((!\Mult4|auto_generated|op_1~17 ) # 
// (!\Mult4|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~17 ),
	.combout(\Mult4|auto_generated|op_1~18_combout ),
	.cout(\Mult4|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult4|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~20 (
// Equation(s):
// \Mult4|auto_generated|op_1~20_combout  = (\Mult4|auto_generated|mac_out4~DATAOUT10  & (\Mult4|auto_generated|op_1~19  $ (GND))) # (!\Mult4|auto_generated|mac_out4~DATAOUT10  & (!\Mult4|auto_generated|op_1~19  & VCC))
// \Mult4|auto_generated|op_1~21  = CARRY((\Mult4|auto_generated|mac_out4~DATAOUT10  & !\Mult4|auto_generated|op_1~19 ))

	.dataa(\Mult4|auto_generated|mac_out4~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~19 ),
	.combout(\Mult4|auto_generated|op_1~20_combout ),
	.cout(\Mult4|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \Mult4|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~22 (
// Equation(s):
// \Mult4|auto_generated|op_1~22_combout  = \Mult4|auto_generated|op_1~21  $ (\Mult4|auto_generated|mac_out4~DATAOUT11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult4|auto_generated|mac_out4~DATAOUT11 ),
	.cin(\Mult4|auto_generated|op_1~21 ),
	.combout(\Mult4|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \Mult4|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \read_en_2level_pipe[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(read_en_2level_pipe[2]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_2level_pipe[3]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_2level_pipe[3] .is_wysiwyg = "true";
defparam \read_en_2level_pipe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneiii_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (!cnt_duration[14] & (!cnt_duration[15] & (!cnt_duration[17] & !cnt_duration[16])))

	.dataa(cnt_duration[14]),
	.datab(cnt_duration[15]),
	.datac(cnt_duration[17]),
	.datad(cnt_duration[16]),
	.cin(gnd),
	.combout(\Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = 16'h0001;
defparam \Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneiii_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (!cnt_duration[11] & (!cnt_duration[12] & (!cnt_duration[10] & !cnt_duration[13])))

	.dataa(cnt_duration[11]),
	.datab(cnt_duration[12]),
	.datac(cnt_duration[10]),
	.datad(cnt_duration[13]),
	.cin(gnd),
	.combout(\Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = 16'h0001;
defparam \Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneiii_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = (!cnt_duration_3level[24] & (!cnt_duration_3level[25] & (!cnt_duration_3level[22] & !cnt_duration_3level[23])))

	.dataa(cnt_duration_3level[24]),
	.datab(cnt_duration_3level[25]),
	.datac(cnt_duration_3level[22]),
	.datad(cnt_duration_3level[23]),
	.cin(gnd),
	.combout(\Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = 16'h0001;
defparam \Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneiii_lcell_comb \Equal10~5 (
// Equation(s):
// \Equal10~5_combout  = (!cnt_duration_3level[11] & (!cnt_duration_3level[12] & (!cnt_duration_3level[10] & !cnt_duration_3level[13])))

	.dataa(cnt_duration_3level[11]),
	.datab(cnt_duration_3level[12]),
	.datac(cnt_duration_3level[10]),
	.datad(cnt_duration_3level[13]),
	.cin(gnd),
	.combout(\Equal10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~5 .lut_mask = 16'h0001;
defparam \Equal10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[54]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~55_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~55 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[54]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~57_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~59_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~59 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPGCON3~input_o )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\indata_GPGCON3~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~63_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~63 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~65_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPECON10~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\indata_GPECON10~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~65 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[61]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~67_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~67 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[61]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~68_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~68 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~69_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~69 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[58]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~71_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~71 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[58]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~73_combout  = (\indata_GPECON9~input_o  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\indata_GPECON9~input_o ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~73 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~74_combout  = (\indata_GPECON9~input_o  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\indata_GPECON9~input_o ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~74 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~75_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[56]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~82_combout  = (\indata_GPECON8~input_o  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPECON8~input_o ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~82 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[56]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[56]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~83_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \indata_GPECON8~input_o )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\indata_GPECON8~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~83 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[56]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[65]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[65]~84_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[65]~84 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[65]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~54 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~54_combout  = (\indata_GPCCON6~input_o  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPCCON6~input_o ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~54 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~57 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~57_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~57 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~58 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~58_combout  = (\indata_GPCCON0~input_o  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\indata_GPCCON0~input_o ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~58 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~60 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~60_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON8~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON8~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~60 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~63 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~63_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~63 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~65 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~65_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON4~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON4~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~65 .lut_mask = 16'h5500;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[62]~66 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[62]~66_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[62]~66 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[62]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[61]~67 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[61]~67_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[61]~67 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[61]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~68 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~68_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~68 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[59]~69 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[59]~69_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[59]~69 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[59]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[58]~71 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[58]~71_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[58]~71 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[58]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[48]~73 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[48]~73_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON3~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON3~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[48]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[48]~73 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[48]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[48]~74 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[48]~74_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON3~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON3~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[48]~74 .lut_mask = 16'h5500;
defparam \Div1|auto_generated|divider|divider|StageOut[48]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~75 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~75_combout  = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~75 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[69]~77 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[69]~77_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[69]~77 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[69]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[67]~79 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[67]~79_combout  = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[67]~79 .lut_mask = 16'h5050;
defparam \Div1|auto_generated|divider|divider|StageOut[67]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[56]~82 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[56]~82_combout  = (\indata_GPJCON2~input_o  & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\indata_GPJCON2~input_o ),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[56]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[56]~82 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[56]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[56]~83 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[56]~83_combout  = (\indata_GPJCON2~input_o  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\indata_GPJCON2~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[56]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[56]~83 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[56]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[65]~84 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[65]~84_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[65]~84 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[65]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \read_en_2level_pipe[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(read_en_2level_pipe[1]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_2level_pipe[2]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_2level_pipe[2] .is_wysiwyg = "true";
defparam \read_en_2level_pipe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneiii_lcell_comb \cnt_duration~1 (
// Equation(s):
// \cnt_duration~1_combout  = (read_en_2level_pipe[3]) # ((\Add2~0_combout  & ((\Equal6~9_combout ))) # (!\Add2~0_combout  & ((cnt_duration[0]) # (!\Equal6~9_combout ))))

	.dataa(read_en_2level_pipe[3]),
	.datab(\Add2~0_combout ),
	.datac(cnt_duration[0]),
	.datad(\Equal6~9_combout ),
	.cin(gnd),
	.combout(\cnt_duration~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration~1 .lut_mask = 16'hFEBB;
defparam \cnt_duration~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneiii_lcell_comb \cnt_duration[29]~3 (
// Equation(s):
// \cnt_duration[29]~3_combout  = (!cnt_duration[0] & (\Equal6~9_combout  & !read_en_2level_pipe[3]))

	.dataa(cnt_duration[0]),
	.datab(\Equal6~9_combout ),
	.datac(read_en_2level_pipe[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_duration[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration[29]~3 .lut_mask = 16'h0404;
defparam \cnt_duration[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneiii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~16_combout ))) # (!\always2~0_combout  & (\Add2~52_combout ))

	.dataa(gnd),
	.datab(\always2~0_combout ),
	.datac(\Add2~52_combout ),
	.datad(\Mult0|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hFC30;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneiii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [17]))) # (!\always2~0_combout  & (\Add2~34_combout ))

	.dataa(\Add2~34_combout ),
	.datab(gnd),
	.datac(\always2~0_combout ),
	.datad(\Mult0|auto_generated|w195w [17]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFA0A;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneiii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [15]))) # (!\always2~0_combout  & (\Add2~30_combout ))

	.dataa(\Add2~30_combout ),
	.datab(gnd),
	.datac(\always2~0_combout ),
	.datad(\Mult0|auto_generated|w195w [15]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hFA0A;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneiii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [11]))) # (!\always2~0_combout  & (\Add2~22_combout ))

	.dataa(\always2~0_combout ),
	.datab(\Add2~22_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w195w [11]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hEE44;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneiii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [10]))) # (!\always2~0_combout  & (\Add2~20_combout ))

	.dataa(\always2~0_combout ),
	.datab(\Add2~20_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w195w [10]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hEE44;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneiii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [7]))) # (!\always2~0_combout  & (\Add2~14_combout ))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Add2~14_combout ),
	.datad(\Mult0|auto_generated|w195w [7]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hFA50;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneiii_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|op_1~10_combout )) # (!\always2~1_combout  & ((\Add5~46_combout )))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Mult1|auto_generated|op_1~10_combout ),
	.datad(\Add5~46_combout ),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'hF5A0;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneiii_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|op_1~8_combout )) # (!\always2~1_combout  & ((\Add5~44_combout )))

	.dataa(\always2~1_combout ),
	.datab(\Mult1|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(\Add5~44_combout ),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'hDD88;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneiii_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~6_combout ))) # (!\always2~1_combout  & (\Add5~42_combout ))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Add5~42_combout ),
	.datad(\Mult1|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'hFA50;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneiii_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [16])) # (!\always2~1_combout  & ((\Add5~32_combout )))

	.dataa(\Mult1|auto_generated|w195w [16]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~32_combout ),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'hAFA0;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneiii_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [13])) # (!\always2~1_combout  & ((\Add5~26_combout )))

	.dataa(\Mult1|auto_generated|w195w [13]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~26_combout ),
	.cin(gnd),
	.combout(\Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~0 .lut_mask = 16'hAFA0;
defparam \Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneiii_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [12])) # (!\always2~1_combout  & ((\Add5~24_combout )))

	.dataa(\Mult1|auto_generated|w195w [12]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~24_combout ),
	.cin(gnd),
	.combout(\Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~0 .lut_mask = 16'hAFA0;
defparam \Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneiii_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [11])) # (!\always2~1_combout  & ((\Add5~22_combout )))

	.dataa(\Mult1|auto_generated|w195w [11]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~22_combout ),
	.cin(gnd),
	.combout(\Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~0 .lut_mask = 16'hAFA0;
defparam \Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneiii_lcell_comb \Mux67~0 (
// Equation(s):
// \Mux67~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|w195w [4]))) # (!\always2~1_combout  & (\Add5~8_combout ))

	.dataa(gnd),
	.datab(\always2~1_combout ),
	.datac(\Add5~8_combout ),
	.datad(\Mult1|auto_generated|w195w [4]),
	.cin(gnd),
	.combout(\Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux67~0 .lut_mask = 16'hFC30;
defparam \Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\Add9~16_combout  & (address_read_info_2_level[8] & (address_read_info_2_level[9] $ (!\Add9~18_combout )))) # (!\Add9~16_combout  & (!address_read_info_2_level[8] & (address_read_info_2_level[9] $ (!\Add9~18_combout ))))

	.dataa(\Add9~16_combout ),
	.datab(address_read_info_2_level[9]),
	.datac(\Add9~18_combout ),
	.datad(address_read_info_2_level[8]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h8241;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiii_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (address_read_info_2_level[4] & (\Add9~8_combout  & (address_read_info_2_level[5] $ (!\Add9~10_combout )))) # (!address_read_info_2_level[4] & (!\Add9~8_combout  & (address_read_info_2_level[5] $ (!\Add9~10_combout ))))

	.dataa(address_read_info_2_level[4]),
	.datab(\Add9~8_combout ),
	.datac(address_read_info_2_level[5]),
	.datad(\Add9~10_combout ),
	.cin(gnd),
	.combout(\Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = 16'h9009;
defparam \Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \read_en_2level_pipe[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_2level_pipe[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_2level_pipe[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_2level_pipe[1] .is_wysiwyg = "true";
defparam \read_en_2level_pipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneiii_lcell_comb \data_ram_voltagevalue[0]~0 (
// Equation(s):
// \data_ram_voltagevalue[0]~0_combout  = (!state_pipe[4] & (((\indata_GPCCON0~input_o  & \Mux40~1_combout )) # (!\address_write_info_2level[1]~34_combout )))

	.dataa(\indata_GPCCON0~input_o ),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(\Mux40~1_combout ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\data_ram_voltagevalue[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue[0]~0 .lut_mask = 16'h00B3;
defparam \data_ram_voltagevalue[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneiii_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (address_write_info_3level[6]) # ((address_write_info_3level[7]) # ((address_write_info_3level[4]) # (address_write_info_3level[5])))

	.dataa(address_write_info_3level[6]),
	.datab(address_write_info_3level[7]),
	.datac(address_write_info_3level[4]),
	.datad(address_write_info_3level[5]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneiii_lcell_comb \Equal9~4 (
// Equation(s):
// \Equal9~4_combout  = (address_read_info_3_level[7] & (\Add12~14_combout  & (\Add12~12_combout  $ (!address_read_info_3_level[6])))) # (!address_read_info_3_level[7] & (!\Add12~14_combout  & (\Add12~12_combout  $ (!address_read_info_3_level[6]))))

	.dataa(address_read_info_3_level[7]),
	.datab(\Add12~12_combout ),
	.datac(\Add12~14_combout ),
	.datad(address_read_info_3_level[6]),
	.cin(gnd),
	.combout(\Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~4 .lut_mask = 16'h8421;
defparam \Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \read_en_2level_pipe[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_2level_pipe[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_2level_pipe[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_2level_pipe[0] .is_wysiwyg = "true";
defparam \read_en_2level_pipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[70]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[70]~85_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|StageOut[61]~89_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[70]~85 .lut_mask = 16'hA2A0;
defparam \Div0|auto_generated|divider|divider|StageOut[70]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~86_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|StageOut[60]~90_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~86 .lut_mask = 16'h8A88;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~87_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~87 .lut_mask = 16'hD0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[70]~85 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[70]~85_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|StageOut[61]~89_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[70]~85 .lut_mask = 16'hA0E0;
defparam \Div1|auto_generated|divider|divider|StageOut[70]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[68]~87 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[68]~87_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[68]~87 .lut_mask = 16'hA0E0;
defparam \Div1|auto_generated|divider|divider|StageOut[68]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[62]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~88_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\indata_GPGCON8~input_o )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )))))

	.dataa(\indata_GPGCON8~input_o ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~88 .lut_mask = 16'h88C0;
defparam \Div0|auto_generated|divider|divider|StageOut[62]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~92_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\indata_GPECON10~input_o )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\indata_GPECON10~input_o ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~92 .lut_mask = 16'hD080;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~93_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\indata_GPECON9~input_o )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\indata_GPECON9~input_o ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~93 .lut_mask = 16'hD080;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[66]~93 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[66]~93_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\indata_GPJCON3~input_o ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datab(\indata_GPJCON3~input_o ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[66]~93 .lut_mask = 16'hC0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[66]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y15_N0
cycloneiii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X15_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hC3C3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y21_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y18_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y22_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y19_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y22_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y20_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y20_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneiii_ram_block \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ,\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pvs3:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 4096;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 26;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h5400;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFA00;
defparam \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|tdo~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .lut_mask = 16'hD080;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~2 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datac(\auto_hub|irf_reg[1][5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .lut_mask = 16'hD888;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~3 (
	.dataa(\auto_hub|irf_reg[1][3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~2_combout ),
	.datac(\auto_hub|irf_reg[1][7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .lut_mask = 16'h5404;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|tdo~4 (
	.dataa(\auto_hub|irf_reg[1][3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .lut_mask = 16'hFFEC;
defparam \auto_signaltap_0|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|run (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h00E0;
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_load_on~1 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hE444;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .lut_mask = 16'h3000;
defparam \auto_signaltap_0|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h0040;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_hub|irf_reg[1][7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'hD000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .lut_mask = 16'h0F14;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 16'h4540;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|node_ena[1]~reg0_q ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h93C3;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'h4800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0005;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h7520;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h2323;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h70F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF0FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h020A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hC3D2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h0F45;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'h4540;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .lut_mask = 16'hFFFD;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h0220;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h6AAA;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h1200;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|run (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .lut_mask = 16'h88F0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = 16'h0C0E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h5054;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hB0B2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1 .lut_mask = 16'h8999;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hA0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_hub|irf_reg[1][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h3200;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'hCCD0;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'h0E02;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_circletime_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_circletime_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\voltage_level_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_accuracy_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_accuracy_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(state_pipe[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h5100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h080C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h080C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h2022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.datab(gnd),
	.datac(\auto_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0500;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datab(\auto_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hF7FF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h1000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h4540;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [6]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h44CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [7]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h44CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [9]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h44CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|status_register|_~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [16]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h44CC;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~17 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~17 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N11
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N29
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h1000;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h0888;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .lut_mask = 16'hFF0F;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|reset_all~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFBF;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_hub|irf_reg[1][4]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'h7F77;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_accuracy_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_accuracy_reg[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hEE44;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_accuracy_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_circletime_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_circletime_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(indata_time_unit_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\negedge_clkin~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(state_pipe[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9 .lut_mask = 16'h7788;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 .lut_mask = 16'h7877;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .lut_mask = 16'h7000;
defparam \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|status_register|_~18 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|status_register|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|status_register|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~18 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|status_register|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hF1CD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [59]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [60]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [62]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [63]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .lut_mask = 16'hF1CD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [65]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [68]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [70]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [71]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [73]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [74]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hF1CD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [76]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [77]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hF5A3;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hF3C5;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hF1CD;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.datab(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hF1AB;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneiii_lcell_comb \auto_signaltap_0|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N21
dffeas \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N19
dffeas \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N23
dffeas \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N25
dffeas \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N18
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~5_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[0]~6 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|hub_info_reg|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N20
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[0]~6 ),
	.combout(\auto_hub|hub_info_reg|word_counter[1]~7_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[1]~8 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1]~7 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y14_N27
dffeas \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N22
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~11 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[1]~8 ),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~11_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[2]~12 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \auto_hub|hub_info_reg|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N24
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[2]~12 ),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[3]~14 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N26
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|hub_info_reg|word_counter[3]~14 ),
	.combout(\auto_hub|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \auto_hub|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \auto_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \auto_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \auto_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N19
dffeas \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N9
dffeas \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneiii_lcell_comb \auto_hub|tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~0 .lut_mask = 16'hFFFC;
defparam \auto_hub|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneiii_lcell_comb \auto_hub|tdo~1 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|tdo~0_combout ),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~1 .lut_mask = 16'h0202;
defparam \auto_hub|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneiii_lcell_comb \auto_hub|tdo~3 (
	.dataa(\auto_hub|irsr_reg [8]),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~3 .lut_mask = 16'hCAC0;
defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneiii_lcell_comb \auto_hub|irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~4 .lut_mask = 16'hCFC0;
defparam \auto_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneiii_lcell_comb \auto_hub|irf_reg~7 (
	.dataa(\auto_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~7 .lut_mask = 16'hAFA0;
defparam \auto_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \auto_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneiii_lcell_comb \auto_hub|irf_reg~8 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~8 .lut_mask = 16'hAFA0;
defparam \auto_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \auto_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \auto_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneiii_lcell_comb \auto_hub|irf_reg~9 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~9 .lut_mask = 16'hAFA0;
defparam \auto_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \auto_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \auto_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneiii_lcell_comb \auto_hub|irf_reg~10 (
	.dataa(\auto_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneiii_lcell_comb \auto_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~0 .lut_mask = 16'hE4CC;
defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneiii_lcell_comb \auto_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|node_ena~0_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~1 .lut_mask = 16'h040C;
defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneiii_lcell_comb \auto_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneiii_lcell_comb \auto_hub|node_ena~2 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~2 .lut_mask = 16'hCCA8;
defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneiii_lcell_comb \auto_hub|node_ena~3 (
	.dataa(\auto_hub|node_ena~2_combout ),
	.datab(\auto_hub|node_ena~1_combout ),
	.datac(\auto_hub|node_ena[1]~reg0_q ),
	.datad(\auto_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N2
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h1500;
defparam \auto_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N28
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h8000;
defparam \auto_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N15
dffeas \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneiii_lcell_comb \auto_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N8
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hFF40;
defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneiii_lcell_comb \auto_hub|Equal6~0 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal6~0 .lut_mask = 16'h0C00;
defparam \auto_hub|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|irf_proc~0_combout ),
	.datad(\auto_hub|Equal6~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0080;
defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~3 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~3 .lut_mask = 16'hFC30;
defparam \auto_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~7 .lut_mask = 16'hFC0C;
defparam \auto_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|irsr_reg[3]~7_combout ),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~8 .lut_mask = 16'hF8FA;
defparam \auto_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneiii_lcell_comb \auto_hub|irsr_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|irsr_reg [4]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~6 .lut_mask = 16'hEE22;
defparam \auto_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneiii_lcell_comb \auto_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][5]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~11 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|irsr_reg [5]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_reg[1][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~7 .lut_mask = 16'hE2E2;
defparam \auto_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneiii_lcell_comb \auto_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|irf_reg[1][6]~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~8 .lut_mask = 16'hBB88;
defparam \auto_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneiii_lcell_comb \auto_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~13 .lut_mask = 16'hFC0C;
defparam \auto_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_reg[1][7]~q ),
	.datad(\auto_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~9 .lut_mask = 16'hF3C0;
defparam \auto_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneiii_lcell_comb \auto_hub|Equal0~2 (
	.dataa(\auto_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~2 .lut_mask = 16'h0400;
defparam \auto_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0030;
defparam \auto_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~9 (
	.dataa(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~9 .lut_mask = 16'hAABA;
defparam \auto_hub|hub_info_reg|word_counter[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneiii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~10 (
	.dataa(\auto_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~10 .lut_mask = 16'hF0F8;
defparam \auto_hub|hub_info_reg|word_counter[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N17
dffeas \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N10
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h2A00;
defparam \auto_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N4
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hDD45;
defparam \auto_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N14
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hEAEA;
defparam \auto_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N7
dffeas \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N16
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h00EA;
defparam \auto_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N0
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h440F;
defparam \auto_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N12
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0004;
defparam \auto_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N6
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'hAAEA;
defparam \auto_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneiii_lcell_comb \auto_hub|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAF8;
defparam \auto_hub|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N1
cycloneiii_io_ibuf \indata_GPECON8~input (
	.i(indata_GPECON8),
	.ibar(gnd),
	.o(\indata_GPECON8~input_o ));
// synopsys translate_off
defparam \indata_GPECON8~input .bus_hold = "false";
defparam \indata_GPECON8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N22
cycloneiii_io_ibuf \indata_GPJCON2~input (
	.i(indata_GPJCON2),
	.ibar(gnd),
	.o(\indata_GPJCON2~input_o ));
// synopsys translate_off
defparam \indata_GPJCON2~input .bus_hold = "false";
defparam \indata_GPJCON2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneiii_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneiii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiii_clkctrl \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_accuracy_reg[2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_circletime_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_circletime_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_circletime_reg[2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_circletime_reg[2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_time_unit_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_time_unit_reg[0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(indata_time_unit_reg[1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\negedge_clkin~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\voltage_level_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneiii_lcell_comb \read_en_2level_pipe[0]~feeder (
// Equation(s):
// \read_en_2level_pipe[0]~feeder_combout  = \read_en_2level~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\read_en_2level~q ),
	.cin(gnd),
	.combout(\read_en_2level_pipe[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_2level_pipe[0]~feeder .lut_mask = 16'hFF00;
defparam \read_en_2level_pipe[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneiii_lcell_comb \read_en_2level_pipe[1]~feeder (
// Equation(s):
// \read_en_2level_pipe[1]~feeder_combout  = read_en_2level_pipe[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(read_en_2level_pipe[0]),
	.cin(gnd),
	.combout(\read_en_2level_pipe[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_2level_pipe[1]~feeder .lut_mask = 16'hFF00;
defparam \read_en_2level_pipe[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [75]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [72]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [69]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [67]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [66]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [64]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [61]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [58]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [57]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneiii_lcell_comb \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneiii_io_obuf \voltage_out~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(voltage_out),
	.obar());
// synopsys translate_off
defparam \voltage_out~output .bus_hold = "false";
defparam \voltage_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneiii_io_obuf \voltage_out_part1~output (
	.i(\Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(voltage_out_part1),
	.obar());
// synopsys translate_off
defparam \voltage_out_part1~output .bus_hold = "false";
defparam \voltage_out_part1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneiii_io_obuf \voltage_out_part2~output (
	.i(\Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(voltage_out_part2),
	.obar());
// synopsys translate_off
defparam \voltage_out_part2~output .bus_hold = "false";
defparam \voltage_out_part2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N15
cycloneiii_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N8
cycloneiii_io_ibuf \indata_GPCCON7~input (
	.i(indata_GPCCON7),
	.ibar(gnd),
	.o(\indata_GPCCON7~input_o ));
// synopsys translate_off
defparam \indata_GPCCON7~input .bus_hold = "false";
defparam \indata_GPCCON7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N15
cycloneiii_io_ibuf \para_en~input (
	.i(para_en),
	.ibar(gnd),
	.o(\para_en~input_o ));
// synopsys translate_off
defparam \para_en~input .bus_hold = "false";
defparam \para_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N2
cycloneiii_lcell_comb \state_pipe[0]~feeder (
// Equation(s):
// \state_pipe[0]~feeder_combout  = \para_en~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\para_en~input_o ),
	.cin(gnd),
	.combout(\state_pipe[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_pipe[0]~feeder .lut_mask = 16'hFF00;
defparam \state_pipe[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \nreset~input (
	.i(nreset),
	.ibar(gnd),
	.o(\nreset~input_o ));
// synopsys translate_off
defparam \nreset~input .bus_hold = "false";
defparam \nreset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneiii_clkctrl \nreset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nreset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nreset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nreset~inputclkctrl .clock_type = "global clock";
defparam \nreset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X36_Y10_N3
dffeas \state_pipe[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state_pipe[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[0] .is_wysiwyg = "true";
defparam \state_pipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneiii_lcell_comb \state_pipe[2]~feeder (
// Equation(s):
// \state_pipe[2]~feeder_combout  = state_pipe[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state_pipe[0]),
	.cin(gnd),
	.combout(\state_pipe[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_pipe[2]~feeder .lut_mask = 16'hFF00;
defparam \state_pipe[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N9
dffeas \state_pipe[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state_pipe[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[2] .is_wysiwyg = "true";
defparam \state_pipe[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \state_pipe[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(state_pipe[2]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[4] .is_wysiwyg = "true";
defparam \state_pipe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiii_lcell_comb \Mux144~0 (
// Equation(s):
// \Mux144~0_combout  = (\indata_GPCCON7~input_o  & state_pipe[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPCCON7~input_o ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\Mux144~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux144~0 .lut_mask = 16'hF000;
defparam \Mux144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N15
cycloneiii_io_ibuf \indata_GPHCON5_clk~input (
	.i(indata_GPHCON5_clk),
	.ibar(gnd),
	.o(\indata_GPHCON5_clk~input_o ));
// synopsys translate_off
defparam \indata_GPHCON5_clk~input .bus_hold = "false";
defparam \indata_GPHCON5_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas inclk_reg1(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\indata_GPHCON5_clk~input_o ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inclk_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam inclk_reg1.is_wysiwyg = "true";
defparam inclk_reg1.power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas inclk_reg2(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inclk_reg1~q ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inclk_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam inclk_reg2.is_wysiwyg = "true";
defparam inclk_reg2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneiii_lcell_comb \indata_circletime_reg[9]~0 (
// Equation(s):
// \indata_circletime_reg[9]~0_combout  = (!state_pipe[5] & ((\inclk_reg1~q  & ((!state_pipe[4]))) # (!\inclk_reg1~q  & (\inclk_reg2~q  & state_pipe[4]))))

	.dataa(state_pipe[5]),
	.datab(\inclk_reg1~q ),
	.datac(\inclk_reg2~q ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\indata_circletime_reg[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \indata_circletime_reg[9]~0 .lut_mask = 16'h1044;
defparam \indata_circletime_reg[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas voltage_level_reg(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux144~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\voltage_level_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam voltage_level_reg.is_wysiwyg = "true";
defparam voltage_level_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneiii_lcell_comb \cnt_duration[0]~0 (
// Equation(s):
// \cnt_duration[0]~0_combout  = (\voltage_level_reg~q  & ((cnt_duration[0]))) # (!\voltage_level_reg~q  & (!\cnt_duration~1_combout ))

	.dataa(\cnt_duration~1_combout ),
	.datab(\voltage_level_reg~q ),
	.datac(cnt_duration[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_duration[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration[0]~0 .lut_mask = 16'hD1D1;
defparam \cnt_duration[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneiii_lcell_comb \cnt_duration~2 (
// Equation(s):
// \cnt_duration~2_combout  = (!\inclk_reg1~q  & cnt_duration[0])

	.dataa(\inclk_reg1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_duration[0]),
	.cin(gnd),
	.combout(\cnt_duration~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration~2 .lut_mask = 16'h5500;
defparam \cnt_duration~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneiii_io_ibuf \info_en~input (
	.i(info_en),
	.ibar(gnd),
	.o(\info_en~input_o ));
// synopsys translate_off
defparam \info_en~input .bus_hold = "false";
defparam \info_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneiii_lcell_comb \state_pipe[1]~feeder (
// Equation(s):
// \state_pipe[1]~feeder_combout  = \info_en~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\info_en~input_o ),
	.cin(gnd),
	.combout(\state_pipe[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_pipe[1]~feeder .lut_mask = 16'hFF00;
defparam \state_pipe[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \state_pipe[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state_pipe[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[1] .is_wysiwyg = "true";
defparam \state_pipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneiii_lcell_comb \state_pipe[3]~feeder (
// Equation(s):
// \state_pipe[3]~feeder_combout  = state_pipe[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state_pipe[1]),
	.cin(gnd),
	.combout(\state_pipe[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_pipe[3]~feeder .lut_mask = 16'hFF00;
defparam \state_pipe[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \state_pipe[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state_pipe[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[3] .is_wysiwyg = "true";
defparam \state_pipe[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \state_pipe[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(state_pipe[3]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state_pipe[5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_pipe[5] .is_wysiwyg = "true";
defparam \state_pipe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneiii_lcell_comb \voltage_out_reg_part1[1]~1 (
// Equation(s):
// \voltage_out_reg_part1[1]~1_combout  = state_pipe[4] $ (!state_pipe[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[4]),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\voltage_out_reg_part1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \voltage_out_reg_part1[1]~1 .lut_mask = 16'hF00F;
defparam \voltage_out_reg_part1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \cnt_duration[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_duration[0]~0_combout ),
	.asdata(\cnt_duration~2_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state_pipe[5]),
	.ena(\voltage_out_reg_part1[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[0] .is_wysiwyg = "true";
defparam \cnt_duration[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneiii_io_ibuf \indata_GPGCON11~input (
	.i(indata_GPGCON11),
	.ibar(gnd),
	.o(\indata_GPGCON11~input_o ));
// synopsys translate_off
defparam \indata_GPGCON11~input .bus_hold = "false";
defparam \indata_GPGCON11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneiii_io_ibuf \indata_GPGCON8~input (
	.i(indata_GPGCON8),
	.ibar(gnd),
	.o(\indata_GPGCON8~input_o ));
// synopsys translate_off
defparam \indata_GPGCON8~input .bus_hold = "false";
defparam \indata_GPGCON8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N8
cycloneiii_io_ibuf \indata_GPGCON3~input (
	.i(indata_GPGCON3),
	.ibar(gnd),
	.o(\indata_GPGCON3~input_o ));
// synopsys translate_off
defparam \indata_GPGCON3~input .bus_hold = "false";
defparam \indata_GPGCON3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\indata_GPGCON3~input_o  & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\indata_GPGCON3~input_o  & 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\indata_GPGCON3~input_o  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\indata_GPGCON3~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\indata_GPGCON6~input_o  & ((GND) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\indata_GPGCON6~input_o  & 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\indata_GPGCON6~input_o ) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\indata_GPGCON6~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[54]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~54_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPGCON11~input_o )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\indata_GPGCON11~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~54 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[54]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~56_combout  = (\indata_GPGCON8~input_o  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPGCON8~input_o ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~56 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N22
cycloneiii_io_ibuf \indata_GPGCON6~input (
	.i(indata_GPGCON6),
	.ibar(gnd),
	.o(\indata_GPGCON6~input_o ));
// synopsys translate_off
defparam \indata_GPGCON6~input .bus_hold = "false";
defparam \indata_GPGCON6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~58_combout  = (\indata_GPGCON6~input_o  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\indata_GPGCON6~input_o ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~58 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~61_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~61 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N8
cycloneiii_io_ibuf \indata_GPGCON1~input (
	.i(indata_GPGCON1),
	.ibar(gnd),
	.o(\indata_GPGCON1~input_o ));
// synopsys translate_off
defparam \indata_GPGCON1~input .bus_hold = "false";
defparam \indata_GPGCON1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPGCON1~input_o )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\indata_GPGCON1~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~62 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneiii_io_ibuf \indata_GPECON10~input (
	.i(indata_GPECON10),
	.ibar(gnd),
	.o(\indata_GPECON10~input_o ));
// synopsys translate_off
defparam \indata_GPECON10~input .bus_hold = "false";
defparam \indata_GPECON10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPECON10~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\indata_GPECON10~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~64 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~56_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[53]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~55_combout  & (!\Div0|auto_generated|divider|divider|StageOut[54]~54_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[62]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[62]~66_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[62]~66 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[62]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[61]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[61]~89_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\indata_GPGCON6~input_o )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )))))

	.dataa(\indata_GPGCON6~input_o ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[61]~89 .lut_mask = 16'h88C0;
defparam \Div0|auto_generated|divider|divider|StageOut[61]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~90_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPGCON3~input_o ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\indata_GPGCON3~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~90 .lut_mask = 16'hA820;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~91_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPGCON1~input_o ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\indata_GPGCON1~input_o ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~91 .lut_mask = 16'hE020;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[58]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~70_combout  = (\indata_GPECON10~input_o  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\indata_GPECON10~input_o ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~70 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[58]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N8
cycloneiii_io_ibuf \indata_GPECON9~input (
	.i(indata_GPECON9),
	.ibar(gnd),
	.o(\indata_GPECON9~input_o ));
// synopsys translate_off
defparam \indata_GPECON9~input .bus_hold = "false";
defparam \indata_GPECON9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~72_combout  = (\indata_GPECON9~input_o  & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\indata_GPECON9~input_o ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~72 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~72_combout )))
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\Div0|auto_generated|divider|divider|StageOut[57]~72_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\Div0|auto_generated|divider|divider|StageOut[58]~71_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[58]~70_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\Div0|auto_generated|divider|divider|StageOut[58]~71_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[58]~70_combout )))
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~71_combout  & (!\Div0|auto_generated|divider|divider|StageOut[58]~70_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[58]~71_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// ((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # (GND))))
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\Div0|auto_generated|divider|divider|StageOut[59]~69_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\Div0|auto_generated|divider|divider|StageOut[60]~68_combout  & (((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[60]~68_combout  & ((\Div0|auto_generated|divider|divider|StageOut[60]~90_combout  & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[60]~90_combout  & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[60]~68_combout  & !\Div0|auto_generated|divider|divider|StageOut[60]~90_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[60]~68_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & (((\Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[61]~89_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((((\Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[61]~89_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((\Div0|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[61]~89_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[62]~88_combout  & (!\Div0|auto_generated|divider|divider|StageOut[62]~66_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[70]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[70]~76_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[70]~76 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[70]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~77_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~77 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~78_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~78 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~79_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~79 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~80_combout  = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~80 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[65]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[65]~81_combout  = (\indata_GPECON8~input_o  & \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\indata_GPECON8~input_o ),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[65]~81 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[65]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[65]~84_combout ) # (\Div0|auto_generated|divider|divider|StageOut[65]~81_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[66]~93_combout  & (!\Div0|auto_generated|divider|divider|StageOut[66]~80_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[67]~92_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[67]~79_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[68]~87_combout  & !\Div0|auto_generated|divider|divider|StageOut[68]~78_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  & ((\Div0|auto_generated|divider|divider|StageOut[69]~86_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[69]~77_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[70]~85_combout  & (!\Div0|auto_generated|divider|divider|StageOut[70]~76_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout  = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \indata_accuracy_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_accuracy_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_accuracy_reg[0] .is_wysiwyg = "true";
defparam \indata_accuracy_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout  = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \indata_accuracy_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_accuracy_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_accuracy_reg[1] .is_wysiwyg = "true";
defparam \indata_accuracy_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout  = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \indata_accuracy_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_accuracy_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_accuracy_reg[2] .is_wysiwyg = "true";
defparam \indata_accuracy_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneiii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout  = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell .lut_mask = 16'h00FF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \indata_accuracy_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_accuracy_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_accuracy_reg[3] .is_wysiwyg = "true";
defparam \indata_accuracy_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneiii_lcell_comb \Mult5|mult_core|romout[0][10]~0 (
// Equation(s):
// \Mult5|mult_core|romout[0][10]~0_combout  = indata_accuracy_reg[3] $ (indata_accuracy_reg[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult5|mult_core|romout[0][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult5|mult_core|romout[0][10]~0 .lut_mask = 16'h0FF0;
defparam \Mult5|mult_core|romout[0][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneiii_lcell_comb \Mult5|mult_core|romout[0][11] (
// Equation(s):
// \Mult5|mult_core|romout[0][11]~combout  = indata_accuracy_reg[1] $ (((indata_accuracy_reg[3] & indata_accuracy_reg[0])))

	.dataa(gnd),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult5|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult5|mult_core|romout[0][11] .lut_mask = 16'h3CCC;
defparam \Mult5|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneiii_lcell_comb \Mult5|mult_core|romout[0][12]~1 (
// Equation(s):
// \Mult5|mult_core|romout[0][12]~1_combout  = indata_accuracy_reg[2] $ (((indata_accuracy_reg[1] & (indata_accuracy_reg[3] & indata_accuracy_reg[0]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult5|mult_core|romout[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult5|mult_core|romout[0][12]~1 .lut_mask = 16'h6AAA;
defparam \Mult5|mult_core|romout[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneiii_lcell_comb \Mult5|mult_core|romout[0][13]~2 (
// Equation(s):
// \Mult5|mult_core|romout[0][13]~2_combout  = (indata_accuracy_reg[3] & (((!indata_accuracy_reg[0]) # (!indata_accuracy_reg[1])) # (!indata_accuracy_reg[2])))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult5|mult_core|romout[0][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult5|mult_core|romout[0][13]~2 .lut_mask = 16'h70F0;
defparam \Mult5|mult_core|romout[0][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneiii_lcell_comb \Mult3|mult_core|_~0 (
// Equation(s):
// \Mult3|mult_core|_~0_combout  = (indata_accuracy_reg[2] & (indata_accuracy_reg[1] & (indata_accuracy_reg[3] & indata_accuracy_reg[0])))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|_~0 .lut_mask = 16'h8000;
defparam \Mult3|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][6]~4 (
// Equation(s):
// \Mult3|mult_core|romout[0][6]~4_combout  = indata_accuracy_reg[2] $ (indata_accuracy_reg[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(indata_accuracy_reg[2]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][6]~4 .lut_mask = 16'h0FF0;
defparam \Mult3|mult_core|romout[0][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N22
cycloneiii_io_ibuf \indata_GPCCON0~input (
	.i(indata_GPCCON0),
	.ibar(gnd),
	.o(\indata_GPCCON0~input_o ));
// synopsys translate_off
defparam \indata_GPCCON0~input .bus_hold = "false";
defparam \indata_GPCCON0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N8
cycloneiii_io_ibuf \indata_GPCCON6~input (
	.i(indata_GPCCON6),
	.ibar(gnd),
	.o(\indata_GPCCON6~input_o ));
// synopsys translate_off
defparam \indata_GPCCON6~input .bus_hold = "false";
defparam \indata_GPCCON6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N15
cycloneiii_io_ibuf \indata_GPJCON8~input (
	.i(indata_GPJCON8),
	.ibar(gnd),
	.o(\indata_GPJCON8~input_o ));
// synopsys translate_off
defparam \indata_GPJCON8~input .bus_hold = "false";
defparam \indata_GPJCON8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \indata_GPJCON7~input_o  $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\indata_GPJCON7~input_o )

	.dataa(\indata_GPJCON7~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\indata_GPJCON8~input_o  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\indata_GPJCON8~input_o  & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\indata_GPJCON8~input_o  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\indata_GPJCON8~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\indata_GPCCON6~input_o  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\indata_GPCCON6~input_o  & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\indata_GPCCON6~input_o  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\indata_GPCCON6~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~55 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~55_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~55 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N1
cycloneiii_io_ibuf \indata_GPCCON5~input (
	.i(indata_GPCCON5),
	.ibar(gnd),
	.o(\indata_GPCCON5~input_o ));
// synopsys translate_off
defparam \indata_GPCCON5~input .bus_hold = "false";
defparam \indata_GPCCON5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~56 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~56_combout  = (\indata_GPCCON5~input_o  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPCCON5~input_o ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~56 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~59 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~59_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~59 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~61 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~61_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~61 .lut_mask = 16'h5500;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N15
cycloneiii_io_ibuf \indata_GPJCON7~input (
	.i(indata_GPJCON7),
	.ibar(gnd),
	.o(\indata_GPJCON7~input_o ));
// synopsys translate_off
defparam \indata_GPJCON7~input .bus_hold = "false";
defparam \indata_GPJCON7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~62 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~62_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON7~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(\indata_GPJCON7~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~62 .lut_mask = 16'hA0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneiii_io_ibuf \indata_GPJCON4~input (
	.i(indata_GPJCON4),
	.ibar(gnd),
	.o(\indata_GPJCON4~input_o ));
// synopsys translate_off
defparam \indata_GPJCON4~input .bus_hold = "false";
defparam \indata_GPJCON4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~64 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~64_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \indata_GPJCON4~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON4~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~64 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~64_combout )))
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~64_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[49]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[51]~60_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[51]~61_combout ))))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Div1|auto_generated|divider|divider|StageOut[51]~60_combout ) # 
// ((\Div1|auto_generated|divider|divider|StageOut[51]~61_combout ) # (GND))))
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~60_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~61_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[51]~60_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[51]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~54_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~55_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[54]~54_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[54]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[61]~89 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[61]~89_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPCCON0~input_o ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(\indata_GPCCON0~input_o ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[61]~89 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[61]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~90 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~90_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPJCON8~input_o ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(\indata_GPJCON8~input_o ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~90 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[59]~91 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[59]~91_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPJCON7~input_o ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\indata_GPJCON7~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[59]~91 .lut_mask = 16'hA820;
defparam \Div1|auto_generated|divider|divider|StageOut[59]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[58]~70 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[58]~70_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \indata_GPJCON4~input_o )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPJCON4~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[58]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[58]~70 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[58]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cycloneiii_io_ibuf \indata_GPJCON3~input (
	.i(indata_GPJCON3),
	.ibar(gnd),
	.o(\indata_GPJCON3~input_o ));
// synopsys translate_off
defparam \indata_GPJCON3~input .bus_hold = "false";
defparam \indata_GPJCON3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~72 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~72_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \indata_GPJCON3~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\indata_GPJCON3~input_o ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~72 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\Div1|auto_generated|divider|divider|StageOut[57]~72_combout )))
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ) # (\Div1|auto_generated|divider|divider|StageOut[57]~72_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[57]~75_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[57]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ))))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\Div1|auto_generated|divider|divider|StageOut[59]~69_combout ) # 
// ((\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ) # (GND))))
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\Div1|auto_generated|divider|divider|StageOut[59]~69_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[59]~69_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[59]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & (((\Div1|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[61]~89_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((((\Div1|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[61]~89_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((\Div1|auto_generated|divider|divider|StageOut[61]~67_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[61]~89_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[61]~67_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[61]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[62]~88 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[62]~88_combout  = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\indata_GPCCON5~input_o ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(\indata_GPCCON5~input_o ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[62]~88 .lut_mask = 16'hCA00;
defparam \Div1|auto_generated|divider|divider|StageOut[62]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[62]~66_combout  & (!\Div1|auto_generated|divider|divider|StageOut[62]~88_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[62]~66_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[62]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[70]~76 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[70]~76_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[70]~76 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[70]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[69]~86 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[69]~86_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|StageOut[60]~90_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[60]~90_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[69]~86 .lut_mask = 16'hA0E0;
defparam \Div1|auto_generated|divider|divider|StageOut[69]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[68]~78 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[68]~78_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[68]~78 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[68]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[67]~92 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[67]~92_combout  = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\indata_GPJCON4~input_o )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\indata_GPJCON4~input_o ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[67]~92 .lut_mask = 16'h88A0;
defparam \Div1|auto_generated|divider|divider|StageOut[67]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[66]~80 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[66]~80_combout  = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[66]~80 .lut_mask = 16'h5050;
defparam \Div1|auto_generated|divider|divider|StageOut[66]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[65]~81 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[65]~81_combout  = (\indata_GPJCON2~input_o  & \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\indata_GPJCON2~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[65]~81 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[65]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[65]~84_combout ) # (\Div1|auto_generated|divider|divider|StageOut[65]~81_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[65]~84_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[65]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[66]~93_combout  & (!\Div1|auto_generated|divider|divider|StageOut[66]~80_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[66]~93_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[66]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[67]~79_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[67]~92_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[67]~79_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[67]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[68]~87_combout  & !\Div1|auto_generated|divider|divider|StageOut[68]~78_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[68]~87_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[68]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  & ((\Div1|auto_generated|divider|divider|StageOut[69]~77_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[69]~86_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[69]~77_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[69]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[70]~85_combout  & (!\Div1|auto_generated|divider|divider|StageOut[70]~76_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[70]~85_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[70]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \indata_circletime_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_circletime_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_circletime_reg[0] .is_wysiwyg = "true";
defparam \indata_circletime_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell .lut_mask = 16'h00FF;
defparam \Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \indata_circletime_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_circletime_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_circletime_reg[1] .is_wysiwyg = "true";
defparam \indata_circletime_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell .lut_mask = 16'h00FF;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \indata_circletime_reg[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_circletime_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_circletime_reg[2] .is_wysiwyg = "true";
defparam \indata_circletime_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneiii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \indata_circletime_reg[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_circletime_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_circletime_reg[3] .is_wysiwyg = "true";
defparam \indata_circletime_reg[3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X18_Y17_N0
cycloneiii_mac_mult \Mult6|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult3|mult_core|romout[0][6]~4_combout ,indata_accuracy_reg[1],indata_accuracy_reg[0],\Mult3|mult_core|_~0_combout ,\Mult5|mult_core|romout[0][13]~2_combout ,\Mult5|mult_core|romout[0][12]~1_combout ,\Mult5|mult_core|romout[0][11]~combout ,
\Mult5|mult_core|romout[0][10]~0_combout ,indata_accuracy_reg[2],indata_accuracy_reg[1],indata_accuracy_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,indata_circletime_reg[3],indata_circletime_reg[2],indata_circletime_reg[1],indata_circletime_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult6|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult6|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult6|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult6|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult6|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult6|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult6|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X18_Y20_N0
cycloneiii_mac_mult \Mult2|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,indata_accuracy_reg[3],indata_accuracy_reg[2],indata_accuracy_reg[1],indata_accuracy_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,indata_circletime_reg[3],indata_circletime_reg[2],indata_circletime_reg[1],indata_circletime_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult2|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult2|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult2|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult2|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult2|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult2|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult2|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneiii_lcell_comb \coefficient[8]~12 (
// Equation(s):
// \coefficient[8]~12_combout  = (indata_time_unit_reg[1] & (\Mult6|auto_generated|w195w [8])) # (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT8 )))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult6|auto_generated|w195w [8]),
	.datac(gnd),
	.datad(\Mult2|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\coefficient[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[8]~12 .lut_mask = 16'hDD88;
defparam \coefficient[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][7] (
// Equation(s):
// \Mult3|mult_core|romout[0][7]~combout  = indata_accuracy_reg[1] $ (indata_accuracy_reg[3] $ (((!indata_accuracy_reg[2] & indata_accuracy_reg[0]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][7] .lut_mask = 16'h693C;
defparam \Mult3|mult_core|romout[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][8] (
// Equation(s):
// \Mult3|mult_core|romout[0][8]~combout  = (indata_accuracy_reg[2] & (((indata_accuracy_reg[3])) # (!indata_accuracy_reg[1]))) # (!indata_accuracy_reg[2] & ((indata_accuracy_reg[1] & ((indata_accuracy_reg[0]) # (!indata_accuracy_reg[3]))) # 
// (!indata_accuracy_reg[1] & (!indata_accuracy_reg[3] & indata_accuracy_reg[0]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][8]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][8] .lut_mask = 16'hE7A6;
defparam \Mult3|mult_core|romout[0][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][9] (
// Equation(s):
// \Mult3|mult_core|romout[0][9]~combout  = (indata_accuracy_reg[2] & (((!indata_accuracy_reg[3])))) # (!indata_accuracy_reg[2] & ((indata_accuracy_reg[1] & ((!indata_accuracy_reg[0]) # (!indata_accuracy_reg[3]))) # (!indata_accuracy_reg[1] & 
// ((indata_accuracy_reg[3]) # (indata_accuracy_reg[0])))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][9] .lut_mask = 16'h1F5E;
defparam \Mult3|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][10]~5 (
// Equation(s):
// \Mult3|mult_core|romout[0][10]~5_combout  = (indata_accuracy_reg[2]) # ((indata_accuracy_reg[1]) # ((indata_accuracy_reg[3]) # (indata_accuracy_reg[0])))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][10]~5 .lut_mask = 16'hFFFE;
defparam \Mult3|mult_core|romout[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][11]~0 (
// Equation(s):
// \Mult3|mult_core|romout[0][11]~0_combout  = (!indata_accuracy_reg[0] & ((indata_accuracy_reg[2]) # ((indata_accuracy_reg[1]) # (indata_accuracy_reg[3]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][11]~0 .lut_mask = 16'h00FE;
defparam \Mult3|mult_core|romout[0][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][12]~1 (
// Equation(s):
// \Mult3|mult_core|romout[0][12]~1_combout  = (indata_accuracy_reg[1] & (((indata_accuracy_reg[0])))) # (!indata_accuracy_reg[1] & (!indata_accuracy_reg[0] & ((indata_accuracy_reg[2]) # (indata_accuracy_reg[3]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][12]~1 .lut_mask = 16'hCC32;
defparam \Mult3|mult_core|romout[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][13]~2 (
// Equation(s):
// \Mult3|mult_core|romout[0][13]~2_combout  = (indata_accuracy_reg[2] & ((indata_accuracy_reg[1]) # ((indata_accuracy_reg[0])))) # (!indata_accuracy_reg[2] & (!indata_accuracy_reg[1] & (indata_accuracy_reg[3] & !indata_accuracy_reg[0])))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][13]~2 .lut_mask = 16'hAA98;
defparam \Mult3|mult_core|romout[0][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneiii_lcell_comb \Mult3|mult_core|romout[0][14]~3 (
// Equation(s):
// \Mult3|mult_core|romout[0][14]~3_combout  = (indata_accuracy_reg[3] & ((indata_accuracy_reg[2]) # ((indata_accuracy_reg[1]) # (indata_accuracy_reg[0]))))

	.dataa(indata_accuracy_reg[2]),
	.datab(indata_accuracy_reg[1]),
	.datac(indata_accuracy_reg[3]),
	.datad(indata_accuracy_reg[0]),
	.cin(gnd),
	.combout(\Mult3|mult_core|romout[0][14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mult3|mult_core|romout[0][14]~3 .lut_mask = 16'hF0E0;
defparam \Mult3|mult_core|romout[0][14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X18_Y19_N0
cycloneiii_mac_mult \Mult4|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,\Mult3|mult_core|romout[0][14]~3_combout ,\Mult3|mult_core|romout[0][13]~2_combout ,\Mult3|mult_core|romout[0][12]~1_combout ,\Mult3|mult_core|romout[0][11]~0_combout ,\Mult3|mult_core|romout[0][10]~5_combout ,\Mult3|mult_core|romout[0][9]~combout ,
\Mult3|mult_core|romout[0][8]~combout ,\Mult3|mult_core|romout[0][7]~combout ,\Mult3|mult_core|romout[0][6]~4_combout ,indata_accuracy_reg[1],indata_accuracy_reg[0],gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,indata_circletime_reg[3],indata_circletime_reg[2],indata_circletime_reg[1],indata_circletime_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult4|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult4|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult4|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult4|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult4|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult4|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult4|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cycloneiii_io_ibuf \indata_GPBCON3~input (
	.i(indata_GPBCON3),
	.ibar(gnd),
	.o(\indata_GPBCON3~input_o ));
// synopsys translate_off
defparam \indata_GPBCON3~input .bus_hold = "false";
defparam \indata_GPBCON3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneiii_lcell_comb \Mux146~0 (
// Equation(s):
// \Mux146~0_combout  = (state_pipe[4] & \indata_GPBCON3~input_o )

	.dataa(state_pipe[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\indata_GPBCON3~input_o ),
	.cin(gnd),
	.combout(\Mux146~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux146~0 .lut_mask = 16'hAA00;
defparam \Mux146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \indata_time_unit_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux146~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_time_unit_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_time_unit_reg[0] .is_wysiwyg = "true";
defparam \indata_time_unit_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneiii_lcell_comb \coefficient[23]~14 (
// Equation(s):
// \coefficient[23]~14_combout  = (indata_time_unit_reg[1]) # (indata_time_unit_reg[0])

	.dataa(indata_time_unit_reg[1]),
	.datab(gnd),
	.datac(indata_time_unit_reg[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\coefficient[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[23]~14 .lut_mask = 16'hFAFA;
defparam \coefficient[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \coefficient[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[8]~12_combout ),
	.asdata(\Mult4|auto_generated|w150w [8]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[8]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[8] .is_wysiwyg = "true";
defparam \coefficient[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneiii_lcell_comb \coefficient[9]~11 (
// Equation(s):
// \coefficient[9]~11_combout  = (indata_time_unit_reg[1] & (\Mult6|auto_generated|w195w [9])) # (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT9 )))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult6|auto_generated|w195w [9]),
	.datac(gnd),
	.datad(\Mult2|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\coefficient[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[9]~11 .lut_mask = 16'hDD88;
defparam \coefficient[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \coefficient[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[9]~11_combout ),
	.asdata(\Mult4|auto_generated|w150w [9]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[9]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[9] .is_wysiwyg = "true";
defparam \coefficient[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N15
cycloneiii_io_ibuf \indata_GPBCON4~input (
	.i(indata_GPBCON4),
	.ibar(gnd),
	.o(\indata_GPBCON4~input_o ));
// synopsys translate_off
defparam \indata_GPBCON4~input .bus_hold = "false";
defparam \indata_GPBCON4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiii_lcell_comb \Mux145~0 (
// Equation(s):
// \Mux145~0_combout  = (\indata_GPBCON4~input_o  & state_pipe[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPBCON4~input_o ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\Mux145~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux145~0 .lut_mask = 16'hF000;
defparam \Mux145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \indata_time_unit_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux145~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\indata_circletime_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(indata_time_unit_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \indata_time_unit_reg[1] .is_wysiwyg = "true";
defparam \indata_time_unit_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneiii_lcell_comb \coefficient[10]~10 (
// Equation(s):
// \coefficient[10]~10_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [10]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT10 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT10 ),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [10]),
	.cin(gnd),
	.combout(\coefficient[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[10]~10 .lut_mask = 16'hEE22;
defparam \coefficient[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \coefficient[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[10]~10_combout ),
	.asdata(\Mult4|auto_generated|w150w [10]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[10]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[10] .is_wysiwyg = "true";
defparam \coefficient[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneiii_lcell_comb \coefficient[11]~9 (
// Equation(s):
// \coefficient[11]~9_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [11]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT11 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\Mult6|auto_generated|w195w [11]),
	.datac(gnd),
	.datad(indata_time_unit_reg[1]),
	.cin(gnd),
	.combout(\coefficient[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[11]~9 .lut_mask = 16'hCCAA;
defparam \coefficient[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \coefficient[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[11]~9_combout ),
	.asdata(\Mult4|auto_generated|w150w [11]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[11]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[11] .is_wysiwyg = "true";
defparam \coefficient[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneiii_lcell_comb \coefficient[12]~8 (
// Equation(s):
// \coefficient[12]~8_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [12]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT12 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT12 ),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [12]),
	.cin(gnd),
	.combout(\coefficient[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[12]~8 .lut_mask = 16'hEE22;
defparam \coefficient[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \coefficient[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[12]~8_combout ),
	.asdata(\Mult4|auto_generated|w150w [12]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[12]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[12] .is_wysiwyg = "true";
defparam \coefficient[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneiii_lcell_comb \coefficient[13]~7 (
// Equation(s):
// \coefficient[13]~7_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [13]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT13 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT13 ),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [13]),
	.cin(gnd),
	.combout(\coefficient[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[13]~7 .lut_mask = 16'hEE22;
defparam \coefficient[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \coefficient[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[13]~7_combout ),
	.asdata(\Mult4|auto_generated|w150w [13]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[13]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[13] .is_wysiwyg = "true";
defparam \coefficient[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneiii_lcell_comb \coefficient[14]~6 (
// Equation(s):
// \coefficient[14]~6_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [14]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT14 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT14 ),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [14]),
	.cin(gnd),
	.combout(\coefficient[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[14]~6 .lut_mask = 16'hEE22;
defparam \coefficient[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \coefficient[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[14]~6_combout ),
	.asdata(\Mult4|auto_generated|w150w [14]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[14]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[14] .is_wysiwyg = "true";
defparam \coefficient[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneiii_lcell_comb \coefficient[15]~5 (
// Equation(s):
// \coefficient[15]~5_combout  = (indata_time_unit_reg[1] & (\Mult6|auto_generated|w195w [15])) # (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT15 )))

	.dataa(\Mult6|auto_generated|w195w [15]),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(indata_time_unit_reg[1]),
	.cin(gnd),
	.combout(\coefficient[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[15]~5 .lut_mask = 16'hAACC;
defparam \coefficient[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \coefficient[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[15]~5_combout ),
	.asdata(\Mult4|auto_generated|w150w [15]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[15]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[15] .is_wysiwyg = "true";
defparam \coefficient[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneiii_lcell_comb \coefficient[16]~4 (
// Equation(s):
// \coefficient[16]~4_combout  = (indata_time_unit_reg[1] & (\Mult6|auto_generated|w195w [16])) # (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT16 )))

	.dataa(\Mult6|auto_generated|w195w [16]),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult2|auto_generated|mac_out2~DATAOUT16 ),
	.cin(gnd),
	.combout(\coefficient[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[16]~4 .lut_mask = 16'hBB88;
defparam \coefficient[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \coefficient[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[16]~4_combout ),
	.asdata(\Mult4|auto_generated|w150w [16]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[16]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[16] .is_wysiwyg = "true";
defparam \coefficient[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneiii_lcell_comb \coefficient[17]~3 (
// Equation(s):
// \coefficient[17]~3_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [17]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT17 ))

	.dataa(\Mult2|auto_generated|mac_out2~DATAOUT17 ),
	.datab(indata_time_unit_reg[1]),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [17]),
	.cin(gnd),
	.combout(\coefficient[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[17]~3 .lut_mask = 16'hEE22;
defparam \coefficient[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \coefficient[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[17]~3_combout ),
	.asdata(\Mult4|auto_generated|w150w [17]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[17]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[17] .is_wysiwyg = "true";
defparam \coefficient[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneiii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (state_pipe[5] & state_pipe[4])

	.dataa(state_pipe[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'hAA00;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneiii_lcell_comb \read_en_3level~0 (
// Equation(s):
// \read_en_3level~0_combout  = (\voltage_level_reg~q  & ((\Decoder0~0_combout  & (\read_posedge~q )) # (!\Decoder0~0_combout  & ((\read_en_3level~q ))))) # (!\voltage_level_reg~q  & (((\read_en_3level~q ))))

	.dataa(\voltage_level_reg~q ),
	.datab(\read_posedge~q ),
	.datac(\read_en_3level~q ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\read_en_3level~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_3level~0 .lut_mask = 16'hD8F0;
defparam \read_en_3level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas read_en_3level(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_3level~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_en_3level~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_en_3level.is_wysiwyg = "true";
defparam read_en_3level.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneiii_lcell_comb \write_en_info_3level~2 (
// Equation(s):
// \write_en_info_3level~2_combout  = (!state_pipe[4] & ((state_pipe[5] & ((\voltage_level_reg~q ))) # (!state_pipe[5] & (\inclk_reg1~q ))))

	.dataa(\inclk_reg1~q ),
	.datab(\voltage_level_reg~q ),
	.datac(state_pipe[4]),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\write_en_info_3level~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_3level~2 .lut_mask = 16'h0C0A;
defparam \write_en_info_3level~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneiii_lcell_comb \address_write_info_3level[8]~33 (
// Equation(s):
// \address_write_info_3level[8]~33_combout  = ((state_pipe[5]) # (!\inclk_reg1~q )) # (!\LessThan1~2_combout )

	.dataa(gnd),
	.datab(\LessThan1~2_combout ),
	.datac(\inclk_reg1~q ),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\address_write_info_3level[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_3level[8]~33 .lut_mask = 16'hFF3F;
defparam \address_write_info_3level[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneiii_lcell_comb \address_write_info_3level[0]~12 (
// Equation(s):
// \address_write_info_3level[0]~12_combout  = address_write_info_3level[0] $ (VCC)
// \address_write_info_3level[0]~13  = CARRY(address_write_info_3level[0])

	.dataa(address_write_info_3level[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_write_info_3level[0]~12_combout ),
	.cout(\address_write_info_3level[0]~13 ));
// synopsys translate_off
defparam \address_write_info_3level[0]~12 .lut_mask = 16'h55AA;
defparam \address_write_info_3level[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneiii_lcell_comb \address_write_info_3level[1]~15 (
// Equation(s):
// \address_write_info_3level[1]~15_combout  = (address_write_info_3level[1] & ((\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[0]~13 )) # (!\address_write_info_3level[8]~33_combout  & (\address_write_info_3level[0]~13  & VCC)))) # 
// (!address_write_info_3level[1] & ((\address_write_info_3level[8]~33_combout  & ((\address_write_info_3level[0]~13 ) # (GND))) # (!\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[0]~13 ))))
// \address_write_info_3level[1]~16  = CARRY((address_write_info_3level[1] & (\address_write_info_3level[8]~33_combout  & !\address_write_info_3level[0]~13 )) # (!address_write_info_3level[1] & ((\address_write_info_3level[8]~33_combout ) # 
// (!\address_write_info_3level[0]~13 ))))

	.dataa(address_write_info_3level[1]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[0]~13 ),
	.combout(\address_write_info_3level[1]~15_combout ),
	.cout(\address_write_info_3level[1]~16 ));
// synopsys translate_off
defparam \address_write_info_3level[1]~15 .lut_mask = 16'h694D;
defparam \address_write_info_3level[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneiii_lcell_comb \data_ram_duration_part1[5]~0 (
// Equation(s):
// \data_ram_duration_part1[5]~0_combout  = (!state_pipe[4] & ((\voltage_level_reg~q ) # (!state_pipe[5])))

	.dataa(\voltage_level_reg~q ),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\data_ram_duration_part1[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[5]~0 .lut_mask = 16'h00AF;
defparam \data_ram_duration_part1[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas read_ram_reg1(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_ram_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_ram_reg1.is_wysiwyg = "true";
defparam read_ram_reg1.power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas read_ram_reg2(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\read_ram_reg1~q ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_ram_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_ram_reg2.is_wysiwyg = "true";
defparam read_ram_reg2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneiii_lcell_comb negedge_clkin(
// Equation(s):
// \negedge_clkin~combout  = (\inclk_reg2~q  & !\inclk_reg1~q )

	.dataa(gnd),
	.datab(\inclk_reg2~q ),
	.datac(\inclk_reg1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\negedge_clkin~combout ),
	.cout());
// synopsys translate_off
defparam negedge_clkin.lut_mask = 16'h0C0C;
defparam negedge_clkin.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneiii_lcell_comb \address_write_info_2level[1]~14 (
// Equation(s):
// \address_write_info_2level[1]~14_combout  = (state_pipe[5] & (((\negedge_clkin~combout )))) # (!state_pipe[5] & (!\read_ram_reg1~q  & (\read_ram_reg2~q )))

	.dataa(\read_ram_reg1~q ),
	.datab(\read_ram_reg2~q ),
	.datac(state_pipe[5]),
	.datad(\negedge_clkin~combout ),
	.cin(gnd),
	.combout(\address_write_info_2level[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_2level[1]~14 .lut_mask = 16'hF404;
defparam \address_write_info_2level[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneiii_lcell_comb \address_write_info_3level[8]~14 (
// Equation(s):
// \address_write_info_3level[8]~14_combout  = (\data_ram_duration_part1[5]~0_combout  & ((\address_write_info_2level[1]~14_combout ) # ((\Mux40~2_combout  & \LessThan1~2_combout ))))

	.dataa(\Mux40~2_combout ),
	.datab(\data_ram_duration_part1[5]~0_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\address_write_info_2level[1]~14_combout ),
	.cin(gnd),
	.combout(\address_write_info_3level[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_3level[8]~14 .lut_mask = 16'hCC80;
defparam \address_write_info_3level[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N15
dffeas \address_write_info_3level[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[1]~15_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[1] .is_wysiwyg = "true";
defparam \address_write_info_3level[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \address_write_info_3level[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[0]~12_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[0] .is_wysiwyg = "true";
defparam \address_write_info_3level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneiii_lcell_comb \address_write_info_3level[2]~17 (
// Equation(s):
// \address_write_info_3level[2]~17_combout  = ((address_write_info_3level[2] $ (\address_write_info_3level[8]~33_combout  $ (\address_write_info_3level[1]~16 )))) # (GND)
// \address_write_info_3level[2]~18  = CARRY((address_write_info_3level[2] & ((!\address_write_info_3level[1]~16 ) # (!\address_write_info_3level[8]~33_combout ))) # (!address_write_info_3level[2] & (!\address_write_info_3level[8]~33_combout  & 
// !\address_write_info_3level[1]~16 )))

	.dataa(address_write_info_3level[2]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[1]~16 ),
	.combout(\address_write_info_3level[2]~17_combout ),
	.cout(\address_write_info_3level[2]~18 ));
// synopsys translate_off
defparam \address_write_info_3level[2]~17 .lut_mask = 16'h962B;
defparam \address_write_info_3level[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N17
dffeas \address_write_info_3level[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[2]~17_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[2] .is_wysiwyg = "true";
defparam \address_write_info_3level[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneiii_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (address_write_info_3level[3]) # ((address_write_info_3level[1]) # ((address_write_info_3level[0]) # (address_write_info_3level[2])))

	.dataa(address_write_info_3level[3]),
	.datab(address_write_info_3level[1]),
	.datac(address_write_info_3level[0]),
	.datad(address_write_info_3level[2]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFFFE;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneiii_lcell_comb \address_write_info_3level[3]~19 (
// Equation(s):
// \address_write_info_3level[3]~19_combout  = (address_write_info_3level[3] & ((\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[2]~18 )) # (!\address_write_info_3level[8]~33_combout  & (\address_write_info_3level[2]~18  & VCC)))) # 
// (!address_write_info_3level[3] & ((\address_write_info_3level[8]~33_combout  & ((\address_write_info_3level[2]~18 ) # (GND))) # (!\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[2]~18 ))))
// \address_write_info_3level[3]~20  = CARRY((address_write_info_3level[3] & (\address_write_info_3level[8]~33_combout  & !\address_write_info_3level[2]~18 )) # (!address_write_info_3level[3] & ((\address_write_info_3level[8]~33_combout ) # 
// (!\address_write_info_3level[2]~18 ))))

	.dataa(address_write_info_3level[3]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[2]~18 ),
	.combout(\address_write_info_3level[3]~19_combout ),
	.cout(\address_write_info_3level[3]~20 ));
// synopsys translate_off
defparam \address_write_info_3level[3]~19 .lut_mask = 16'h694D;
defparam \address_write_info_3level[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneiii_lcell_comb \address_write_info_3level[5]~23 (
// Equation(s):
// \address_write_info_3level[5]~23_combout  = (address_write_info_3level[5] & ((\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[4]~22 )) # (!\address_write_info_3level[8]~33_combout  & (\address_write_info_3level[4]~22  & VCC)))) # 
// (!address_write_info_3level[5] & ((\address_write_info_3level[8]~33_combout  & ((\address_write_info_3level[4]~22 ) # (GND))) # (!\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[4]~22 ))))
// \address_write_info_3level[5]~24  = CARRY((address_write_info_3level[5] & (\address_write_info_3level[8]~33_combout  & !\address_write_info_3level[4]~22 )) # (!address_write_info_3level[5] & ((\address_write_info_3level[8]~33_combout ) # 
// (!\address_write_info_3level[4]~22 ))))

	.dataa(address_write_info_3level[5]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[4]~22 ),
	.combout(\address_write_info_3level[5]~23_combout ),
	.cout(\address_write_info_3level[5]~24 ));
// synopsys translate_off
defparam \address_write_info_3level[5]~23 .lut_mask = 16'h694D;
defparam \address_write_info_3level[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneiii_lcell_comb \address_write_info_3level[7]~27 (
// Equation(s):
// \address_write_info_3level[7]~27_combout  = (address_write_info_3level[7] & ((\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[6]~26 )) # (!\address_write_info_3level[8]~33_combout  & (\address_write_info_3level[6]~26  & VCC)))) # 
// (!address_write_info_3level[7] & ((\address_write_info_3level[8]~33_combout  & ((\address_write_info_3level[6]~26 ) # (GND))) # (!\address_write_info_3level[8]~33_combout  & (!\address_write_info_3level[6]~26 ))))
// \address_write_info_3level[7]~28  = CARRY((address_write_info_3level[7] & (\address_write_info_3level[8]~33_combout  & !\address_write_info_3level[6]~26 )) # (!address_write_info_3level[7] & ((\address_write_info_3level[8]~33_combout ) # 
// (!\address_write_info_3level[6]~26 ))))

	.dataa(address_write_info_3level[7]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[6]~26 ),
	.combout(\address_write_info_3level[7]~27_combout ),
	.cout(\address_write_info_3level[7]~28 ));
// synopsys translate_off
defparam \address_write_info_3level[7]~27 .lut_mask = 16'h694D;
defparam \address_write_info_3level[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneiii_lcell_comb \address_write_info_3level[8]~29 (
// Equation(s):
// \address_write_info_3level[8]~29_combout  = ((address_write_info_3level[8] $ (\address_write_info_3level[8]~33_combout  $ (\address_write_info_3level[7]~28 )))) # (GND)
// \address_write_info_3level[8]~30  = CARRY((address_write_info_3level[8] & ((!\address_write_info_3level[7]~28 ) # (!\address_write_info_3level[8]~33_combout ))) # (!address_write_info_3level[8] & (!\address_write_info_3level[8]~33_combout  & 
// !\address_write_info_3level[7]~28 )))

	.dataa(address_write_info_3level[8]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_3level[7]~28 ),
	.combout(\address_write_info_3level[8]~29_combout ),
	.cout(\address_write_info_3level[8]~30 ));
// synopsys translate_off
defparam \address_write_info_3level[8]~29 .lut_mask = 16'h962B;
defparam \address_write_info_3level[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneiii_lcell_comb \address_write_info_3level[9]~31 (
// Equation(s):
// \address_write_info_3level[9]~31_combout  = address_write_info_3level[9] $ (\address_write_info_3level[8]~33_combout  $ (!\address_write_info_3level[8]~30 ))

	.dataa(address_write_info_3level[9]),
	.datab(\address_write_info_3level[8]~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\address_write_info_3level[8]~30 ),
	.combout(\address_write_info_3level[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_3level[9]~31 .lut_mask = 16'h6969;
defparam \address_write_info_3level[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \address_write_info_3level[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[9]~31_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[9] .is_wysiwyg = "true";
defparam \address_write_info_3level[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N29
dffeas \address_write_info_3level[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[8]~29_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[8] .is_wysiwyg = "true";
defparam \address_write_info_3level[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneiii_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\LessThan1~1_combout ) # ((\LessThan1~0_combout ) # ((address_write_info_3level[9]) # (address_write_info_3level[8])))

	.dataa(\LessThan1~1_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(address_write_info_3level[9]),
	.datad(address_write_info_3level[8]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFFFE;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneiii_lcell_comb \write_en_info_3level~4 (
// Equation(s):
// \write_en_info_3level~4_combout  = (state_pipe[5] & (!\inclk_reg1~q  & (\inclk_reg2~q ))) # (!state_pipe[5] & (((\LessThan1~2_combout ))))

	.dataa(state_pipe[5]),
	.datab(\inclk_reg1~q ),
	.datac(\inclk_reg2~q ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\write_en_info_3level~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_3level~4 .lut_mask = 16'h7520;
defparam \write_en_info_3level~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneiii_lcell_comb \write_en_info_3level~3 (
// Equation(s):
// \write_en_info_3level~3_combout  = (\nreset~input_o  & ((\write_en_info_3level~2_combout  & ((\write_en_info_3level~4_combout ))) # (!\write_en_info_3level~2_combout  & (\write_en_info_3level~q )))) # (!\nreset~input_o  & (((\write_en_info_3level~q ))))

	.dataa(\nreset~input_o ),
	.datab(\write_en_info_3level~2_combout ),
	.datac(\write_en_info_3level~q ),
	.datad(\write_en_info_3level~4_combout ),
	.cin(gnd),
	.combout(\write_en_info_3level~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_3level~3 .lut_mask = 16'hF870;
defparam \write_en_info_3level~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N9
dffeas write_en_info_3level(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\write_en_info_3level~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_en_info_3level~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_en_info_3level.is_wysiwyg = "true";
defparam write_en_info_3level.power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\read_en_3level~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneiii_lcell_comb \ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store~q ) # (\read_en_3level~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_voltagevalue_part2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\read_en_3level~q ),
	.cin(gnd),
	.combout(\ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiii_lcell_comb \Mux95~0 (
// Equation(s):
// \Mux95~0_combout  = (state_pipe[5] & \indata_GPBCON3~input_o )

	.dataa(gnd),
	.datab(state_pipe[5]),
	.datac(gnd),
	.datad(\indata_GPBCON3~input_o ),
	.cin(gnd),
	.combout(\Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux95~0 .lut_mask = 16'hCC00;
defparam \Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiii_lcell_comb \data_ram_duration_part1[0]~feeder (
// Equation(s):
// \data_ram_duration_part1[0]~feeder_combout  = \Mux95~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux95~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[0]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneiii_lcell_comb \data_ram_duration_part1[5]~1 (
// Equation(s):
// \data_ram_duration_part1[5]~1_combout  = (\data_ram_duration_part1[5]~0_combout  & ((state_pipe[5]) # ((\inclk_reg1~q  & \LessThan1~2_combout ))))

	.dataa(\inclk_reg1~q ),
	.datab(state_pipe[5]),
	.datac(\LessThan1~2_combout ),
	.datad(\data_ram_duration_part1[5]~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[5]~1 .lut_mask = 16'hEC00;
defparam \data_ram_duration_part1[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \data_ram_duration_part1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[0] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneiii_lcell_comb \Add12~0 (
// Equation(s):
// \Add12~0_combout  = address_write_info_3level[0] $ (VCC)
// \Add12~1  = CARRY(address_write_info_3level[0])

	.dataa(gnd),
	.datab(address_write_info_3level[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add12~0_combout ),
	.cout(\Add12~1 ));
// synopsys translate_off
defparam \Add12~0 .lut_mask = 16'h33CC;
defparam \Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneiii_lcell_comb \Add12~2 (
// Equation(s):
// \Add12~2_combout  = (address_write_info_3level[1] & (\Add12~1  & VCC)) # (!address_write_info_3level[1] & (!\Add12~1 ))
// \Add12~3  = CARRY((!address_write_info_3level[1] & !\Add12~1 ))

	.dataa(gnd),
	.datab(address_write_info_3level[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~1 ),
	.combout(\Add12~2_combout ),
	.cout(\Add12~3 ));
// synopsys translate_off
defparam \Add12~2 .lut_mask = 16'hC303;
defparam \Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneiii_lcell_comb \Add12~4 (
// Equation(s):
// \Add12~4_combout  = (address_write_info_3level[2] & ((GND) # (!\Add12~3 ))) # (!address_write_info_3level[2] & (\Add12~3  $ (GND)))
// \Add12~5  = CARRY((address_write_info_3level[2]) # (!\Add12~3 ))

	.dataa(gnd),
	.datab(address_write_info_3level[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~3 ),
	.combout(\Add12~4_combout ),
	.cout(\Add12~5 ));
// synopsys translate_off
defparam \Add12~4 .lut_mask = 16'h3CCF;
defparam \Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \address_write_info_3level[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[3]~19_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[3] .is_wysiwyg = "true";
defparam \address_write_info_3level[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneiii_lcell_comb \Add12~6 (
// Equation(s):
// \Add12~6_combout  = (address_write_info_3level[3] & (\Add12~5  & VCC)) # (!address_write_info_3level[3] & (!\Add12~5 ))
// \Add12~7  = CARRY((!address_write_info_3level[3] & !\Add12~5 ))

	.dataa(gnd),
	.datab(address_write_info_3level[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~5 ),
	.combout(\Add12~6_combout ),
	.cout(\Add12~7 ));
// synopsys translate_off
defparam \Add12~6 .lut_mask = 16'hC303;
defparam \Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneiii_lcell_comb \Add12~8 (
// Equation(s):
// \Add12~8_combout  = (address_write_info_3level[4] & ((GND) # (!\Add12~7 ))) # (!address_write_info_3level[4] & (\Add12~7  $ (GND)))
// \Add12~9  = CARRY((address_write_info_3level[4]) # (!\Add12~7 ))

	.dataa(address_write_info_3level[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~7 ),
	.combout(\Add12~8_combout ),
	.cout(\Add12~9 ));
// synopsys translate_off
defparam \Add12~8 .lut_mask = 16'h5AAF;
defparam \Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N23
dffeas \address_write_info_3level[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[5]~23_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[5] .is_wysiwyg = "true";
defparam \address_write_info_3level[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneiii_lcell_comb \Add12~10 (
// Equation(s):
// \Add12~10_combout  = (address_write_info_3level[5] & (\Add12~9  & VCC)) # (!address_write_info_3level[5] & (!\Add12~9 ))
// \Add12~11  = CARRY((!address_write_info_3level[5] & !\Add12~9 ))

	.dataa(gnd),
	.datab(address_write_info_3level[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~9 ),
	.combout(\Add12~10_combout ),
	.cout(\Add12~11 ));
// synopsys translate_off
defparam \Add12~10 .lut_mask = 16'hC303;
defparam \Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneiii_lcell_comb \Add12~12 (
// Equation(s):
// \Add12~12_combout  = (address_write_info_3level[6] & ((GND) # (!\Add12~11 ))) # (!address_write_info_3level[6] & (\Add12~11  $ (GND)))
// \Add12~13  = CARRY((address_write_info_3level[6]) # (!\Add12~11 ))

	.dataa(address_write_info_3level[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~11 ),
	.combout(\Add12~12_combout ),
	.cout(\Add12~13 ));
// synopsys translate_off
defparam \Add12~12 .lut_mask = 16'h5AAF;
defparam \Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y14_N27
dffeas \address_write_info_3level[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_3level[7]~27_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_3level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_3level[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_3level[7] .is_wysiwyg = "true";
defparam \address_write_info_3level[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneiii_lcell_comb \Add12~14 (
// Equation(s):
// \Add12~14_combout  = (address_write_info_3level[7] & (\Add12~13  & VCC)) # (!address_write_info_3level[7] & (!\Add12~13 ))
// \Add12~15  = CARRY((!address_write_info_3level[7] & !\Add12~13 ))

	.dataa(gnd),
	.datab(address_write_info_3level[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~13 ),
	.combout(\Add12~14_combout ),
	.cout(\Add12~15 ));
// synopsys translate_off
defparam \Add12~14 .lut_mask = 16'hC303;
defparam \Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneiii_lcell_comb \Add12~16 (
// Equation(s):
// \Add12~16_combout  = (address_write_info_3level[8] & ((GND) # (!\Add12~15 ))) # (!address_write_info_3level[8] & (\Add12~15  $ (GND)))
// \Add12~17  = CARRY((address_write_info_3level[8]) # (!\Add12~15 ))

	.dataa(gnd),
	.datab(address_write_info_3level[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~15 ),
	.combout(\Add12~16_combout ),
	.cout(\Add12~17 ));
// synopsys translate_off
defparam \Add12~16 .lut_mask = 16'h3CCF;
defparam \Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneiii_lcell_comb \Add12~18 (
// Equation(s):
// \Add12~18_combout  = address_write_info_3level[9] $ (!\Add12~17 )

	.dataa(address_write_info_3level[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add12~17 ),
	.combout(\Add12~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add12~18 .lut_mask = 16'hA5A5;
defparam \Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneiii_lcell_comb \address_read_info_3_level[0]~11 (
// Equation(s):
// \address_read_info_3_level[0]~11_combout  = address_read_info_3_level[0] $ (VCC)
// \address_read_info_3_level[0]~12  = CARRY(address_read_info_3_level[0])

	.dataa(gnd),
	.datab(address_read_info_3_level[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_read_info_3_level[0]~11_combout ),
	.cout(\address_read_info_3_level[0]~12 ));
// synopsys translate_off
defparam \address_read_info_3_level[0]~11 .lut_mask = 16'h33CC;
defparam \address_read_info_3_level[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneiii_lcell_comb \address_read_info_3_level[1]~16 (
// Equation(s):
// \address_read_info_3_level[1]~16_combout  = (address_read_info_3_level[1] & (!\address_read_info_3_level[0]~12 )) # (!address_read_info_3_level[1] & ((\address_read_info_3_level[0]~12 ) # (GND)))
// \address_read_info_3_level[1]~17  = CARRY((!\address_read_info_3_level[0]~12 ) # (!address_read_info_3_level[1]))

	.dataa(address_read_info_3_level[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[0]~12 ),
	.combout(\address_read_info_3_level[1]~16_combout ),
	.cout(\address_read_info_3_level[1]~17 ));
// synopsys translate_off
defparam \address_read_info_3_level[1]~16 .lut_mask = 16'h5A5F;
defparam \address_read_info_3_level[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneiii_lcell_comb \address_read_info_3_level[2]~18 (
// Equation(s):
// \address_read_info_3_level[2]~18_combout  = (address_read_info_3_level[2] & (\address_read_info_3_level[1]~17  $ (GND))) # (!address_read_info_3_level[2] & (!\address_read_info_3_level[1]~17  & VCC))
// \address_read_info_3_level[2]~19  = CARRY((address_read_info_3_level[2] & !\address_read_info_3_level[1]~17 ))

	.dataa(gnd),
	.datab(address_read_info_3_level[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[1]~17 ),
	.combout(\address_read_info_3_level[2]~18_combout ),
	.cout(\address_read_info_3_level[2]~19 ));
// synopsys translate_off
defparam \address_read_info_3_level[2]~18 .lut_mask = 16'hC30C;
defparam \address_read_info_3_level[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneiii_lcell_comb \address_read_info_3_level[8]~10 (
// Equation(s):
// \address_read_info_3_level[8]~10_combout  = (state_pipe[5] & ((state_pipe[4]))) # (!state_pipe[5] & (\inclk_reg1~q  & !state_pipe[4]))

	.dataa(gnd),
	.datab(\inclk_reg1~q ),
	.datac(state_pipe[5]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\address_read_info_3_level[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_3_level[8]~10 .lut_mask = 16'hF00C;
defparam \address_read_info_3_level[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneiii_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = cnt_duration_3level[0] $ (VCC)
// \Add5~1  = CARRY(cnt_duration_3level[0])

	.dataa(gnd),
	.datab(cnt_duration_3level[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h33CC;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneiii_lcell_comb \read_en_3level_pipe[0]~feeder (
// Equation(s):
// \read_en_3level_pipe[0]~feeder_combout  = \read_en_3level~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\read_en_3level~q ),
	.cin(gnd),
	.combout(\read_en_3level_pipe[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_3level_pipe[0]~feeder .lut_mask = 16'hFF00;
defparam \read_en_3level_pipe[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \read_en_3level_pipe[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_3level_pipe[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_3level_pipe[0]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_3level_pipe[0] .is_wysiwyg = "true";
defparam \read_en_3level_pipe[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \read_en_3level_pipe[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(read_en_3level_pipe[0]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_3level_pipe[1]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_3level_pipe[1] .is_wysiwyg = "true";
defparam \read_en_3level_pipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneiii_lcell_comb \read_en_3level_pipe[2]~feeder (
// Equation(s):
// \read_en_3level_pipe[2]~feeder_combout  = read_en_3level_pipe[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(read_en_3level_pipe[1]),
	.cin(gnd),
	.combout(\read_en_3level_pipe[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_3level_pipe[2]~feeder .lut_mask = 16'hFF00;
defparam \read_en_3level_pipe[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \read_en_3level_pipe[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_3level_pipe[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_3level_pipe[2]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_3level_pipe[2] .is_wysiwyg = "true";
defparam \read_en_3level_pipe[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \read_en_3level_pipe[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(read_en_3level_pipe[2]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_en_3level_pipe[3]),
	.prn(vcc));
// synopsys translate_off
defparam \read_en_3level_pipe[3] .is_wysiwyg = "true";
defparam \read_en_3level_pipe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneiii_lcell_comb \cnt_duration_3level~3 (
// Equation(s):
// \cnt_duration_3level~3_combout  = (read_en_3level_pipe[3]) # ((\Equal10~9_combout  & ((\Add5~0_combout ) # (cnt_duration_3level[0]))) # (!\Equal10~9_combout  & (!\Add5~0_combout )))

	.dataa(\Equal10~9_combout ),
	.datab(\Add5~0_combout ),
	.datac(read_en_3level_pipe[3]),
	.datad(cnt_duration_3level[0]),
	.cin(gnd),
	.combout(\cnt_duration_3level~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration_3level~3 .lut_mask = 16'hFBF9;
defparam \cnt_duration_3level~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneiii_lcell_comb \cnt_duration_3level[0]~0 (
// Equation(s):
// \cnt_duration_3level[0]~0_combout  = (\voltage_level_reg~q  & ((!\cnt_duration_3level~3_combout ))) # (!\voltage_level_reg~q  & (cnt_duration_3level[0]))

	.dataa(gnd),
	.datab(\voltage_level_reg~q ),
	.datac(cnt_duration_3level[0]),
	.datad(\cnt_duration_3level~3_combout ),
	.cin(gnd),
	.combout(\cnt_duration_3level[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration_3level[0]~0 .lut_mask = 16'h30FC;
defparam \cnt_duration_3level[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneiii_lcell_comb \cnt_duration_3level~4 (
// Equation(s):
// \cnt_duration_3level~4_combout  = (!\inclk_reg1~q  & cnt_duration_3level[0])

	.dataa(\inclk_reg1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_duration_3level[0]),
	.cin(gnd),
	.combout(\cnt_duration_3level~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration_3level~4 .lut_mask = 16'h5500;
defparam \cnt_duration_3level~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \cnt_duration_3level[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_duration_3level[0]~0_combout ),
	.asdata(\cnt_duration_3level~4_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state_pipe[5]),
	.ena(\voltage_out_reg_part1[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[0] .is_wysiwyg = "true";
defparam \cnt_duration_3level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneiii_lcell_comb \Equal10~9 (
// Equation(s):
// \Equal10~9_combout  = (!cnt_duration_3level[1] & (\Equal10~8_combout  & !cnt_duration_3level[2]))

	.dataa(cnt_duration_3level[1]),
	.datab(gnd),
	.datac(\Equal10~8_combout ),
	.datad(cnt_duration_3level[2]),
	.cin(gnd),
	.combout(\Equal10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~9 .lut_mask = 16'h0050;
defparam \Equal10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneiii_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = (read_en_3level_pipe[3]) # ((cnt_duration_3level[0] & \Equal10~9_combout ))

	.dataa(gnd),
	.datab(cnt_duration_3level[0]),
	.datac(\Equal10~9_combout ),
	.datad(read_en_3level_pipe[3]),
	.cin(gnd),
	.combout(\always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \always2~1 .lut_mask = 16'hFFC0;
defparam \always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneiii_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (cnt_duration_3level[2] & ((GND) # (!\Add5~3 ))) # (!cnt_duration_3level[2] & (\Add5~3  $ (GND)))
// \Add5~5  = CARRY((cnt_duration_3level[2]) # (!\Add5~3 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h3CCF;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneiii_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (cnt_duration_3level[3] & (\Add5~5  & VCC)) # (!cnt_duration_3level[3] & (!\Add5~5 ))
// \Add5~7  = CARRY((!cnt_duration_3level[3] & !\Add5~5 ))

	.dataa(cnt_duration_3level[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'hA505;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneiii_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (cnt_duration_3level[5] & (\Add5~9  & VCC)) # (!cnt_duration_3level[5] & (!\Add5~9 ))
// \Add5~11  = CARRY((!cnt_duration_3level[5] & !\Add5~9 ))

	.dataa(cnt_duration_3level[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'hA505;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneiii_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (cnt_duration_3level[6] & ((GND) # (!\Add5~11 ))) # (!cnt_duration_3level[6] & (\Add5~11  $ (GND)))
// \Add5~13  = CARRY((cnt_duration_3level[6]) # (!\Add5~11 ))

	.dataa(cnt_duration_3level[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h5AAF;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneiii_lcell_comb \Mux65~0 (
// Equation(s):
// \Mux65~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [6])) # (!\always2~1_combout  & ((\Add5~12_combout )))

	.dataa(\Mult1|auto_generated|w195w [6]),
	.datab(\always2~1_combout ),
	.datac(\Add5~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux65~0 .lut_mask = 16'hB8B8;
defparam \Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneiii_lcell_comb \cnt_duration_3level[24]~5 (
// Equation(s):
// \cnt_duration_3level[24]~5_combout  = (state_pipe[4] & (((!\always2~1_combout  & !\Equal7~0_combout )) # (!\voltage_level_reg~q )))

	.dataa(\always2~1_combout ),
	.datab(\voltage_level_reg~q ),
	.datac(state_pipe[4]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\cnt_duration_3level[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration_3level[24]~5 .lut_mask = 16'h3070;
defparam \cnt_duration_3level[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneiii_lcell_comb \cnt_duration_3level[24]~6 (
// Equation(s):
// \cnt_duration_3level[24]~6_combout  = (!\cnt_duration_3level[24]~5_combout  & ((state_pipe[5] & ((state_pipe[4]))) # (!state_pipe[5] & (\inclk_reg1~q  & !state_pipe[4]))))

	.dataa(state_pipe[5]),
	.datab(\inclk_reg1~q ),
	.datac(state_pipe[4]),
	.datad(\cnt_duration_3level[24]~5_combout ),
	.cin(gnd),
	.combout(\cnt_duration_3level[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration_3level[24]~6 .lut_mask = 16'h00A4;
defparam \cnt_duration_3level[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \cnt_duration_3level[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux65~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[6] .is_wysiwyg = "true";
defparam \cnt_duration_3level[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \address_read_info_3_level[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[1]~16_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[1] .is_wysiwyg = "true";
defparam \address_read_info_3_level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneiii_lcell_comb \address_read_info_3_level[3]~20 (
// Equation(s):
// \address_read_info_3_level[3]~20_combout  = (address_read_info_3_level[3] & (!\address_read_info_3_level[2]~19 )) # (!address_read_info_3_level[3] & ((\address_read_info_3_level[2]~19 ) # (GND)))
// \address_read_info_3_level[3]~21  = CARRY((!\address_read_info_3_level[2]~19 ) # (!address_read_info_3_level[3]))

	.dataa(address_read_info_3_level[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[2]~19 ),
	.combout(\address_read_info_3_level[3]~20_combout ),
	.cout(\address_read_info_3_level[3]~21 ));
// synopsys translate_off
defparam \address_read_info_3_level[3]~20 .lut_mask = 16'h5A5F;
defparam \address_read_info_3_level[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \address_read_info_3_level[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[3]~20_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[3] .is_wysiwyg = "true";
defparam \address_read_info_3_level[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneiii_lcell_comb \address_read_info_3_level[4]~22 (
// Equation(s):
// \address_read_info_3_level[4]~22_combout  = (address_read_info_3_level[4] & (\address_read_info_3_level[3]~21  $ (GND))) # (!address_read_info_3_level[4] & (!\address_read_info_3_level[3]~21  & VCC))
// \address_read_info_3_level[4]~23  = CARRY((address_read_info_3_level[4] & !\address_read_info_3_level[3]~21 ))

	.dataa(address_read_info_3_level[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[3]~21 ),
	.combout(\address_read_info_3_level[4]~22_combout ),
	.cout(\address_read_info_3_level[4]~23 ));
// synopsys translate_off
defparam \address_read_info_3_level[4]~22 .lut_mask = 16'hA50A;
defparam \address_read_info_3_level[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \address_read_info_3_level[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[4]~22_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[4] .is_wysiwyg = "true";
defparam \address_read_info_3_level[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneiii_lcell_comb \address_read_info_3_level[5]~24 (
// Equation(s):
// \address_read_info_3_level[5]~24_combout  = (address_read_info_3_level[5] & (!\address_read_info_3_level[4]~23 )) # (!address_read_info_3_level[5] & ((\address_read_info_3_level[4]~23 ) # (GND)))
// \address_read_info_3_level[5]~25  = CARRY((!\address_read_info_3_level[4]~23 ) # (!address_read_info_3_level[5]))

	.dataa(gnd),
	.datab(address_read_info_3_level[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[4]~23 ),
	.combout(\address_read_info_3_level[5]~24_combout ),
	.cout(\address_read_info_3_level[5]~25 ));
// synopsys translate_off
defparam \address_read_info_3_level[5]~24 .lut_mask = 16'h3C3F;
defparam \address_read_info_3_level[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \address_read_info_3_level[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[5]~24_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[5] .is_wysiwyg = "true";
defparam \address_read_info_3_level[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneiii_lcell_comb \address_read_info_3_level[6]~26 (
// Equation(s):
// \address_read_info_3_level[6]~26_combout  = (address_read_info_3_level[6] & (\address_read_info_3_level[5]~25  $ (GND))) # (!address_read_info_3_level[6] & (!\address_read_info_3_level[5]~25  & VCC))
// \address_read_info_3_level[6]~27  = CARRY((address_read_info_3_level[6] & !\address_read_info_3_level[5]~25 ))

	.dataa(gnd),
	.datab(address_read_info_3_level[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[5]~25 ),
	.combout(\address_read_info_3_level[6]~26_combout ),
	.cout(\address_read_info_3_level[6]~27 ));
// synopsys translate_off
defparam \address_read_info_3_level[6]~26 .lut_mask = 16'hC30C;
defparam \address_read_info_3_level[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \address_read_info_3_level[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[6]~26_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[6] .is_wysiwyg = "true";
defparam \address_read_info_3_level[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneiii_lcell_comb \address_read_info_3_level[7]~28 (
// Equation(s):
// \address_read_info_3_level[7]~28_combout  = (address_read_info_3_level[7] & (!\address_read_info_3_level[6]~27 )) # (!address_read_info_3_level[7] & ((\address_read_info_3_level[6]~27 ) # (GND)))
// \address_read_info_3_level[7]~29  = CARRY((!\address_read_info_3_level[6]~27 ) # (!address_read_info_3_level[7]))

	.dataa(gnd),
	.datab(address_read_info_3_level[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[6]~27 ),
	.combout(\address_read_info_3_level[7]~28_combout ),
	.cout(\address_read_info_3_level[7]~29 ));
// synopsys translate_off
defparam \address_read_info_3_level[7]~28 .lut_mask = 16'h3C3F;
defparam \address_read_info_3_level[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \address_read_info_3_level[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[7]~28_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[7] .is_wysiwyg = "true";
defparam \address_read_info_3_level[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneiii_lcell_comb \address_read_info_3_level[8]~30 (
// Equation(s):
// \address_read_info_3_level[8]~30_combout  = (address_read_info_3_level[8] & (\address_read_info_3_level[7]~29  $ (GND))) # (!address_read_info_3_level[8] & (!\address_read_info_3_level[7]~29  & VCC))
// \address_read_info_3_level[8]~31  = CARRY((address_read_info_3_level[8] & !\address_read_info_3_level[7]~29 ))

	.dataa(gnd),
	.datab(address_read_info_3_level[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_3_level[7]~29 ),
	.combout(\address_read_info_3_level[8]~30_combout ),
	.cout(\address_read_info_3_level[8]~31 ));
// synopsys translate_off
defparam \address_read_info_3_level[8]~30 .lut_mask = 16'hC30C;
defparam \address_read_info_3_level[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \address_read_info_3_level[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[8]~30_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[8] .is_wysiwyg = "true";
defparam \address_read_info_3_level[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneiii_lcell_comb \address_read_info_3_level[9]~32 (
// Equation(s):
// \address_read_info_3_level[9]~32_combout  = address_read_info_3_level[9] $ (\address_read_info_3_level[8]~31 )

	.dataa(address_read_info_3_level[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\address_read_info_3_level[8]~31 ),
	.combout(\address_read_info_3_level[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_3_level[9]~32 .lut_mask = 16'h5A5A;
defparam \address_read_info_3_level[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \address_read_info_3_level[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[9]~32_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[9] .is_wysiwyg = "true";
defparam \address_read_info_3_level[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiii_lcell_comb \Mux94~0 (
// Equation(s):
// \Mux94~0_combout  = (\indata_GPBCON4~input_o  & state_pipe[5])

	.dataa(gnd),
	.datab(\indata_GPBCON4~input_o ),
	.datac(state_pipe[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux94~0 .lut_mask = 16'hC0C0;
defparam \Mux94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiii_lcell_comb \data_ram_duration_part1[1]~feeder (
// Equation(s):
// \data_ram_duration_part1[1]~feeder_combout  = \Mux94~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux94~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[1]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \data_ram_duration_part1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[1] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneiii_io_ibuf \indata_GPBCON5~input (
	.i(indata_GPBCON5),
	.ibar(gnd),
	.o(\indata_GPBCON5~input_o ));
// synopsys translate_off
defparam \indata_GPBCON5~input .bus_hold = "false";
defparam \indata_GPBCON5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiii_lcell_comb \Mux93~0 (
// Equation(s):
// \Mux93~0_combout  = (state_pipe[5] & \indata_GPBCON5~input_o )

	.dataa(gnd),
	.datab(state_pipe[5]),
	.datac(\indata_GPBCON5~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux93~0 .lut_mask = 16'hC0C0;
defparam \Mux93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiii_lcell_comb \data_ram_duration_part1[2]~feeder (
// Equation(s):
// \data_ram_duration_part1[2]~feeder_combout  = \Mux93~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux93~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[2]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \data_ram_duration_part1[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[2] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N22
cycloneiii_io_ibuf \indata_GPBCON6~input (
	.i(indata_GPBCON6),
	.ibar(gnd),
	.o(\indata_GPBCON6~input_o ));
// synopsys translate_off
defparam \indata_GPBCON6~input .bus_hold = "false";
defparam \indata_GPBCON6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiii_lcell_comb \Mux92~0 (
// Equation(s):
// \Mux92~0_combout  = (state_pipe[5] & \indata_GPBCON6~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\indata_GPBCON6~input_o ),
	.cin(gnd),
	.combout(\Mux92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux92~0 .lut_mask = 16'hF000;
defparam \Mux92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiii_lcell_comb \data_ram_duration_part1[3]~feeder (
// Equation(s):
// \data_ram_duration_part1[3]~feeder_combout  = \Mux92~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux92~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[3]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \data_ram_duration_part1[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[3] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N22
cycloneiii_io_ibuf \indata_GPBCON7~input (
	.i(indata_GPBCON7),
	.ibar(gnd),
	.o(\indata_GPBCON7~input_o ));
// synopsys translate_off
defparam \indata_GPBCON7~input .bus_hold = "false";
defparam \indata_GPBCON7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneiii_lcell_comb \Mux91~0 (
// Equation(s):
// \Mux91~0_combout  = (state_pipe[5] & \indata_GPBCON7~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\indata_GPBCON7~input_o ),
	.cin(gnd),
	.combout(\Mux91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux91~0 .lut_mask = 16'hF000;
defparam \Mux91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \data_ram_duration_part1[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux91~0_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[4] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneiii_lcell_comb \Mux130~0 (
// Equation(s):
// \Mux130~0_combout  = (state_pipe[5] & !\indata_GPCCON0~input_o )

	.dataa(state_pipe[5]),
	.datab(gnd),
	.datac(\indata_GPCCON0~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux130~0 .lut_mask = 16'h0A0A;
defparam \Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \data_ram_voltagevalue_part1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux130~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue_part1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue_part1[0] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue_part1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneiii_lcell_comb \data_ram_voltagevalue_part1[0]~_wirecell (
// Equation(s):
// \data_ram_voltagevalue_part1[0]~_wirecell_combout  = !data_ram_voltagevalue_part1[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_ram_voltagevalue_part1[0]),
	.cin(gnd),
	.combout(\data_ram_voltagevalue_part1[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue_part1[0]~_wirecell .lut_mask = 16'h00FF;
defparam \data_ram_voltagevalue_part1[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiii_lcell_comb \Mux96~0 (
// Equation(s):
// \Mux96~0_combout  = (state_pipe[5] & \indata_GPCCON5~input_o )

	.dataa(gnd),
	.datab(state_pipe[5]),
	.datac(\indata_GPCCON5~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux96~0 .lut_mask = 16'hC0C0;
defparam \Mux96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiii_lcell_comb \data_ram_voltagevalue_part1[1]~feeder (
// Equation(s):
// \data_ram_voltagevalue_part1[1]~feeder_combout  = \Mux96~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux96~0_combout ),
	.cin(gnd),
	.combout(\data_ram_voltagevalue_part1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue_part1[1]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_voltagevalue_part1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \data_ram_voltagevalue_part1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_voltagevalue_part1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue_part1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue_part1[1] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue_part1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneiii_lcell_comb \Mux132~0 (
// Equation(s):
// \Mux132~0_combout  = (!\indata_GPECON9~input_o  & state_pipe[5])

	.dataa(gnd),
	.datab(\indata_GPECON9~input_o ),
	.datac(gnd),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux132~0 .lut_mask = 16'h3300;
defparam \Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \data_ram_voltagevalue_part2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux132~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue_part2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue_part2[0] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue_part2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneiii_lcell_comb \data_ram_voltagevalue_part2[0]~_wirecell (
// Equation(s):
// \data_ram_voltagevalue_part2[0]~_wirecell_combout  = !data_ram_voltagevalue_part2[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_ram_voltagevalue_part2[0]),
	.cin(gnd),
	.combout(\data_ram_voltagevalue_part2[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue_part2[0]~_wirecell .lut_mask = 16'h00FF;
defparam \data_ram_voltagevalue_part2[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiii_lcell_comb \Mux131~0 (
// Equation(s):
// \Mux131~0_combout  = (\indata_GPECON10~input_o  & state_pipe[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\indata_GPECON10~input_o ),
	.datad(state_pipe[5]),
	.cin(gnd),
	.combout(\Mux131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux131~0 .lut_mask = 16'hF000;
defparam \Mux131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \data_ram_voltagevalue_part2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux131~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue_part2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue_part2[1] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue_part2[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y14_N0
cycloneiii_ram_block \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\write_en_info_3level~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\read_en_3level~q ),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\write_en_info_3level~q ),
	.ena1(\ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_ram_voltagevalue_part2[1],\data_ram_voltagevalue_part2[0]~_wirecell_combout ,data_ram_voltagevalue_part1[1],\data_ram_voltagevalue_part1[0]~_wirecell_combout ,data_ram_duration_part1[4],data_ram_duration_part1[3],data_ram_duration_part1[2],data_ram_duration_part1[1],
data_ram_duration_part1[0]}),
	.portaaddr({\Add12~18_combout ,\Add12~16_combout ,\Add12~14_combout ,\Add12~12_combout ,\Add12~10_combout ,\Add12~8_combout ,\Add12~6_combout ,\Add12~4_combout ,\Add12~2_combout ,\Add12~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({address_read_info_3_level[9],address_read_info_3_level[8],address_read_info_3_level[7],address_read_info_3_level[6],address_read_info_3_level[5],address_read_info_3_level[4],address_read_info_3_level[3],address_read_info_3_level[2],address_read_info_3_level[1],address_read_info_3_level[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_duration_part1|altsyncram:altsyncram_component|altsyncram_ifs1:auto_generated|ALTSYNCRAM";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N1
cycloneiii_io_ibuf \indata_GPBCON8~input (
	.i(indata_GPBCON8),
	.ibar(gnd),
	.o(\indata_GPBCON8~input_o ));
// synopsys translate_off
defparam \indata_GPBCON8~input .bus_hold = "false";
defparam \indata_GPBCON8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiii_lcell_comb \Mux90~0 (
// Equation(s):
// \Mux90~0_combout  = (state_pipe[5] & \indata_GPBCON8~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\indata_GPBCON8~input_o ),
	.cin(gnd),
	.combout(\Mux90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux90~0 .lut_mask = 16'hF000;
defparam \Mux90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \data_ram_duration_part1[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux90~0_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[5] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N15
cycloneiii_io_ibuf \indata_GPBCON9~input (
	.i(indata_GPBCON9),
	.ibar(gnd),
	.o(\indata_GPBCON9~input_o ));
// synopsys translate_off
defparam \indata_GPBCON9~input .bus_hold = "false";
defparam \indata_GPBCON9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiii_lcell_comb \Mux89~0 (
// Equation(s):
// \Mux89~0_combout  = (\indata_GPBCON9~input_o  & state_pipe[5])

	.dataa(gnd),
	.datab(\indata_GPBCON9~input_o ),
	.datac(state_pipe[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux89~0 .lut_mask = 16'hC0C0;
defparam \Mux89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \data_ram_duration_part1[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux89~0_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[6] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N22
cycloneiii_io_ibuf \indata_GPBCON10~input (
	.i(indata_GPBCON10),
	.ibar(gnd),
	.o(\indata_GPBCON10~input_o ));
// synopsys translate_off
defparam \indata_GPBCON10~input .bus_hold = "false";
defparam \indata_GPBCON10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiii_lcell_comb \Mux88~0 (
// Equation(s):
// \Mux88~0_combout  = (state_pipe[5] & \indata_GPBCON10~input_o )

	.dataa(gnd),
	.datab(state_pipe[5]),
	.datac(\indata_GPBCON10~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux88~0 .lut_mask = 16'hC0C0;
defparam \Mux88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiii_lcell_comb \data_ram_duration_part1[7]~feeder (
// Equation(s):
// \data_ram_duration_part1[7]~feeder_combout  = \Mux88~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux88~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[7]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \data_ram_duration_part1[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[7] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N15
cycloneiii_io_ibuf \indata_GPJCON0~input (
	.i(indata_GPJCON0),
	.ibar(gnd),
	.o(\indata_GPJCON0~input_o ));
// synopsys translate_off
defparam \indata_GPJCON0~input .bus_hold = "false";
defparam \indata_GPJCON0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneiii_lcell_comb \Mux87~0 (
// Equation(s):
// \Mux87~0_combout  = (state_pipe[5] & \indata_GPJCON0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\indata_GPJCON0~input_o ),
	.cin(gnd),
	.combout(\Mux87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux87~0 .lut_mask = 16'hF000;
defparam \Mux87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneiii_lcell_comb \data_ram_duration_part1[8]~feeder (
// Equation(s):
// \data_ram_duration_part1[8]~feeder_combout  = \Mux87~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux87~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[8]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \data_ram_duration_part1[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[8] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneiii_io_ibuf \indata_GPJCON1~input (
	.i(indata_GPJCON1),
	.ibar(gnd),
	.o(\indata_GPJCON1~input_o ));
// synopsys translate_off
defparam \indata_GPJCON1~input .bus_hold = "false";
defparam \indata_GPJCON1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneiii_lcell_comb \Mux86~0 (
// Equation(s):
// \Mux86~0_combout  = (state_pipe[5] & \indata_GPJCON1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\indata_GPJCON1~input_o ),
	.cin(gnd),
	.combout(\Mux86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux86~0 .lut_mask = 16'hF000;
defparam \Mux86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneiii_lcell_comb \data_ram_duration_part1[9]~feeder (
// Equation(s):
// \data_ram_duration_part1[9]~feeder_combout  = \Mux86~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux86~0_combout ),
	.cin(gnd),
	.combout(\data_ram_duration_part1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration_part1[9]~feeder .lut_mask = 16'hFF00;
defparam \data_ram_duration_part1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \data_ram_duration_part1[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_duration_part1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration_part1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration_part1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration_part1[9] .is_wysiwyg = "true";
defparam \data_ram_duration_part1[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y15_N0
cycloneiii_ram_block \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\write_en_info_3level~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\read_en_3level~q ),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\write_en_info_3level~q ),
	.ena1(\ram_voltagevalue_part1|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,data_ram_duration_part1[9],data_ram_duration_part1[8],data_ram_duration_part1[7],data_ram_duration_part1[6],data_ram_duration_part1[5]}),
	.portaaddr({\Add12~18_combout ,\Add12~16_combout ,\Add12~14_combout ,\Add12~12_combout ,\Add12~10_combout ,\Add12~8_combout ,\Add12~6_combout ,\Add12~4_combout ,\Add12~2_combout ,\Add12~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({address_read_info_3_level[9],address_read_info_3_level[8],address_read_info_3_level[7],address_read_info_3_level[6],address_read_info_3_level[5],address_read_info_3_level[4],address_read_info_3_level[3],address_read_info_3_level[2],address_read_info_3_level[1],address_read_info_3_level[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_duration_part1|altsyncram:altsyncram_component|altsyncram_ifs1:auto_generated|ALTSYNCRAM";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_duration_part1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \coefficient[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult2|auto_generated|mac_out2~DATAOUT1 ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(indata_time_unit_reg[1]),
	.sload(vcc),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[1]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[1] .is_wysiwyg = "true";
defparam \coefficient[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \coefficient[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult2|auto_generated|mac_out2~DATAOUT2 ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(indata_time_unit_reg[1]),
	.sload(vcc),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[2]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[2] .is_wysiwyg = "true";
defparam \coefficient[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \coefficient[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mult2|auto_generated|mac_out2~DATAOUT3 ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(indata_time_unit_reg[1]),
	.sload(vcc),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[3]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[3] .is_wysiwyg = "true";
defparam \coefficient[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneiii_lcell_comb \coefficient~24 (
// Equation(s):
// \coefficient~24_combout  = (indata_time_unit_reg[0] & (((\Mult2|auto_generated|mac_out2~DATAOUT4  & !indata_time_unit_reg[1])))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|w150w [4]))

	.dataa(\Mult4|auto_generated|w150w [4]),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT4 ),
	.datac(indata_time_unit_reg[0]),
	.datad(indata_time_unit_reg[1]),
	.cin(gnd),
	.combout(\coefficient~24_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~24 .lut_mask = 16'h0ACA;
defparam \coefficient~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \coefficient[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~24_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[4]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[4] .is_wysiwyg = "true";
defparam \coefficient[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneiii_lcell_comb \coefficient~25 (
// Equation(s):
// \coefficient~25_combout  = (indata_time_unit_reg[0] & (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT5 )))) # (!indata_time_unit_reg[0] & (((\Mult4|auto_generated|w150w [5]))))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult4|auto_generated|w150w [5]),
	.datac(indata_time_unit_reg[0]),
	.datad(\Mult2|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\coefficient~25_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~25 .lut_mask = 16'h5C0C;
defparam \coefficient~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \coefficient[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[5]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[5] .is_wysiwyg = "true";
defparam \coefficient[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneiii_lcell_comb \coefficient~26 (
// Equation(s):
// \coefficient~26_combout  = (indata_time_unit_reg[0] & (((!indata_time_unit_reg[1] & \Mult2|auto_generated|mac_out2~DATAOUT6 )))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|w150w [6]))

	.dataa(\Mult4|auto_generated|w150w [6]),
	.datab(indata_time_unit_reg[0]),
	.datac(indata_time_unit_reg[1]),
	.datad(\Mult2|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\coefficient~26_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~26 .lut_mask = 16'h2E22;
defparam \coefficient~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \coefficient[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~26_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[6]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[6] .is_wysiwyg = "true";
defparam \coefficient[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneiii_lcell_comb \coefficient[7]~13 (
// Equation(s):
// \coefficient[7]~13_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|w195w [7]))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT7 ))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(\Mult6|auto_generated|w195w [7]),
	.cin(gnd),
	.combout(\coefficient[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[7]~13 .lut_mask = 16'hEE44;
defparam \coefficient[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \coefficient[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[7]~13_combout ),
	.asdata(\Mult4|auto_generated|w150w [7]),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[7]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[7] .is_wysiwyg = "true";
defparam \coefficient[7] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X18_Y12_N0
cycloneiii_mac_mult \Mult1|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({coefficient[17],coefficient[16],coefficient[15],coefficient[14],coefficient[13],coefficient[12],coefficient[11],coefficient[10],coefficient[9],coefficient[8],coefficient[7],coefficient[6],coefficient[5],coefficient[4],coefficient[3],coefficient[2],coefficient[1],gnd}),
	.datab({\ram_duration_part1|altsyncram_component|auto_generated|q_b [9],\ram_duration_part1|altsyncram_component|auto_generated|q_b [8],\ram_duration_part1|altsyncram_component|auto_generated|q_b [7],\ram_duration_part1|altsyncram_component|auto_generated|q_b [6],
\ram_duration_part1|altsyncram_component|auto_generated|q_b [5],\ram_duration_part1|altsyncram_component|auto_generated|q_b [4],\ram_duration_part1|altsyncram_component|auto_generated|q_b [3],\ram_duration_part1|altsyncram_component|auto_generated|q_b [2],
\ram_duration_part1|altsyncram_component|auto_generated|q_b [1],\ram_duration_part1|altsyncram_component|auto_generated|q_b [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneiii_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (cnt_duration_3level[7] & (\Add5~13  & VCC)) # (!cnt_duration_3level[7] & (!\Add5~13 ))
// \Add5~15  = CARRY((!cnt_duration_3level[7] & !\Add5~13 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'hC303;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneiii_lcell_comb \Mux64~0 (
// Equation(s):
// \Mux64~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [7])) # (!\always2~1_combout  & ((\Add5~14_combout )))

	.dataa(gnd),
	.datab(\always2~1_combout ),
	.datac(\Mult1|auto_generated|w195w [7]),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux64~0 .lut_mask = 16'hF3C0;
defparam \Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \cnt_duration_3level[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux64~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[7] .is_wysiwyg = "true";
defparam \cnt_duration_3level[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneiii_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (cnt_duration_3level[8] & ((GND) # (!\Add5~15 ))) # (!cnt_duration_3level[8] & (\Add5~15  $ (GND)))
// \Add5~17  = CARRY((cnt_duration_3level[8]) # (!\Add5~15 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'h3CCF;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneiii_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [8])) # (!\always2~1_combout  & ((\Add5~16_combout )))

	.dataa(\Mult1|auto_generated|w195w [8]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~16_combout ),
	.cin(gnd),
	.combout(\Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~0 .lut_mask = 16'hAFA0;
defparam \Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \cnt_duration_3level[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux63~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[8] .is_wysiwyg = "true";
defparam \cnt_duration_3level[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneiii_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (cnt_duration_3level[9] & (\Add5~17  & VCC)) # (!cnt_duration_3level[9] & (!\Add5~17 ))
// \Add5~19  = CARRY((!cnt_duration_3level[9] & !\Add5~17 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'hC303;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneiii_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [9])) # (!\always2~1_combout  & ((\Add5~18_combout )))

	.dataa(\Mult1|auto_generated|w195w [9]),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Add5~18_combout ),
	.cin(gnd),
	.combout(\Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~0 .lut_mask = 16'hAFA0;
defparam \Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \cnt_duration_3level[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux62~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[9] .is_wysiwyg = "true";
defparam \cnt_duration_3level[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneiii_lcell_comb \Equal10~6 (
// Equation(s):
// \Equal10~6_combout  = (!cnt_duration_3level[7] & (!cnt_duration_3level[6] & (!cnt_duration_3level[9] & !cnt_duration_3level[8])))

	.dataa(cnt_duration_3level[7]),
	.datab(cnt_duration_3level[6]),
	.datac(cnt_duration_3level[9]),
	.datad(cnt_duration_3level[8]),
	.cin(gnd),
	.combout(\Equal10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~6 .lut_mask = 16'h0001;
defparam \Equal10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneiii_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = (cnt_duration_3level[10] & ((GND) # (!\Add5~19 ))) # (!cnt_duration_3level[10] & (\Add5~19  $ (GND)))
// \Add5~21  = CARRY((cnt_duration_3level[10]) # (!\Add5~19 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'h3CCF;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneiii_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [10])) # (!\always2~1_combout  & ((\Add5~20_combout )))

	.dataa(gnd),
	.datab(\Mult1|auto_generated|w195w [10]),
	.datac(\always2~1_combout ),
	.datad(\Add5~20_combout ),
	.cin(gnd),
	.combout(\Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~0 .lut_mask = 16'hCFC0;
defparam \Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \cnt_duration_3level[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux61~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[10] .is_wysiwyg = "true";
defparam \cnt_duration_3level[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneiii_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = (cnt_duration_3level[14] & ((GND) # (!\Add5~27 ))) # (!cnt_duration_3level[14] & (\Add5~27  $ (GND)))
// \Add5~29  = CARRY((cnt_duration_3level[14]) # (!\Add5~27 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'h3CCF;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneiii_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|w195w [14]))) # (!\always2~1_combout  & (\Add5~28_combout ))

	.dataa(gnd),
	.datab(\always2~1_combout ),
	.datac(\Add5~28_combout ),
	.datad(\Mult1|auto_generated|w195w [14]),
	.cin(gnd),
	.combout(\Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~0 .lut_mask = 16'hFC30;
defparam \Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \cnt_duration_3level[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux57~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[14] .is_wysiwyg = "true";
defparam \cnt_duration_3level[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneiii_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = (cnt_duration_3level[15] & (\Add5~29  & VCC)) # (!cnt_duration_3level[15] & (!\Add5~29 ))
// \Add5~31  = CARRY((!cnt_duration_3level[15] & !\Add5~29 ))

	.dataa(cnt_duration_3level[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout(\Add5~31 ));
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'hA505;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneiii_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|w195w [15]))) # (!\always2~1_combout  & (\Add5~30_combout ))

	.dataa(gnd),
	.datab(\Add5~30_combout ),
	.datac(\always2~1_combout ),
	.datad(\Mult1|auto_generated|w195w [15]),
	.cin(gnd),
	.combout(\Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~0 .lut_mask = 16'hFC0C;
defparam \Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \cnt_duration_3level[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux56~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[15] .is_wysiwyg = "true";
defparam \cnt_duration_3level[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneiii_lcell_comb \Add5~34 (
// Equation(s):
// \Add5~34_combout  = (cnt_duration_3level[17] & (\Add5~33  & VCC)) # (!cnt_duration_3level[17] & (!\Add5~33 ))
// \Add5~35  = CARRY((!cnt_duration_3level[17] & !\Add5~33 ))

	.dataa(cnt_duration_3level[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~33 ),
	.combout(\Add5~34_combout ),
	.cout(\Add5~35 ));
// synopsys translate_off
defparam \Add5~34 .lut_mask = 16'hA505;
defparam \Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneiii_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [17])) # (!\always2~1_combout  & ((\Add5~34_combout )))

	.dataa(gnd),
	.datab(\Mult1|auto_generated|w195w [17]),
	.datac(\always2~1_combout ),
	.datad(\Add5~34_combout ),
	.cin(gnd),
	.combout(\Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~0 .lut_mask = 16'hCFC0;
defparam \Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \cnt_duration_3level[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux54~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[17] .is_wysiwyg = "true";
defparam \cnt_duration_3level[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneiii_lcell_comb \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = (!cnt_duration_3level[16] & (!cnt_duration_3level[15] & (!cnt_duration_3level[14] & !cnt_duration_3level[17])))

	.dataa(cnt_duration_3level[16]),
	.datab(cnt_duration_3level[15]),
	.datac(cnt_duration_3level[14]),
	.datad(cnt_duration_3level[17]),
	.cin(gnd),
	.combout(\Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~3 .lut_mask = 16'h0001;
defparam \Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneiii_lcell_comb \Add5~36 (
// Equation(s):
// \Add5~36_combout  = (cnt_duration_3level[18] & ((GND) # (!\Add5~35 ))) # (!cnt_duration_3level[18] & (\Add5~35  $ (GND)))
// \Add5~37  = CARRY((cnt_duration_3level[18]) # (!\Add5~35 ))

	.dataa(cnt_duration_3level[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~35 ),
	.combout(\Add5~36_combout ),
	.cout(\Add5~37 ));
// synopsys translate_off
defparam \Add5~36 .lut_mask = 16'h5AAF;
defparam \Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneiii_lcell_comb \Add5~38 (
// Equation(s):
// \Add5~38_combout  = (cnt_duration_3level[19] & (\Add5~37  & VCC)) # (!cnt_duration_3level[19] & (!\Add5~37 ))
// \Add5~39  = CARRY((!cnt_duration_3level[19] & !\Add5~37 ))

	.dataa(cnt_duration_3level[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~37 ),
	.combout(\Add5~38_combout ),
	.cout(\Add5~39 ));
// synopsys translate_off
defparam \Add5~38 .lut_mask = 16'hA505;
defparam \Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneiii_lcell_comb \Add5~40 (
// Equation(s):
// \Add5~40_combout  = (cnt_duration_3level[20] & ((GND) # (!\Add5~39 ))) # (!cnt_duration_3level[20] & (\Add5~39  $ (GND)))
// \Add5~41  = CARRY((cnt_duration_3level[20]) # (!\Add5~39 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~39 ),
	.combout(\Add5~40_combout ),
	.cout(\Add5~41 ));
// synopsys translate_off
defparam \Add5~40 .lut_mask = 16'h3CCF;
defparam \Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~0 (
// Equation(s):
// \Mult1|auto_generated|op_1~0_combout  = (\Mult1|auto_generated|mac_out4~dataout  & (\Mult1|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\Mult1|auto_generated|mac_out4~dataout  & (\Mult1|auto_generated|mac_out2~DATAOUT18  & VCC))
// \Mult1|auto_generated|op_1~1  = CARRY((\Mult1|auto_generated|mac_out4~dataout  & \Mult1|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\Mult1|auto_generated|mac_out4~dataout ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult1|auto_generated|op_1~0_combout ),
	.cout(\Mult1|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult1|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~2 (
// Equation(s):
// \Mult1|auto_generated|op_1~2_combout  = (\Mult1|auto_generated|mac_out4~DATAOUT1  & ((\Mult1|auto_generated|mac_out2~DATAOUT19  & (\Mult1|auto_generated|op_1~1  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT19  & (!\Mult1|auto_generated|op_1~1 )))) # 
// (!\Mult1|auto_generated|mac_out4~DATAOUT1  & ((\Mult1|auto_generated|mac_out2~DATAOUT19  & (!\Mult1|auto_generated|op_1~1 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT19  & ((\Mult1|auto_generated|op_1~1 ) # (GND)))))
// \Mult1|auto_generated|op_1~3  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT1  & (!\Mult1|auto_generated|mac_out2~DATAOUT19  & !\Mult1|auto_generated|op_1~1 )) # (!\Mult1|auto_generated|mac_out4~DATAOUT1  & ((!\Mult1|auto_generated|op_1~1 ) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~1 ),
	.combout(\Mult1|auto_generated|op_1~2_combout ),
	.cout(\Mult1|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult1|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~4 (
// Equation(s):
// \Mult1|auto_generated|op_1~4_combout  = ((\Mult1|auto_generated|mac_out4~DATAOUT2  $ (\Mult1|auto_generated|mac_out2~DATAOUT20  $ (!\Mult1|auto_generated|op_1~3 )))) # (GND)
// \Mult1|auto_generated|op_1~5  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT2  & ((\Mult1|auto_generated|mac_out2~DATAOUT20 ) # (!\Mult1|auto_generated|op_1~3 ))) # (!\Mult1|auto_generated|mac_out4~DATAOUT2  & (\Mult1|auto_generated|mac_out2~DATAOUT20  & 
// !\Mult1|auto_generated|op_1~3 )))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~3 ),
	.combout(\Mult1|auto_generated|op_1~4_combout ),
	.cout(\Mult1|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult1|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneiii_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~4_combout ))) # (!\always2~1_combout  & (\Add5~40_combout ))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Add5~40_combout ),
	.datad(\Mult1|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~0 .lut_mask = 16'hFA50;
defparam \Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \cnt_duration_3level[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux51~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[20] .is_wysiwyg = "true";
defparam \cnt_duration_3level[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneiii_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~2_combout ))) # (!\always2~1_combout  & (\Add5~38_combout ))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Add5~38_combout ),
	.datad(\Mult1|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~0 .lut_mask = 16'hFA50;
defparam \Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \cnt_duration_3level[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux52~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[19] .is_wysiwyg = "true";
defparam \cnt_duration_3level[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneiii_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~0_combout ))) # (!\always2~1_combout  & (\Add5~36_combout ))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Add5~36_combout ),
	.datad(\Mult1|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'hFA50;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \cnt_duration_3level[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux53~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[18] .is_wysiwyg = "true";
defparam \cnt_duration_3level[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneiii_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = (!cnt_duration_3level[21] & (!cnt_duration_3level[20] & (!cnt_duration_3level[19] & !cnt_duration_3level[18])))

	.dataa(cnt_duration_3level[21]),
	.datab(cnt_duration_3level[20]),
	.datac(cnt_duration_3level[19]),
	.datad(cnt_duration_3level[18]),
	.cin(gnd),
	.combout(\Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = 16'h0001;
defparam \Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneiii_lcell_comb \coefficient[20]~0 (
// Equation(s):
// \coefficient[20]~0_combout  = (indata_time_unit_reg[1] & (\Mult6|auto_generated|op_1~4_combout )) # (!indata_time_unit_reg[1] & ((\Mult2|auto_generated|mac_out2~DATAOUT20 )))

	.dataa(\Mult6|auto_generated|op_1~4_combout ),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(indata_time_unit_reg[1]),
	.cin(gnd),
	.combout(\coefficient[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[20]~0 .lut_mask = 16'hAACC;
defparam \coefficient[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X34_Y19_N0
cycloneiii_mac_mult \Mult4|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,indata_circletime_reg[3],indata_circletime_reg[2],indata_circletime_reg[1],indata_circletime_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult4|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult4|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult4|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult4|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult4|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult4|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult4|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~0 (
// Equation(s):
// \Mult4|auto_generated|op_1~0_combout  = (\Mult4|auto_generated|mac_out4~dataout  & (\Mult4|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\Mult4|auto_generated|mac_out4~dataout  & (\Mult4|auto_generated|mac_out2~DATAOUT18  & VCC))
// \Mult4|auto_generated|op_1~1  = CARRY((\Mult4|auto_generated|mac_out4~dataout  & \Mult4|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\Mult4|auto_generated|mac_out4~dataout ),
	.datab(\Mult4|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult4|auto_generated|op_1~0_combout ),
	.cout(\Mult4|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult4|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~2 (
// Equation(s):
// \Mult4|auto_generated|op_1~2_combout  = (\Mult4|auto_generated|mac_out2~DATAOUT19  & ((\Mult4|auto_generated|mac_out4~DATAOUT1  & (\Mult4|auto_generated|op_1~1  & VCC)) # (!\Mult4|auto_generated|mac_out4~DATAOUT1  & (!\Mult4|auto_generated|op_1~1 )))) # 
// (!\Mult4|auto_generated|mac_out2~DATAOUT19  & ((\Mult4|auto_generated|mac_out4~DATAOUT1  & (!\Mult4|auto_generated|op_1~1 )) # (!\Mult4|auto_generated|mac_out4~DATAOUT1  & ((\Mult4|auto_generated|op_1~1 ) # (GND)))))
// \Mult4|auto_generated|op_1~3  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT19  & (!\Mult4|auto_generated|mac_out4~DATAOUT1  & !\Mult4|auto_generated|op_1~1 )) # (!\Mult4|auto_generated|mac_out2~DATAOUT19  & ((!\Mult4|auto_generated|op_1~1 ) # 
// (!\Mult4|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~1 ),
	.combout(\Mult4|auto_generated|op_1~2_combout ),
	.cout(\Mult4|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult4|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~4 (
// Equation(s):
// \Mult4|auto_generated|op_1~4_combout  = ((\Mult4|auto_generated|mac_out2~DATAOUT20  $ (\Mult4|auto_generated|mac_out4~DATAOUT2  $ (!\Mult4|auto_generated|op_1~3 )))) # (GND)
// \Mult4|auto_generated|op_1~5  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT20  & ((\Mult4|auto_generated|mac_out4~DATAOUT2 ) # (!\Mult4|auto_generated|op_1~3 ))) # (!\Mult4|auto_generated|mac_out2~DATAOUT20  & (\Mult4|auto_generated|mac_out4~DATAOUT2  & 
// !\Mult4|auto_generated|op_1~3 )))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~3 ),
	.combout(\Mult4|auto_generated|op_1~4_combout ),
	.cout(\Mult4|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult4|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \coefficient[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[20]~0_combout ),
	.asdata(\Mult4|auto_generated|op_1~4_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[20]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[20] .is_wysiwyg = "true";
defparam \coefficient[20] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X18_Y18_N0
cycloneiii_mac_mult \Mult6|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,\Mult3|mult_core|romout[0][14]~3_combout ,\Mult3|mult_core|romout[0][13]~2_combout ,\Mult3|mult_core|romout[0][12]~1_combout ,\Mult3|mult_core|romout[0][11]~0_combout ,\Mult3|mult_core|romout[0][9]~combout ,\Mult3|mult_core|romout[0][8]~combout ,
\Mult3|mult_core|romout[0][7]~combout ,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,indata_circletime_reg[3],indata_circletime_reg[2],indata_circletime_reg[1],indata_circletime_reg[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult6|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult6|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult6|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult6|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult6|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult6|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult6|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~0 (
// Equation(s):
// \Mult6|auto_generated|op_1~0_combout  = (\Mult6|auto_generated|mac_out4~dataout  & (\Mult6|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\Mult6|auto_generated|mac_out4~dataout  & (\Mult6|auto_generated|mac_out2~DATAOUT18  & VCC))
// \Mult6|auto_generated|op_1~1  = CARRY((\Mult6|auto_generated|mac_out4~dataout  & \Mult6|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\Mult6|auto_generated|mac_out4~dataout ),
	.datab(\Mult6|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult6|auto_generated|op_1~0_combout ),
	.cout(\Mult6|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult6|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~2 (
// Equation(s):
// \Mult6|auto_generated|op_1~2_combout  = (\Mult6|auto_generated|mac_out2~DATAOUT19  & ((\Mult6|auto_generated|mac_out4~DATAOUT1  & (\Mult6|auto_generated|op_1~1  & VCC)) # (!\Mult6|auto_generated|mac_out4~DATAOUT1  & (!\Mult6|auto_generated|op_1~1 )))) # 
// (!\Mult6|auto_generated|mac_out2~DATAOUT19  & ((\Mult6|auto_generated|mac_out4~DATAOUT1  & (!\Mult6|auto_generated|op_1~1 )) # (!\Mult6|auto_generated|mac_out4~DATAOUT1  & ((\Mult6|auto_generated|op_1~1 ) # (GND)))))
// \Mult6|auto_generated|op_1~3  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT19  & (!\Mult6|auto_generated|mac_out4~DATAOUT1  & !\Mult6|auto_generated|op_1~1 )) # (!\Mult6|auto_generated|mac_out2~DATAOUT19  & ((!\Mult6|auto_generated|op_1~1 ) # 
// (!\Mult6|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~1 ),
	.combout(\Mult6|auto_generated|op_1~2_combout ),
	.cout(\Mult6|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult6|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~6 (
// Equation(s):
// \Mult6|auto_generated|op_1~6_combout  = (\Mult6|auto_generated|mac_out2~DATAOUT21  & ((\Mult6|auto_generated|mac_out4~DATAOUT3  & (\Mult6|auto_generated|op_1~5  & VCC)) # (!\Mult6|auto_generated|mac_out4~DATAOUT3  & (!\Mult6|auto_generated|op_1~5 )))) # 
// (!\Mult6|auto_generated|mac_out2~DATAOUT21  & ((\Mult6|auto_generated|mac_out4~DATAOUT3  & (!\Mult6|auto_generated|op_1~5 )) # (!\Mult6|auto_generated|mac_out4~DATAOUT3  & ((\Mult6|auto_generated|op_1~5 ) # (GND)))))
// \Mult6|auto_generated|op_1~7  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT21  & (!\Mult6|auto_generated|mac_out4~DATAOUT3  & !\Mult6|auto_generated|op_1~5 )) # (!\Mult6|auto_generated|mac_out2~DATAOUT21  & ((!\Mult6|auto_generated|op_1~5 ) # 
// (!\Mult6|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~5 ),
	.combout(\Mult6|auto_generated|op_1~6_combout ),
	.cout(\Mult6|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult6|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~6 (
// Equation(s):
// \Mult4|auto_generated|op_1~6_combout  = (\Mult4|auto_generated|mac_out4~DATAOUT3  & ((\Mult4|auto_generated|mac_out2~DATAOUT21  & (\Mult4|auto_generated|op_1~5  & VCC)) # (!\Mult4|auto_generated|mac_out2~DATAOUT21  & (!\Mult4|auto_generated|op_1~5 )))) # 
// (!\Mult4|auto_generated|mac_out4~DATAOUT3  & ((\Mult4|auto_generated|mac_out2~DATAOUT21  & (!\Mult4|auto_generated|op_1~5 )) # (!\Mult4|auto_generated|mac_out2~DATAOUT21  & ((\Mult4|auto_generated|op_1~5 ) # (GND)))))
// \Mult4|auto_generated|op_1~7  = CARRY((\Mult4|auto_generated|mac_out4~DATAOUT3  & (!\Mult4|auto_generated|mac_out2~DATAOUT21  & !\Mult4|auto_generated|op_1~5 )) # (!\Mult4|auto_generated|mac_out4~DATAOUT3  & ((!\Mult4|auto_generated|op_1~5 ) # 
// (!\Mult4|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Mult4|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\Mult4|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~5 ),
	.combout(\Mult4|auto_generated|op_1~6_combout ),
	.cout(\Mult4|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult4|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneiii_lcell_comb \coefficient~15 (
// Equation(s):
// \coefficient~15_combout  = (indata_time_unit_reg[0] & (indata_time_unit_reg[1] & (\Mult6|auto_generated|op_1~6_combout ))) # (!indata_time_unit_reg[0] & (((\Mult4|auto_generated|op_1~6_combout ))))

	.dataa(indata_time_unit_reg[1]),
	.datab(indata_time_unit_reg[0]),
	.datac(\Mult6|auto_generated|op_1~6_combout ),
	.datad(\Mult4|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\coefficient~15_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~15 .lut_mask = 16'hB380;
defparam \coefficient~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \coefficient[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~15_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[21]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[21] .is_wysiwyg = "true";
defparam \coefficient[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~8 (
// Equation(s):
// \Mult6|auto_generated|op_1~8_combout  = ((\Mult6|auto_generated|mac_out4~DATAOUT4  $ (\Mult6|auto_generated|mac_out2~DATAOUT22  $ (!\Mult6|auto_generated|op_1~7 )))) # (GND)
// \Mult6|auto_generated|op_1~9  = CARRY((\Mult6|auto_generated|mac_out4~DATAOUT4  & ((\Mult6|auto_generated|mac_out2~DATAOUT22 ) # (!\Mult6|auto_generated|op_1~7 ))) # (!\Mult6|auto_generated|mac_out4~DATAOUT4  & (\Mult6|auto_generated|mac_out2~DATAOUT22  & 
// !\Mult6|auto_generated|op_1~7 )))

	.dataa(\Mult6|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\Mult6|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~7 ),
	.combout(\Mult6|auto_generated|op_1~8_combout ),
	.cout(\Mult6|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult6|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneiii_lcell_comb \coefficient~16 (
// Equation(s):
// \coefficient~16_combout  = (indata_time_unit_reg[0] & (((indata_time_unit_reg[1] & \Mult6|auto_generated|op_1~8_combout )))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|op_1~8_combout ))

	.dataa(\Mult4|auto_generated|op_1~8_combout ),
	.datab(indata_time_unit_reg[1]),
	.datac(indata_time_unit_reg[0]),
	.datad(\Mult6|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\coefficient~16_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~16 .lut_mask = 16'hCA0A;
defparam \coefficient~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \coefficient[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~16_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[22]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[22] .is_wysiwyg = "true";
defparam \coefficient[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~10 (
// Equation(s):
// \Mult4|auto_generated|op_1~10_combout  = (\Mult4|auto_generated|mac_out2~DATAOUT23  & ((\Mult4|auto_generated|mac_out4~DATAOUT5  & (\Mult4|auto_generated|op_1~9  & VCC)) # (!\Mult4|auto_generated|mac_out4~DATAOUT5  & (!\Mult4|auto_generated|op_1~9 )))) # 
// (!\Mult4|auto_generated|mac_out2~DATAOUT23  & ((\Mult4|auto_generated|mac_out4~DATAOUT5  & (!\Mult4|auto_generated|op_1~9 )) # (!\Mult4|auto_generated|mac_out4~DATAOUT5  & ((\Mult4|auto_generated|op_1~9 ) # (GND)))))
// \Mult4|auto_generated|op_1~11  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT23  & (!\Mult4|auto_generated|mac_out4~DATAOUT5  & !\Mult4|auto_generated|op_1~9 )) # (!\Mult4|auto_generated|mac_out2~DATAOUT23  & ((!\Mult4|auto_generated|op_1~9 ) # 
// (!\Mult4|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~9 ),
	.combout(\Mult4|auto_generated|op_1~10_combout ),
	.cout(\Mult4|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult4|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneiii_lcell_comb \coefficient~17 (
// Equation(s):
// \coefficient~17_combout  = (indata_time_unit_reg[0] & (\Mult6|auto_generated|op_1~10_combout  & (indata_time_unit_reg[1]))) # (!indata_time_unit_reg[0] & (((\Mult4|auto_generated|op_1~10_combout ))))

	.dataa(\Mult6|auto_generated|op_1~10_combout ),
	.datab(indata_time_unit_reg[1]),
	.datac(indata_time_unit_reg[0]),
	.datad(\Mult4|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\coefficient~17_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~17 .lut_mask = 16'h8F80;
defparam \coefficient~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \coefficient[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~17_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[23]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[23] .is_wysiwyg = "true";
defparam \coefficient[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~12 (
// Equation(s):
// \Mult6|auto_generated|op_1~12_combout  = ((\Mult6|auto_generated|mac_out2~DATAOUT24  $ (\Mult6|auto_generated|mac_out4~DATAOUT6  $ (!\Mult6|auto_generated|op_1~11 )))) # (GND)
// \Mult6|auto_generated|op_1~13  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT24  & ((\Mult6|auto_generated|mac_out4~DATAOUT6 ) # (!\Mult6|auto_generated|op_1~11 ))) # (!\Mult6|auto_generated|mac_out2~DATAOUT24  & (\Mult6|auto_generated|mac_out4~DATAOUT6  
// & !\Mult6|auto_generated|op_1~11 )))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~11 ),
	.combout(\Mult6|auto_generated|op_1~12_combout ),
	.cout(\Mult6|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult6|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneiii_lcell_comb \Mult4|auto_generated|op_1~12 (
// Equation(s):
// \Mult4|auto_generated|op_1~12_combout  = ((\Mult4|auto_generated|mac_out2~DATAOUT24  $ (\Mult4|auto_generated|mac_out4~DATAOUT6  $ (!\Mult4|auto_generated|op_1~11 )))) # (GND)
// \Mult4|auto_generated|op_1~13  = CARRY((\Mult4|auto_generated|mac_out2~DATAOUT24  & ((\Mult4|auto_generated|mac_out4~DATAOUT6 ) # (!\Mult4|auto_generated|op_1~11 ))) # (!\Mult4|auto_generated|mac_out2~DATAOUT24  & (\Mult4|auto_generated|mac_out4~DATAOUT6  
// & !\Mult4|auto_generated|op_1~11 )))

	.dataa(\Mult4|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\Mult4|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult4|auto_generated|op_1~11 ),
	.combout(\Mult4|auto_generated|op_1~12_combout ),
	.cout(\Mult4|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult4|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult4|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneiii_lcell_comb \coefficient~18 (
// Equation(s):
// \coefficient~18_combout  = (indata_time_unit_reg[0] & (indata_time_unit_reg[1] & (\Mult6|auto_generated|op_1~12_combout ))) # (!indata_time_unit_reg[0] & (((\Mult4|auto_generated|op_1~12_combout ))))

	.dataa(indata_time_unit_reg[0]),
	.datab(indata_time_unit_reg[1]),
	.datac(\Mult6|auto_generated|op_1~12_combout ),
	.datad(\Mult4|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\coefficient~18_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~18 .lut_mask = 16'hD580;
defparam \coefficient~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \coefficient[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~18_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[24]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[24] .is_wysiwyg = "true";
defparam \coefficient[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~14 (
// Equation(s):
// \Mult6|auto_generated|op_1~14_combout  = (\Mult6|auto_generated|mac_out2~DATAOUT25  & ((\Mult6|auto_generated|mac_out4~DATAOUT7  & (\Mult6|auto_generated|op_1~13  & VCC)) # (!\Mult6|auto_generated|mac_out4~DATAOUT7  & (!\Mult6|auto_generated|op_1~13 )))) 
// # (!\Mult6|auto_generated|mac_out2~DATAOUT25  & ((\Mult6|auto_generated|mac_out4~DATAOUT7  & (!\Mult6|auto_generated|op_1~13 )) # (!\Mult6|auto_generated|mac_out4~DATAOUT7  & ((\Mult6|auto_generated|op_1~13 ) # (GND)))))
// \Mult6|auto_generated|op_1~15  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT25  & (!\Mult6|auto_generated|mac_out4~DATAOUT7  & !\Mult6|auto_generated|op_1~13 )) # (!\Mult6|auto_generated|mac_out2~DATAOUT25  & ((!\Mult6|auto_generated|op_1~13 ) # 
// (!\Mult6|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~13 ),
	.combout(\Mult6|auto_generated|op_1~14_combout ),
	.cout(\Mult6|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult6|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneiii_lcell_comb \coefficient~19 (
// Equation(s):
// \coefficient~19_combout  = (indata_time_unit_reg[0] & (((indata_time_unit_reg[1] & \Mult6|auto_generated|op_1~14_combout )))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|op_1~14_combout ))

	.dataa(\Mult4|auto_generated|op_1~14_combout ),
	.datab(indata_time_unit_reg[0]),
	.datac(indata_time_unit_reg[1]),
	.datad(\Mult6|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\coefficient~19_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~19 .lut_mask = 16'hE222;
defparam \coefficient~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \coefficient[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~19_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[25]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[25] .is_wysiwyg = "true";
defparam \coefficient[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~16 (
// Equation(s):
// \Mult6|auto_generated|op_1~16_combout  = ((\Mult6|auto_generated|mac_out2~DATAOUT26  $ (\Mult6|auto_generated|mac_out4~DATAOUT8  $ (!\Mult6|auto_generated|op_1~15 )))) # (GND)
// \Mult6|auto_generated|op_1~17  = CARRY((\Mult6|auto_generated|mac_out2~DATAOUT26  & ((\Mult6|auto_generated|mac_out4~DATAOUT8 ) # (!\Mult6|auto_generated|op_1~15 ))) # (!\Mult6|auto_generated|mac_out2~DATAOUT26  & (\Mult6|auto_generated|mac_out4~DATAOUT8  
// & !\Mult6|auto_generated|op_1~15 )))

	.dataa(\Mult6|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\Mult6|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~15 ),
	.combout(\Mult6|auto_generated|op_1~16_combout ),
	.cout(\Mult6|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult6|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneiii_lcell_comb \coefficient~20 (
// Equation(s):
// \coefficient~20_combout  = (indata_time_unit_reg[0] & (((\Mult6|auto_generated|op_1~16_combout  & indata_time_unit_reg[1])))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|op_1~16_combout ))

	.dataa(\Mult4|auto_generated|op_1~16_combout ),
	.datab(\Mult6|auto_generated|op_1~16_combout ),
	.datac(indata_time_unit_reg[1]),
	.datad(indata_time_unit_reg[0]),
	.cin(gnd),
	.combout(\coefficient~20_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~20 .lut_mask = 16'hC0AA;
defparam \coefficient~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \coefficient[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~20_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[26]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[26] .is_wysiwyg = "true";
defparam \coefficient[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~18 (
// Equation(s):
// \Mult6|auto_generated|op_1~18_combout  = (\Mult6|auto_generated|mac_out4~DATAOUT9  & ((\Mult6|auto_generated|mac_out2~DATAOUT27  & (\Mult6|auto_generated|op_1~17  & VCC)) # (!\Mult6|auto_generated|mac_out2~DATAOUT27  & (!\Mult6|auto_generated|op_1~17 )))) 
// # (!\Mult6|auto_generated|mac_out4~DATAOUT9  & ((\Mult6|auto_generated|mac_out2~DATAOUT27  & (!\Mult6|auto_generated|op_1~17 )) # (!\Mult6|auto_generated|mac_out2~DATAOUT27  & ((\Mult6|auto_generated|op_1~17 ) # (GND)))))
// \Mult6|auto_generated|op_1~19  = CARRY((\Mult6|auto_generated|mac_out4~DATAOUT9  & (!\Mult6|auto_generated|mac_out2~DATAOUT27  & !\Mult6|auto_generated|op_1~17 )) # (!\Mult6|auto_generated|mac_out4~DATAOUT9  & ((!\Mult6|auto_generated|op_1~17 ) # 
// (!\Mult6|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\Mult6|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\Mult6|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~17 ),
	.combout(\Mult6|auto_generated|op_1~18_combout ),
	.cout(\Mult6|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult6|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneiii_lcell_comb \coefficient~21 (
// Equation(s):
// \coefficient~21_combout  = (indata_time_unit_reg[0] & (indata_time_unit_reg[1] & ((\Mult6|auto_generated|op_1~18_combout )))) # (!indata_time_unit_reg[0] & (((\Mult4|auto_generated|op_1~18_combout ))))

	.dataa(indata_time_unit_reg[0]),
	.datab(indata_time_unit_reg[1]),
	.datac(\Mult4|auto_generated|op_1~18_combout ),
	.datad(\Mult6|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\coefficient~21_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~21 .lut_mask = 16'hD850;
defparam \coefficient~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \coefficient[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~21_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[27]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[27] .is_wysiwyg = "true";
defparam \coefficient[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~20 (
// Equation(s):
// \Mult6|auto_generated|op_1~20_combout  = (\Mult6|auto_generated|mac_out4~DATAOUT10  & (\Mult6|auto_generated|op_1~19  $ (GND))) # (!\Mult6|auto_generated|mac_out4~DATAOUT10  & (!\Mult6|auto_generated|op_1~19  & VCC))
// \Mult6|auto_generated|op_1~21  = CARRY((\Mult6|auto_generated|mac_out4~DATAOUT10  & !\Mult6|auto_generated|op_1~19 ))

	.dataa(\Mult6|auto_generated|mac_out4~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult6|auto_generated|op_1~19 ),
	.combout(\Mult6|auto_generated|op_1~20_combout ),
	.cout(\Mult6|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \Mult6|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneiii_lcell_comb \coefficient~22 (
// Equation(s):
// \coefficient~22_combout  = (indata_time_unit_reg[0] & (((indata_time_unit_reg[1] & \Mult6|auto_generated|op_1~20_combout )))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|op_1~20_combout ))

	.dataa(\Mult4|auto_generated|op_1~20_combout ),
	.datab(indata_time_unit_reg[1]),
	.datac(\Mult6|auto_generated|op_1~20_combout ),
	.datad(indata_time_unit_reg[0]),
	.cin(gnd),
	.combout(\coefficient~22_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~22 .lut_mask = 16'hC0AA;
defparam \coefficient~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \coefficient[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~22_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[28]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[28] .is_wysiwyg = "true";
defparam \coefficient[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneiii_lcell_comb \Mult6|auto_generated|op_1~22 (
// Equation(s):
// \Mult6|auto_generated|op_1~22_combout  = \Mult6|auto_generated|op_1~21  $ (\Mult6|auto_generated|mac_out4~DATAOUT11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult6|auto_generated|mac_out4~DATAOUT11 ),
	.cin(\Mult6|auto_generated|op_1~21 ),
	.combout(\Mult6|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult6|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \Mult6|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneiii_lcell_comb \coefficient~23 (
// Equation(s):
// \coefficient~23_combout  = (indata_time_unit_reg[0] & (((indata_time_unit_reg[1] & \Mult6|auto_generated|op_1~22_combout )))) # (!indata_time_unit_reg[0] & (\Mult4|auto_generated|op_1~22_combout ))

	.dataa(\Mult4|auto_generated|op_1~22_combout ),
	.datab(indata_time_unit_reg[0]),
	.datac(indata_time_unit_reg[1]),
	.datad(\Mult6|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\coefficient~23_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient~23 .lut_mask = 16'hE222;
defparam \coefficient~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \coefficient[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient~23_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[29]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[29] .is_wysiwyg = "true";
defparam \coefficient[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneiii_lcell_comb \coefficient[18]~2 (
// Equation(s):
// \coefficient[18]~2_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|op_1~0_combout ))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(\Mult6|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\coefficient[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[18]~2 .lut_mask = 16'hEE44;
defparam \coefficient[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \coefficient[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[18]~2_combout ),
	.asdata(\Mult4|auto_generated|op_1~0_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[18]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[18] .is_wysiwyg = "true";
defparam \coefficient[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneiii_lcell_comb \coefficient[19]~1 (
// Equation(s):
// \coefficient[19]~1_combout  = (indata_time_unit_reg[1] & ((\Mult6|auto_generated|op_1~2_combout ))) # (!indata_time_unit_reg[1] & (\Mult2|auto_generated|mac_out2~DATAOUT19 ))

	.dataa(indata_time_unit_reg[1]),
	.datab(\Mult2|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(\Mult6|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\coefficient[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \coefficient[19]~1 .lut_mask = 16'hEE44;
defparam \coefficient[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \coefficient[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\coefficient[19]~1_combout ),
	.asdata(\Mult4|auto_generated|op_1~2_combout ),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!indata_time_unit_reg[0]),
	.ena(\coefficient[23]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(coefficient[19]),
	.prn(vcc));
// synopsys translate_off
defparam \coefficient[19] .is_wysiwyg = "true";
defparam \coefficient[19] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X18_Y13_N0
cycloneiii_mac_mult \Mult1|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({coefficient[29],coefficient[28],coefficient[27],coefficient[26],coefficient[25],coefficient[24],coefficient[23],coefficient[22],coefficient[21],coefficient[20],coefficient[19],coefficient[18],gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\ram_duration_part1|altsyncram_component|auto_generated|q_b [9],\ram_duration_part1|altsyncram_component|auto_generated|q_b [8],\ram_duration_part1|altsyncram_component|auto_generated|q_b [7],\ram_duration_part1|altsyncram_component|auto_generated|q_b [6],
\ram_duration_part1|altsyncram_component|auto_generated|q_b [5],\ram_duration_part1|altsyncram_component|auto_generated|q_b [4],\ram_duration_part1|altsyncram_component|auto_generated|q_b [3],\ram_duration_part1|altsyncram_component|auto_generated|q_b [2],
\ram_duration_part1|altsyncram_component|auto_generated|q_b [1],\ram_duration_part1|altsyncram_component|auto_generated|q_b [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult1|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult1|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult1|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult1|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult1|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~12 (
// Equation(s):
// \Mult1|auto_generated|op_1~12_combout  = ((\Mult1|auto_generated|mac_out4~DATAOUT6  $ (\Mult1|auto_generated|mac_out2~DATAOUT24  $ (!\Mult1|auto_generated|op_1~11 )))) # (GND)
// \Mult1|auto_generated|op_1~13  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT6  & ((\Mult1|auto_generated|mac_out2~DATAOUT24 ) # (!\Mult1|auto_generated|op_1~11 ))) # (!\Mult1|auto_generated|mac_out4~DATAOUT6  & (\Mult1|auto_generated|mac_out2~DATAOUT24  
// & !\Mult1|auto_generated|op_1~11 )))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~11 ),
	.combout(\Mult1|auto_generated|op_1~12_combout ),
	.cout(\Mult1|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \Mult1|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~14 (
// Equation(s):
// \Mult1|auto_generated|op_1~14_combout  = (\Mult1|auto_generated|mac_out4~DATAOUT7  & ((\Mult1|auto_generated|mac_out2~DATAOUT25  & (\Mult1|auto_generated|op_1~13  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT25  & (!\Mult1|auto_generated|op_1~13 )))) 
// # (!\Mult1|auto_generated|mac_out4~DATAOUT7  & ((\Mult1|auto_generated|mac_out2~DATAOUT25  & (!\Mult1|auto_generated|op_1~13 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT25  & ((\Mult1|auto_generated|op_1~13 ) # (GND)))))
// \Mult1|auto_generated|op_1~15  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT7  & (!\Mult1|auto_generated|mac_out2~DATAOUT25  & !\Mult1|auto_generated|op_1~13 )) # (!\Mult1|auto_generated|mac_out4~DATAOUT7  & ((!\Mult1|auto_generated|op_1~13 ) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~13 ),
	.combout(\Mult1|auto_generated|op_1~14_combout ),
	.cout(\Mult1|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult1|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~16 (
// Equation(s):
// \Mult1|auto_generated|op_1~16_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT26  $ (\Mult1|auto_generated|mac_out4~DATAOUT8  $ (!\Mult1|auto_generated|op_1~15 )))) # (GND)
// \Mult1|auto_generated|op_1~17  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT26  & ((\Mult1|auto_generated|mac_out4~DATAOUT8 ) # (!\Mult1|auto_generated|op_1~15 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT26  & (\Mult1|auto_generated|mac_out4~DATAOUT8  
// & !\Mult1|auto_generated|op_1~15 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\Mult1|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~15 ),
	.combout(\Mult1|auto_generated|op_1~16_combout ),
	.cout(\Mult1|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \Mult1|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~18 (
// Equation(s):
// \Mult1|auto_generated|op_1~18_combout  = (\Mult1|auto_generated|mac_out4~DATAOUT9  & ((\Mult1|auto_generated|mac_out2~DATAOUT27  & (\Mult1|auto_generated|op_1~17  & VCC)) # (!\Mult1|auto_generated|mac_out2~DATAOUT27  & (!\Mult1|auto_generated|op_1~17 )))) 
// # (!\Mult1|auto_generated|mac_out4~DATAOUT9  & ((\Mult1|auto_generated|mac_out2~DATAOUT27  & (!\Mult1|auto_generated|op_1~17 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT27  & ((\Mult1|auto_generated|op_1~17 ) # (GND)))))
// \Mult1|auto_generated|op_1~19  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT9  & (!\Mult1|auto_generated|mac_out2~DATAOUT27  & !\Mult1|auto_generated|op_1~17 )) # (!\Mult1|auto_generated|mac_out4~DATAOUT9  & ((!\Mult1|auto_generated|op_1~17 ) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~17 ),
	.combout(\Mult1|auto_generated|op_1~18_combout ),
	.cout(\Mult1|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult1|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneiii_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~14_combout ))) # (!\always2~1_combout  & (\Add5~50_combout ))

	.dataa(\Add5~50_combout ),
	.datab(gnd),
	.datac(\Mult1|auto_generated|op_1~14_combout ),
	.datad(\always2~1_combout ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hF0AA;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \cnt_duration_3level[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux46~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[25] .is_wysiwyg = "true";
defparam \cnt_duration_3level[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneiii_lcell_comb \Add5~48 (
// Equation(s):
// \Add5~48_combout  = (cnt_duration_3level[24] & ((GND) # (!\Add5~47 ))) # (!cnt_duration_3level[24] & (\Add5~47  $ (GND)))
// \Add5~49  = CARRY((cnt_duration_3level[24]) # (!\Add5~47 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~47 ),
	.combout(\Add5~48_combout ),
	.cout(\Add5~49 ));
// synopsys translate_off
defparam \Add5~48 .lut_mask = 16'h3CCF;
defparam \Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneiii_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|op_1~12_combout )) # (!\always2~1_combout  & ((\Add5~48_combout )))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Mult1|auto_generated|op_1~12_combout ),
	.datad(\Add5~48_combout ),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hF5A0;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \cnt_duration_3level[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux47~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[24] .is_wysiwyg = "true";
defparam \cnt_duration_3level[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneiii_lcell_comb \Add5~52 (
// Equation(s):
// \Add5~52_combout  = (cnt_duration_3level[26] & ((GND) # (!\Add5~51 ))) # (!cnt_duration_3level[26] & (\Add5~51  $ (GND)))
// \Add5~53  = CARRY((cnt_duration_3level[26]) # (!\Add5~51 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~51 ),
	.combout(\Add5~52_combout ),
	.cout(\Add5~53 ));
// synopsys translate_off
defparam \Add5~52 .lut_mask = 16'h3CCF;
defparam \Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneiii_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~16_combout ))) # (!\always2~1_combout  & (\Add5~52_combout ))

	.dataa(\always2~1_combout ),
	.datab(\Add5~52_combout ),
	.datac(gnd),
	.datad(\Mult1|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hEE44;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \cnt_duration_3level[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux45~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[26] .is_wysiwyg = "true";
defparam \cnt_duration_3level[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneiii_lcell_comb \Add5~54 (
// Equation(s):
// \Add5~54_combout  = (cnt_duration_3level[27] & (\Add5~53  & VCC)) # (!cnt_duration_3level[27] & (!\Add5~53 ))
// \Add5~55  = CARRY((!cnt_duration_3level[27] & !\Add5~53 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~53 ),
	.combout(\Add5~54_combout ),
	.cout(\Add5~55 ));
// synopsys translate_off
defparam \Add5~54 .lut_mask = 16'hC303;
defparam \Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneiii_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|op_1~18_combout )) # (!\always2~1_combout  & ((\Add5~54_combout )))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Mult1|auto_generated|op_1~18_combout ),
	.datad(\Add5~54_combout ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hF5A0;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \cnt_duration_3level[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux44~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[27] .is_wysiwyg = "true";
defparam \cnt_duration_3level[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~20 (
// Equation(s):
// \Mult1|auto_generated|op_1~20_combout  = (\Mult1|auto_generated|mac_out4~DATAOUT10  & (\Mult1|auto_generated|op_1~19  $ (GND))) # (!\Mult1|auto_generated|mac_out4~DATAOUT10  & (!\Mult1|auto_generated|op_1~19  & VCC))
// \Mult1|auto_generated|op_1~21  = CARRY((\Mult1|auto_generated|mac_out4~DATAOUT10  & !\Mult1|auto_generated|op_1~19 ))

	.dataa(\Mult1|auto_generated|mac_out4~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult1|auto_generated|op_1~19 ),
	.combout(\Mult1|auto_generated|op_1~20_combout ),
	.cout(\Mult1|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \Mult1|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneiii_lcell_comb \Mult1|auto_generated|op_1~22 (
// Equation(s):
// \Mult1|auto_generated|op_1~22_combout  = \Mult1|auto_generated|op_1~21  $ (\Mult1|auto_generated|mac_out4~DATAOUT11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult1|auto_generated|mac_out4~DATAOUT11 ),
	.cin(\Mult1|auto_generated|op_1~21 ),
	.combout(\Mult1|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult1|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \Mult1|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneiii_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|op_1~20_combout ))) # (!\always2~1_combout  & (\Add5~56_combout ))

	.dataa(\Add5~56_combout ),
	.datab(gnd),
	.datac(\always2~1_combout ),
	.datad(\Mult1|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hFA0A;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \cnt_duration_3level[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux43~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[28] .is_wysiwyg = "true";
defparam \cnt_duration_3level[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneiii_lcell_comb \Add5~58 (
// Equation(s):
// \Add5~58_combout  = \Add5~57  $ (!cnt_duration_3level[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_duration_3level[29]),
	.cin(\Add5~57 ),
	.combout(\Add5~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~58 .lut_mask = 16'hF00F;
defparam \Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneiii_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|op_1~22_combout )) # (!\always2~1_combout  & ((\Add5~58_combout )))

	.dataa(\always2~1_combout ),
	.datab(gnd),
	.datac(\Mult1|auto_generated|op_1~22_combout ),
	.datad(\Add5~58_combout ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'hF5A0;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \cnt_duration_3level[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux42~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[29] .is_wysiwyg = "true";
defparam \cnt_duration_3level[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneiii_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (!cnt_duration_3level[28] & (!cnt_duration_3level[27] & (!cnt_duration_3level[29] & !cnt_duration_3level[26])))

	.dataa(cnt_duration_3level[28]),
	.datab(cnt_duration_3level[27]),
	.datac(cnt_duration_3level[29]),
	.datad(cnt_duration_3level[26]),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'h0001;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneiii_lcell_comb \Equal10~4 (
// Equation(s):
// \Equal10~4_combout  = (\Equal10~1_combout  & (\Equal10~3_combout  & (\Equal10~2_combout  & \Equal10~0_combout )))

	.dataa(\Equal10~1_combout ),
	.datab(\Equal10~3_combout ),
	.datac(\Equal10~2_combout ),
	.datad(\Equal10~0_combout ),
	.cin(gnd),
	.combout(\Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~4 .lut_mask = 16'h8000;
defparam \Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneiii_lcell_comb \Mux66~0 (
// Equation(s):
// \Mux66~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [5])) # (!\always2~1_combout  & ((\Add5~10_combout )))

	.dataa(\Mult1|auto_generated|w195w [5]),
	.datab(\Add5~10_combout ),
	.datac(\always2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~0 .lut_mask = 16'hACAC;
defparam \Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \cnt_duration_3level[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux66~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[5] .is_wysiwyg = "true";
defparam \cnt_duration_3level[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneiii_lcell_comb \Mux68~0 (
// Equation(s):
// \Mux68~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|w195w [3]))) # (!\always2~1_combout  & (\Add5~6_combout ))

	.dataa(gnd),
	.datab(\Add5~6_combout ),
	.datac(\always2~1_combout ),
	.datad(\Mult1|auto_generated|w195w [3]),
	.cin(gnd),
	.combout(\Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux68~0 .lut_mask = 16'hFC0C;
defparam \Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \cnt_duration_3level[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux68~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[3] .is_wysiwyg = "true";
defparam \cnt_duration_3level[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneiii_lcell_comb \Equal10~7 (
// Equation(s):
// \Equal10~7_combout  = (!cnt_duration_3level[4] & (!cnt_duration_3level[5] & !cnt_duration_3level[3]))

	.dataa(cnt_duration_3level[4]),
	.datab(gnd),
	.datac(cnt_duration_3level[5]),
	.datad(cnt_duration_3level[3]),
	.cin(gnd),
	.combout(\Equal10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~7 .lut_mask = 16'h0005;
defparam \Equal10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneiii_lcell_comb \Equal10~8 (
// Equation(s):
// \Equal10~8_combout  = (\Equal10~5_combout  & (\Equal10~6_combout  & (\Equal10~4_combout  & \Equal10~7_combout )))

	.dataa(\Equal10~5_combout ),
	.datab(\Equal10~6_combout ),
	.datac(\Equal10~4_combout ),
	.datad(\Equal10~7_combout ),
	.cin(gnd),
	.combout(\Equal10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~8 .lut_mask = 16'h8000;
defparam \Equal10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneiii_lcell_comb \address_read_info_3_level[8]~15 (
// Equation(s):
// \address_read_info_3_level[8]~15_combout  = (\address_read_info_3_level[8]~10_combout  & (((!\address_read_info_3_level[8]~14_combout  & \Equal10~8_combout )) # (!state_pipe[4])))

	.dataa(\address_read_info_3_level[8]~14_combout ),
	.datab(state_pipe[4]),
	.datac(\address_read_info_3_level[8]~10_combout ),
	.datad(\Equal10~8_combout ),
	.cin(gnd),
	.combout(\address_read_info_3_level[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_3_level[8]~15 .lut_mask = 16'h7030;
defparam \address_read_info_3_level[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \address_read_info_3_level[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[2]~18_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[2] .is_wysiwyg = "true";
defparam \address_read_info_3_level[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneiii_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = (address_read_info_3_level[3] & (\Add12~6_combout  & (\Add12~4_combout  $ (!address_read_info_3_level[2])))) # (!address_read_info_3_level[3] & (!\Add12~6_combout  & (\Add12~4_combout  $ (!address_read_info_3_level[2]))))

	.dataa(address_read_info_3_level[3]),
	.datab(\Add12~4_combout ),
	.datac(address_read_info_3_level[2]),
	.datad(\Add12~6_combout ),
	.cin(gnd),
	.combout(\Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~2 .lut_mask = 16'h8241;
defparam \Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneiii_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (address_read_info_3_level[1] & (\Add12~2_combout  & (\Add12~0_combout  $ (!address_read_info_3_level[0])))) # (!address_read_info_3_level[1] & (!\Add12~2_combout  & (\Add12~0_combout  $ (!address_read_info_3_level[0]))))

	.dataa(address_read_info_3_level[1]),
	.datab(\Add12~0_combout ),
	.datac(address_read_info_3_level[0]),
	.datad(\Add12~2_combout ),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'h8241;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneiii_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = (address_read_info_3_level[5] & (\Add12~10_combout  & (address_read_info_3_level[4] $ (!\Add12~8_combout )))) # (!address_read_info_3_level[5] & (!\Add12~10_combout  & (address_read_info_3_level[4] $ (!\Add12~8_combout ))))

	.dataa(address_read_info_3_level[5]),
	.datab(address_read_info_3_level[4]),
	.datac(\Add12~10_combout ),
	.datad(\Add12~8_combout ),
	.cin(gnd),
	.combout(\Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~3 .lut_mask = 16'h8421;
defparam \Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneiii_lcell_comb \Equal9~5 (
// Equation(s):
// \Equal9~5_combout  = (\Equal9~4_combout  & (\Equal9~2_combout  & (\Equal9~1_combout  & \Equal9~3_combout )))

	.dataa(\Equal9~4_combout ),
	.datab(\Equal9~2_combout ),
	.datac(\Equal9~1_combout ),
	.datad(\Equal9~3_combout ),
	.cin(gnd),
	.combout(\Equal9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~5 .lut_mask = 16'h8000;
defparam \Equal9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneiii_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (\Add12~18_combout  & (address_read_info_3_level[9] & (address_read_info_3_level[8] $ (!\Add12~16_combout )))) # (!\Add12~18_combout  & (!address_read_info_3_level[9] & (address_read_info_3_level[8] $ (!\Add12~16_combout ))))

	.dataa(\Add12~18_combout ),
	.datab(address_read_info_3_level[9]),
	.datac(address_read_info_3_level[8]),
	.datad(\Add12~16_combout ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h9009;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneiii_lcell_comb \address_read_info_3_level[8]~13 (
// Equation(s):
// \address_read_info_3_level[8]~13_combout  = ((\Equal9~5_combout  & \Equal9~0_combout )) # (!state_pipe[4])

	.dataa(gnd),
	.datab(\Equal9~5_combout ),
	.datac(\Equal9~0_combout ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\address_read_info_3_level[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_3_level[8]~13 .lut_mask = 16'hC0FF;
defparam \address_read_info_3_level[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \address_read_info_3_level[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_3_level[0]~11_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_3_level[8]~13_combout ),
	.sload(gnd),
	.ena(\address_read_info_3_level[8]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_3_level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_3_level[0] .is_wysiwyg = "true";
defparam \address_read_info_3_level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneiii_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (cnt_duration_3level[1] & (\Add5~1  & VCC)) # (!cnt_duration_3level[1] & (!\Add5~1 ))
// \Add5~3  = CARRY((!cnt_duration_3level[1] & !\Add5~1 ))

	.dataa(gnd),
	.datab(cnt_duration_3level[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'hC303;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneiii_lcell_comb \Mux70~0 (
// Equation(s):
// \Mux70~0_combout  = (\always2~1_combout  & (\Mult1|auto_generated|w195w [1])) # (!\always2~1_combout  & ((\Add5~2_combout )))

	.dataa(gnd),
	.datab(\Mult1|auto_generated|w195w [1]),
	.datac(\always2~1_combout ),
	.datad(\Add5~2_combout ),
	.cin(gnd),
	.combout(\Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux70~0 .lut_mask = 16'hCFC0;
defparam \Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \cnt_duration_3level[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux70~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[1] .is_wysiwyg = "true";
defparam \cnt_duration_3level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneiii_lcell_comb \Mux69~0 (
// Equation(s):
// \Mux69~0_combout  = (\always2~1_combout  & ((\Mult1|auto_generated|w195w [2]))) # (!\always2~1_combout  & (\Add5~4_combout ))

	.dataa(\always2~1_combout ),
	.datab(\Add5~4_combout ),
	.datac(gnd),
	.datad(\Mult1|auto_generated|w195w [2]),
	.cin(gnd),
	.combout(\Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux69~0 .lut_mask = 16'hEE44;
defparam \Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \cnt_duration_3level[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux69~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration_3level[24]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration_3level[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration_3level[2] .is_wysiwyg = "true";
defparam \cnt_duration_3level[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneiii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (cnt_duration_3level[1]) # ((cnt_duration_3level[2]) # ((cnt_duration_3level[0]) # (!\Equal10~8_combout )))

	.dataa(cnt_duration_3level[1]),
	.datab(cnt_duration_3level[2]),
	.datac(\Equal10~8_combout ),
	.datad(cnt_duration_3level[0]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'hFFEF;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneiii_lcell_comb \read_posedge~3 (
// Equation(s):
// \read_posedge~3_combout  = (\voltage_level_reg~q  & (((\Equal7~0_combout )))) # (!\voltage_level_reg~q  & (((cnt_duration[0])) # (!\Equal6~9_combout )))

	.dataa(\Equal6~9_combout ),
	.datab(cnt_duration[0]),
	.datac(\voltage_level_reg~q ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\read_posedge~3_combout ),
	.cout());
// synopsys translate_off
defparam \read_posedge~3 .lut_mask = 16'hFD0D;
defparam \read_posedge~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneiii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (cnt_duration[1] & (\Add2~1  & VCC)) # (!cnt_duration[1] & (!\Add2~1 ))
// \Add2~3  = CARRY((!cnt_duration[1] & !\Add2~1 ))

	.dataa(gnd),
	.datab(cnt_duration[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC303;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneiii_lcell_comb \address_write_info_2level[1]~34 (
// Equation(s):
// \address_write_info_2level[1]~34_combout  = ((state_pipe[5]) # (!\LessThan0~2_combout )) # (!\inclk_reg1~q )

	.dataa(\inclk_reg1~q ),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\address_write_info_2level[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_2level[1]~34 .lut_mask = 16'hF5FF;
defparam \address_write_info_2level[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \address_write_info_2level[0]~12 (
// Equation(s):
// \address_write_info_2level[0]~12_combout  = address_write_info_2level[0] $ (VCC)
// \address_write_info_2level[0]~13  = CARRY(address_write_info_2level[0])

	.dataa(gnd),
	.datab(address_write_info_2level[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_write_info_2level[0]~12_combout ),
	.cout(\address_write_info_2level[0]~13 ));
// synopsys translate_off
defparam \address_write_info_2level[0]~12 .lut_mask = 16'h33CC;
defparam \address_write_info_2level[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneiii_lcell_comb \data_ram_duration[7]~0 (
// Equation(s):
// \data_ram_duration[7]~0_combout  = (!state_pipe[4] & ((!state_pipe[5]) # (!\voltage_level_reg~q )))

	.dataa(\voltage_level_reg~q ),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\data_ram_duration[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration[7]~0 .lut_mask = 16'h005F;
defparam \data_ram_duration[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneiii_lcell_comb \address_write_info_2level[1]~15 (
// Equation(s):
// \address_write_info_2level[1]~15_combout  = (\data_ram_duration[7]~0_combout  & ((\address_write_info_2level[1]~14_combout ) # ((\Mux40~2_combout  & \LessThan0~2_combout ))))

	.dataa(\Mux40~2_combout ),
	.datab(\LessThan0~2_combout ),
	.datac(\data_ram_duration[7]~0_combout ),
	.datad(\address_write_info_2level[1]~14_combout ),
	.cin(gnd),
	.combout(\address_write_info_2level[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_2level[1]~15 .lut_mask = 16'hF080;
defparam \address_write_info_2level[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \address_write_info_2level[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[0]~12_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[0] .is_wysiwyg = "true";
defparam \address_write_info_2level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiii_lcell_comb \address_write_info_2level[1]~16 (
// Equation(s):
// \address_write_info_2level[1]~16_combout  = (address_write_info_2level[1] & ((\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[0]~13 )) # (!\address_write_info_2level[1]~34_combout  & (\address_write_info_2level[0]~13  & VCC)))) # 
// (!address_write_info_2level[1] & ((\address_write_info_2level[1]~34_combout  & ((\address_write_info_2level[0]~13 ) # (GND))) # (!\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[0]~13 ))))
// \address_write_info_2level[1]~17  = CARRY((address_write_info_2level[1] & (\address_write_info_2level[1]~34_combout  & !\address_write_info_2level[0]~13 )) # (!address_write_info_2level[1] & ((\address_write_info_2level[1]~34_combout ) # 
// (!\address_write_info_2level[0]~13 ))))

	.dataa(address_write_info_2level[1]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[0]~13 ),
	.combout(\address_write_info_2level[1]~16_combout ),
	.cout(\address_write_info_2level[1]~17 ));
// synopsys translate_off
defparam \address_write_info_2level[1]~16 .lut_mask = 16'h694D;
defparam \address_write_info_2level[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiii_lcell_comb \address_write_info_2level[2]~18 (
// Equation(s):
// \address_write_info_2level[2]~18_combout  = ((address_write_info_2level[2] $ (\address_write_info_2level[1]~34_combout  $ (\address_write_info_2level[1]~17 )))) # (GND)
// \address_write_info_2level[2]~19  = CARRY((address_write_info_2level[2] & ((!\address_write_info_2level[1]~17 ) # (!\address_write_info_2level[1]~34_combout ))) # (!address_write_info_2level[2] & (!\address_write_info_2level[1]~34_combout  & 
// !\address_write_info_2level[1]~17 )))

	.dataa(address_write_info_2level[2]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[1]~17 ),
	.combout(\address_write_info_2level[2]~18_combout ),
	.cout(\address_write_info_2level[2]~19 ));
// synopsys translate_off
defparam \address_write_info_2level[2]~18 .lut_mask = 16'h962B;
defparam \address_write_info_2level[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiii_lcell_comb \address_write_info_2level[3]~20 (
// Equation(s):
// \address_write_info_2level[3]~20_combout  = (address_write_info_2level[3] & ((\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[2]~19 )) # (!\address_write_info_2level[1]~34_combout  & (\address_write_info_2level[2]~19  & VCC)))) # 
// (!address_write_info_2level[3] & ((\address_write_info_2level[1]~34_combout  & ((\address_write_info_2level[2]~19 ) # (GND))) # (!\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[2]~19 ))))
// \address_write_info_2level[3]~21  = CARRY((address_write_info_2level[3] & (\address_write_info_2level[1]~34_combout  & !\address_write_info_2level[2]~19 )) # (!address_write_info_2level[3] & ((\address_write_info_2level[1]~34_combout ) # 
// (!\address_write_info_2level[2]~19 ))))

	.dataa(address_write_info_2level[3]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[2]~19 ),
	.combout(\address_write_info_2level[3]~20_combout ),
	.cout(\address_write_info_2level[3]~21 ));
// synopsys translate_off
defparam \address_write_info_2level[3]~20 .lut_mask = 16'h694D;
defparam \address_write_info_2level[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiii_lcell_comb \address_write_info_2level[4]~22 (
// Equation(s):
// \address_write_info_2level[4]~22_combout  = ((address_write_info_2level[4] $ (\address_write_info_2level[1]~34_combout  $ (\address_write_info_2level[3]~21 )))) # (GND)
// \address_write_info_2level[4]~23  = CARRY((address_write_info_2level[4] & ((!\address_write_info_2level[3]~21 ) # (!\address_write_info_2level[1]~34_combout ))) # (!address_write_info_2level[4] & (!\address_write_info_2level[1]~34_combout  & 
// !\address_write_info_2level[3]~21 )))

	.dataa(address_write_info_2level[4]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[3]~21 ),
	.combout(\address_write_info_2level[4]~22_combout ),
	.cout(\address_write_info_2level[4]~23 ));
// synopsys translate_off
defparam \address_write_info_2level[4]~22 .lut_mask = 16'h962B;
defparam \address_write_info_2level[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiii_lcell_comb \address_write_info_2level[5]~24 (
// Equation(s):
// \address_write_info_2level[5]~24_combout  = (address_write_info_2level[5] & ((\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[4]~23 )) # (!\address_write_info_2level[1]~34_combout  & (\address_write_info_2level[4]~23  & VCC)))) # 
// (!address_write_info_2level[5] & ((\address_write_info_2level[1]~34_combout  & ((\address_write_info_2level[4]~23 ) # (GND))) # (!\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[4]~23 ))))
// \address_write_info_2level[5]~25  = CARRY((address_write_info_2level[5] & (\address_write_info_2level[1]~34_combout  & !\address_write_info_2level[4]~23 )) # (!address_write_info_2level[5] & ((\address_write_info_2level[1]~34_combout ) # 
// (!\address_write_info_2level[4]~23 ))))

	.dataa(address_write_info_2level[5]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[4]~23 ),
	.combout(\address_write_info_2level[5]~24_combout ),
	.cout(\address_write_info_2level[5]~25 ));
// synopsys translate_off
defparam \address_write_info_2level[5]~24 .lut_mask = 16'h694D;
defparam \address_write_info_2level[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiii_lcell_comb \address_write_info_2level[7]~28 (
// Equation(s):
// \address_write_info_2level[7]~28_combout  = (address_write_info_2level[7] & ((\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[6]~27 )) # (!\address_write_info_2level[1]~34_combout  & (\address_write_info_2level[6]~27  & VCC)))) # 
// (!address_write_info_2level[7] & ((\address_write_info_2level[1]~34_combout  & ((\address_write_info_2level[6]~27 ) # (GND))) # (!\address_write_info_2level[1]~34_combout  & (!\address_write_info_2level[6]~27 ))))
// \address_write_info_2level[7]~29  = CARRY((address_write_info_2level[7] & (\address_write_info_2level[1]~34_combout  & !\address_write_info_2level[6]~27 )) # (!address_write_info_2level[7] & ((\address_write_info_2level[1]~34_combout ) # 
// (!\address_write_info_2level[6]~27 ))))

	.dataa(address_write_info_2level[7]),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_write_info_2level[6]~27 ),
	.combout(\address_write_info_2level[7]~28_combout ),
	.cout(\address_write_info_2level[7]~29 ));
// synopsys translate_off
defparam \address_write_info_2level[7]~28 .lut_mask = 16'h694D;
defparam \address_write_info_2level[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiii_lcell_comb \address_write_info_2level[9]~32 (
// Equation(s):
// \address_write_info_2level[9]~32_combout  = \address_write_info_2level[1]~34_combout  $ (\address_write_info_2level[8]~31  $ (!address_write_info_2level[9]))

	.dataa(gnd),
	.datab(\address_write_info_2level[1]~34_combout ),
	.datac(gnd),
	.datad(address_write_info_2level[9]),
	.cin(\address_write_info_2level[8]~31 ),
	.combout(\address_write_info_2level[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \address_write_info_2level[9]~32 .lut_mask = 16'h3CC3;
defparam \address_write_info_2level[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \address_write_info_2level[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[9]~32_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[9] .is_wysiwyg = "true";
defparam \address_write_info_2level[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \address_write_info_2level[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[7]~28_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[7] .is_wysiwyg = "true";
defparam \address_write_info_2level[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \address_write_info_2level[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[4]~22_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[4] .is_wysiwyg = "true";
defparam \address_write_info_2level[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \address_write_info_2level[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[5]~24_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[5] .is_wysiwyg = "true";
defparam \address_write_info_2level[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneiii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (address_write_info_2level[6]) # ((address_write_info_2level[7]) # ((address_write_info_2level[4]) # (address_write_info_2level[5])))

	.dataa(address_write_info_2level[6]),
	.datab(address_write_info_2level[7]),
	.datac(address_write_info_2level[4]),
	.datad(address_write_info_2level[5]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \address_write_info_2level[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[2]~18_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[2] .is_wysiwyg = "true";
defparam \address_write_info_2level[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \address_write_info_2level[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[3]~20_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[3] .is_wysiwyg = "true";
defparam \address_write_info_2level[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \address_write_info_2level[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_write_info_2level[1]~16_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_write_info_2level[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_write_info_2level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_write_info_2level[1] .is_wysiwyg = "true";
defparam \address_write_info_2level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (address_write_info_2level[0]) # ((address_write_info_2level[2]) # ((address_write_info_2level[3]) # (address_write_info_2level[1])))

	.dataa(address_write_info_2level[0]),
	.datab(address_write_info_2level[2]),
	.datac(address_write_info_2level[3]),
	.datad(address_write_info_2level[1]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneiii_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (address_write_info_2level[8]) # ((address_write_info_2level[9]) # ((\LessThan0~1_combout ) # (\LessThan0~0_combout )))

	.dataa(address_write_info_2level[8]),
	.datab(address_write_info_2level[9]),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFFE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneiii_lcell_comb \write_en_info_2level~1 (
// Equation(s):
// \write_en_info_2level~1_combout  = (\write_en_info_2level~0_combout  & ((state_pipe[5] & (\negedge_clkin~combout )) # (!state_pipe[5] & ((\LessThan0~2_combout )))))

	.dataa(\write_en_info_2level~0_combout ),
	.datab(\negedge_clkin~combout ),
	.datac(state_pipe[5]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\write_en_info_2level~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_2level~1 .lut_mask = 16'h8A80;
defparam \write_en_info_2level~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneiii_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (!\voltage_level_reg~q  & state_pipe[5])

	.dataa(\voltage_level_reg~q ),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'h5050;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneiii_lcell_comb \write_en_info_2level~0 (
// Equation(s):
// \write_en_info_2level~0_combout  = (\nreset~input_o  & (!state_pipe[4] & ((\Mux40~2_combout ) # (\Mux40~1_combout ))))

	.dataa(\Mux40~2_combout ),
	.datab(\nreset~input_o ),
	.datac(\Mux40~1_combout ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\write_en_info_2level~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_2level~0 .lut_mask = 16'h00C8;
defparam \write_en_info_2level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiii_lcell_comb \write_en_info_2level~2 (
// Equation(s):
// \write_en_info_2level~2_combout  = (\write_en_info_2level~1_combout ) # ((\write_en_info_2level~q  & !\write_en_info_2level~0_combout ))

	.dataa(gnd),
	.datab(\write_en_info_2level~1_combout ),
	.datac(\write_en_info_2level~q ),
	.datad(\write_en_info_2level~0_combout ),
	.cin(gnd),
	.combout(\write_en_info_2level~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_en_info_2level~2 .lut_mask = 16'hCCFC;
defparam \write_en_info_2level~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas write_en_info_2level(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\write_en_info_2level~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_en_info_2level~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_en_info_2level.is_wysiwyg = "true";
defparam write_en_info_2level.power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\read_en_2level~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneiii_lcell_comb \ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store~q ) # (\read_en_2level~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_voltagevalue|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\read_en_2level~q ),
	.cin(gnd),
	.combout(\ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneiii_lcell_comb \data_ram_duration[7]~1 (
// Equation(s):
// \data_ram_duration[7]~1_combout  = (\data_ram_duration[7]~0_combout  & ((state_pipe[5]) # ((\inclk_reg1~q  & \LessThan0~2_combout ))))

	.dataa(\inclk_reg1~q ),
	.datab(state_pipe[5]),
	.datac(\data_ram_duration[7]~0_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\data_ram_duration[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_duration[7]~1 .lut_mask = 16'hE0C0;
defparam \data_ram_duration[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \data_ram_duration[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux95~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[0] .is_wysiwyg = "true";
defparam \data_ram_duration[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiii_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = address_write_info_2level[0] $ (VCC)
// \Add9~1  = CARRY(address_write_info_2level[0])

	.dataa(address_write_info_2level[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h55AA;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiii_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (address_write_info_2level[1] & (\Add9~1  & VCC)) # (!address_write_info_2level[1] & (!\Add9~1 ))
// \Add9~3  = CARRY((!address_write_info_2level[1] & !\Add9~1 ))

	.dataa(address_write_info_2level[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'hA505;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (address_write_info_2level[2] & ((GND) # (!\Add9~3 ))) # (!address_write_info_2level[2] & (\Add9~3  $ (GND)))
// \Add9~5  = CARRY((address_write_info_2level[2]) # (!\Add9~3 ))

	.dataa(gnd),
	.datab(address_write_info_2level[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'h3CCF;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiii_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (address_write_info_2level[3] & (\Add9~5  & VCC)) # (!address_write_info_2level[3] & (!\Add9~5 ))
// \Add9~7  = CARRY((!address_write_info_2level[3] & !\Add9~5 ))

	.dataa(gnd),
	.datab(address_write_info_2level[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'hC303;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiii_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = (address_write_info_2level[4] & ((GND) # (!\Add9~7 ))) # (!address_write_info_2level[4] & (\Add9~7  $ (GND)))
// \Add9~9  = CARRY((address_write_info_2level[4]) # (!\Add9~7 ))

	.dataa(address_write_info_2level[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'h5AAF;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiii_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (address_write_info_2level[5] & (\Add9~9  & VCC)) # (!address_write_info_2level[5] & (!\Add9~9 ))
// \Add9~11  = CARRY((!address_write_info_2level[5] & !\Add9~9 ))

	.dataa(address_write_info_2level[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'hA505;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiii_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = (address_write_info_2level[6] & ((GND) # (!\Add9~11 ))) # (!address_write_info_2level[6] & (\Add9~11  $ (GND)))
// \Add9~13  = CARRY((address_write_info_2level[6]) # (!\Add9~11 ))

	.dataa(address_write_info_2level[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'h5AAF;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiii_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (address_write_info_2level[7] & (\Add9~13  & VCC)) # (!address_write_info_2level[7] & (!\Add9~13 ))
// \Add9~15  = CARRY((!address_write_info_2level[7] & !\Add9~13 ))

	.dataa(address_write_info_2level[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'hA505;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiii_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = (address_write_info_2level[8] & ((GND) # (!\Add9~15 ))) # (!address_write_info_2level[8] & (\Add9~15  $ (GND)))
// \Add9~17  = CARRY((address_write_info_2level[8]) # (!\Add9~15 ))

	.dataa(address_write_info_2level[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout(\Add9~17 ));
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'h5AAF;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiii_lcell_comb \Add9~18 (
// Equation(s):
// \Add9~18_combout  = \Add9~17  $ (!address_write_info_2level[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_write_info_2level[9]),
	.cin(\Add9~17 ),
	.combout(\Add9~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~18 .lut_mask = 16'hF00F;
defparam \Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiii_lcell_comb \address_read_info_2_level[0]~10 (
// Equation(s):
// \address_read_info_2_level[0]~10_combout  = address_read_info_2_level[0] $ (VCC)
// \address_read_info_2_level[0]~11  = CARRY(address_read_info_2_level[0])

	.dataa(address_read_info_2_level[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_read_info_2_level[0]~10_combout ),
	.cout(\address_read_info_2_level[0]~11 ));
// synopsys translate_off
defparam \address_read_info_2_level[0]~10 .lut_mask = 16'h55AA;
defparam \address_read_info_2_level[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiii_lcell_comb \address_read_info_2_level[1]~15 (
// Equation(s):
// \address_read_info_2_level[1]~15_combout  = (address_read_info_2_level[1] & (!\address_read_info_2_level[0]~11 )) # (!address_read_info_2_level[1] & ((\address_read_info_2_level[0]~11 ) # (GND)))
// \address_read_info_2_level[1]~16  = CARRY((!\address_read_info_2_level[0]~11 ) # (!address_read_info_2_level[1]))

	.dataa(gnd),
	.datab(address_read_info_2_level[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[0]~11 ),
	.combout(\address_read_info_2_level[1]~15_combout ),
	.cout(\address_read_info_2_level[1]~16 ));
// synopsys translate_off
defparam \address_read_info_2_level[1]~15 .lut_mask = 16'h3C3F;
defparam \address_read_info_2_level[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneiii_lcell_comb \address_read_info_2_level[8]~14 (
// Equation(s):
// \address_read_info_2_level[8]~14_combout  = (\address_read_info_3_level[8]~10_combout  & (((\Equal6~8_combout  & !\address_read_info_2_level[8]~13_combout )) # (!state_pipe[4])))

	.dataa(\Equal6~8_combout ),
	.datab(state_pipe[4]),
	.datac(\address_read_info_3_level[8]~10_combout ),
	.datad(\address_read_info_2_level[8]~13_combout ),
	.cin(gnd),
	.combout(\address_read_info_2_level[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_2_level[8]~14 .lut_mask = 16'h30B0;
defparam \address_read_info_2_level[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \address_read_info_2_level[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[1]~15_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[1] .is_wysiwyg = "true";
defparam \address_read_info_2_level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiii_lcell_comb \address_read_info_2_level[2]~17 (
// Equation(s):
// \address_read_info_2_level[2]~17_combout  = (address_read_info_2_level[2] & (\address_read_info_2_level[1]~16  $ (GND))) # (!address_read_info_2_level[2] & (!\address_read_info_2_level[1]~16  & VCC))
// \address_read_info_2_level[2]~18  = CARRY((address_read_info_2_level[2] & !\address_read_info_2_level[1]~16 ))

	.dataa(address_read_info_2_level[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[1]~16 ),
	.combout(\address_read_info_2_level[2]~17_combout ),
	.cout(\address_read_info_2_level[2]~18 ));
// synopsys translate_off
defparam \address_read_info_2_level[2]~17 .lut_mask = 16'hA50A;
defparam \address_read_info_2_level[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiii_lcell_comb \address_read_info_2_level[3]~19 (
// Equation(s):
// \address_read_info_2_level[3]~19_combout  = (address_read_info_2_level[3] & (!\address_read_info_2_level[2]~18 )) # (!address_read_info_2_level[3] & ((\address_read_info_2_level[2]~18 ) # (GND)))
// \address_read_info_2_level[3]~20  = CARRY((!\address_read_info_2_level[2]~18 ) # (!address_read_info_2_level[3]))

	.dataa(address_read_info_2_level[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[2]~18 ),
	.combout(\address_read_info_2_level[3]~19_combout ),
	.cout(\address_read_info_2_level[3]~20 ));
// synopsys translate_off
defparam \address_read_info_2_level[3]~19 .lut_mask = 16'h5A5F;
defparam \address_read_info_2_level[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \address_read_info_2_level[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[3]~19_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[3] .is_wysiwyg = "true";
defparam \address_read_info_2_level[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiii_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (address_read_info_2_level[2] & (\Add9~4_combout  & (address_read_info_2_level[3] $ (!\Add9~6_combout )))) # (!address_read_info_2_level[2] & (!\Add9~4_combout  & (address_read_info_2_level[3] $ (!\Add9~6_combout ))))

	.dataa(address_read_info_2_level[2]),
	.datab(address_read_info_2_level[3]),
	.datac(\Add9~6_combout ),
	.datad(\Add9~4_combout ),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h8241;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiii_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (address_read_info_2_level[1] & (\Add9~2_combout  & (address_read_info_2_level[0] $ (!\Add9~0_combout )))) # (!address_read_info_2_level[1] & (!\Add9~2_combout  & (address_read_info_2_level[0] $ (!\Add9~0_combout ))))

	.dataa(address_read_info_2_level[1]),
	.datab(address_read_info_2_level[0]),
	.datac(\Add9~0_combout ),
	.datad(\Add9~2_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h8241;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiii_lcell_comb \address_read_info_2_level[4]~21 (
// Equation(s):
// \address_read_info_2_level[4]~21_combout  = (address_read_info_2_level[4] & (\address_read_info_2_level[3]~20  $ (GND))) # (!address_read_info_2_level[4] & (!\address_read_info_2_level[3]~20  & VCC))
// \address_read_info_2_level[4]~22  = CARRY((address_read_info_2_level[4] & !\address_read_info_2_level[3]~20 ))

	.dataa(gnd),
	.datab(address_read_info_2_level[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[3]~20 ),
	.combout(\address_read_info_2_level[4]~21_combout ),
	.cout(\address_read_info_2_level[4]~22 ));
// synopsys translate_off
defparam \address_read_info_2_level[4]~21 .lut_mask = 16'hC30C;
defparam \address_read_info_2_level[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \address_read_info_2_level[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[4]~21_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[4] .is_wysiwyg = "true";
defparam \address_read_info_2_level[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiii_lcell_comb \address_read_info_2_level[5]~23 (
// Equation(s):
// \address_read_info_2_level[5]~23_combout  = (address_read_info_2_level[5] & (!\address_read_info_2_level[4]~22 )) # (!address_read_info_2_level[5] & ((\address_read_info_2_level[4]~22 ) # (GND)))
// \address_read_info_2_level[5]~24  = CARRY((!\address_read_info_2_level[4]~22 ) # (!address_read_info_2_level[5]))

	.dataa(gnd),
	.datab(address_read_info_2_level[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[4]~22 ),
	.combout(\address_read_info_2_level[5]~23_combout ),
	.cout(\address_read_info_2_level[5]~24 ));
// synopsys translate_off
defparam \address_read_info_2_level[5]~23 .lut_mask = 16'h3C3F;
defparam \address_read_info_2_level[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \address_read_info_2_level[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[5]~23_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[5] .is_wysiwyg = "true";
defparam \address_read_info_2_level[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiii_lcell_comb \address_read_info_2_level[6]~25 (
// Equation(s):
// \address_read_info_2_level[6]~25_combout  = (address_read_info_2_level[6] & (\address_read_info_2_level[5]~24  $ (GND))) # (!address_read_info_2_level[6] & (!\address_read_info_2_level[5]~24  & VCC))
// \address_read_info_2_level[6]~26  = CARRY((address_read_info_2_level[6] & !\address_read_info_2_level[5]~24 ))

	.dataa(gnd),
	.datab(address_read_info_2_level[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[5]~24 ),
	.combout(\address_read_info_2_level[6]~25_combout ),
	.cout(\address_read_info_2_level[6]~26 ));
// synopsys translate_off
defparam \address_read_info_2_level[6]~25 .lut_mask = 16'hC30C;
defparam \address_read_info_2_level[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \address_read_info_2_level[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[6]~25_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[6] .is_wysiwyg = "true";
defparam \address_read_info_2_level[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (address_read_info_2_level[7] & (\Add9~14_combout  & (address_read_info_2_level[6] $ (!\Add9~12_combout )))) # (!address_read_info_2_level[7] & (!\Add9~14_combout  & (address_read_info_2_level[6] $ (!\Add9~12_combout ))))

	.dataa(address_read_info_2_level[7]),
	.datab(address_read_info_2_level[6]),
	.datac(\Add9~14_combout ),
	.datad(\Add9~12_combout ),
	.cin(gnd),
	.combout(\Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = 16'h8421;
defparam \Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneiii_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (\Equal5~3_combout  & (\Equal5~2_combout  & (\Equal5~1_combout  & \Equal5~4_combout )))

	.dataa(\Equal5~3_combout ),
	.datab(\Equal5~2_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = 16'h8000;
defparam \Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneiii_lcell_comb \address_read_info_2_level[8]~12 (
// Equation(s):
// \address_read_info_2_level[8]~12_combout  = ((\Equal5~0_combout  & \Equal5~5_combout )) # (!state_pipe[4])

	.dataa(\Equal5~0_combout ),
	.datab(state_pipe[4]),
	.datac(gnd),
	.datad(\Equal5~5_combout ),
	.cin(gnd),
	.combout(\address_read_info_2_level[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_2_level[8]~12 .lut_mask = 16'hBB33;
defparam \address_read_info_2_level[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \address_read_info_2_level[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[0]~10_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[0] .is_wysiwyg = "true";
defparam \address_read_info_2_level[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \address_read_info_2_level[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[2]~17_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[2] .is_wysiwyg = "true";
defparam \address_read_info_2_level[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiii_lcell_comb \address_read_info_2_level[7]~27 (
// Equation(s):
// \address_read_info_2_level[7]~27_combout  = (address_read_info_2_level[7] & (!\address_read_info_2_level[6]~26 )) # (!address_read_info_2_level[7] & ((\address_read_info_2_level[6]~26 ) # (GND)))
// \address_read_info_2_level[7]~28  = CARRY((!\address_read_info_2_level[6]~26 ) # (!address_read_info_2_level[7]))

	.dataa(gnd),
	.datab(address_read_info_2_level[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[6]~26 ),
	.combout(\address_read_info_2_level[7]~27_combout ),
	.cout(\address_read_info_2_level[7]~28 ));
// synopsys translate_off
defparam \address_read_info_2_level[7]~27 .lut_mask = 16'h3C3F;
defparam \address_read_info_2_level[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \address_read_info_2_level[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[7]~27_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[7] .is_wysiwyg = "true";
defparam \address_read_info_2_level[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiii_lcell_comb \address_read_info_2_level[8]~29 (
// Equation(s):
// \address_read_info_2_level[8]~29_combout  = (address_read_info_2_level[8] & (\address_read_info_2_level[7]~28  $ (GND))) # (!address_read_info_2_level[8] & (!\address_read_info_2_level[7]~28  & VCC))
// \address_read_info_2_level[8]~30  = CARRY((address_read_info_2_level[8] & !\address_read_info_2_level[7]~28 ))

	.dataa(address_read_info_2_level[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_read_info_2_level[7]~28 ),
	.combout(\address_read_info_2_level[8]~29_combout ),
	.cout(\address_read_info_2_level[8]~30 ));
// synopsys translate_off
defparam \address_read_info_2_level[8]~29 .lut_mask = 16'hA50A;
defparam \address_read_info_2_level[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \address_read_info_2_level[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[8]~29_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[8] .is_wysiwyg = "true";
defparam \address_read_info_2_level[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiii_lcell_comb \address_read_info_2_level[9]~31 (
// Equation(s):
// \address_read_info_2_level[9]~31_combout  = \address_read_info_2_level[8]~30  $ (address_read_info_2_level[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_read_info_2_level[9]),
	.cin(\address_read_info_2_level[8]~30 ),
	.combout(\address_read_info_2_level[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_2_level[9]~31 .lut_mask = 16'h0FF0;
defparam \address_read_info_2_level[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \address_read_info_2_level[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_read_info_2_level[9]~31_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\address_read_info_2_level[8]~12_combout ),
	.sload(gnd),
	.ena(\address_read_info_2_level[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_read_info_2_level[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_read_info_2_level[9] .is_wysiwyg = "true";
defparam \address_read_info_2_level[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \data_ram_duration[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux94~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[1] .is_wysiwyg = "true";
defparam \data_ram_duration[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \data_ram_duration[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux93~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[2] .is_wysiwyg = "true";
defparam \data_ram_duration[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \data_ram_duration[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux92~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[3] .is_wysiwyg = "true";
defparam \data_ram_duration[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \data_ram_duration[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux91~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[4] .is_wysiwyg = "true";
defparam \data_ram_duration[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \data_ram_duration[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux90~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[5] .is_wysiwyg = "true";
defparam \data_ram_duration[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \data_ram_duration[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux89~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[6] .is_wysiwyg = "true";
defparam \data_ram_duration[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiii_lcell_comb \data_ram_voltagevalue[0]~1 (
// Equation(s):
// \data_ram_voltagevalue[0]~1_combout  = (!\data_ram_voltagevalue[0]~0_combout  & ((data_ram_voltagevalue[0]) # ((\Mux40~1_combout  & !state_pipe[4]))))

	.dataa(\data_ram_voltagevalue[0]~0_combout ),
	.datab(\Mux40~1_combout ),
	.datac(data_ram_voltagevalue[0]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\data_ram_voltagevalue[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue[0]~1 .lut_mask = 16'h5054;
defparam \data_ram_voltagevalue[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \data_ram_voltagevalue[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_ram_voltagevalue[0]~1_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue[0] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneiii_lcell_comb \data_ram_voltagevalue[0]~_wirecell (
// Equation(s):
// \data_ram_voltagevalue[0]~_wirecell_combout  = !data_ram_voltagevalue[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_ram_voltagevalue[0]),
	.cin(gnd),
	.combout(\data_ram_voltagevalue[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \data_ram_voltagevalue[0]~_wirecell .lut_mask = 16'h00FF;
defparam \data_ram_voltagevalue[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \data_ram_voltagevalue[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux96~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_voltagevalue[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_voltagevalue[1] .is_wysiwyg = "true";
defparam \data_ram_voltagevalue[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneiii_ram_block \ram_duration|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\write_en_info_2level~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\read_en_2level~q ),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\write_en_info_2level~q ),
	.ena1(\ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data_ram_voltagevalue[1],\data_ram_voltagevalue[0]~_wirecell_combout ,data_ram_duration[6],data_ram_duration[5],data_ram_duration[4],data_ram_duration[3],data_ram_duration[2],data_ram_duration[1],data_ram_duration[0]}),
	.portaaddr({\Add9~18_combout ,\Add9~16_combout ,\Add9~14_combout ,\Add9~12_combout ,\Add9~10_combout ,\Add9~8_combout ,\Add9~6_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({address_read_info_2_level[9],address_read_info_2_level[8],address_read_info_2_level[7],address_read_info_2_level[6],address_read_info_2_level[5],address_read_info_2_level[4],address_read_info_2_level[3],address_read_info_2_level[2],address_read_info_2_level[1],address_read_info_2_level[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_duration|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_duration|altsyncram:altsyncram_component|altsyncram_ifs1:auto_generated|ALTSYNCRAM";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \data_ram_duration[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux88~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[7] .is_wysiwyg = "true";
defparam \data_ram_duration[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \data_ram_duration[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux87~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[8] .is_wysiwyg = "true";
defparam \data_ram_duration[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \data_ram_duration[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux86~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_ram_duration[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_ram_duration[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram_duration[9] .is_wysiwyg = "true";
defparam \data_ram_duration[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y19_N0
cycloneiii_ram_block \ram_duration|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\write_en_info_2level~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\read_en_2level~q ),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\write_en_info_2level~q ),
	.ena1(\ram_voltagevalue|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,data_ram_duration[9],data_ram_duration[8],data_ram_duration[7]}),
	.portaaddr({\Add9~18_combout ,\Add9~16_combout ,\Add9~14_combout ,\Add9~12_combout ,\Add9~10_combout ,\Add9~8_combout ,\Add9~6_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({address_read_info_2_level[9],address_read_info_2_level[8],address_read_info_2_level[7],address_read_info_2_level[6],address_read_info_2_level[5],address_read_info_2_level[4],address_read_info_2_level[3],address_read_info_2_level[2],address_read_info_2_level[1],address_read_info_2_level[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_duration|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_duration|altsyncram:altsyncram_component|altsyncram_ifs1:auto_generated|ALTSYNCRAM";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \ram_duration|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DSPMULT_X18_Y15_N0
cycloneiii_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({coefficient[17],coefficient[16],coefficient[15],coefficient[14],coefficient[13],coefficient[12],coefficient[11],coefficient[10],coefficient[9],coefficient[8],coefficient[7],coefficient[6],coefficient[5],coefficient[4],coefficient[3],coefficient[2],coefficient[1],gnd}),
	.datab({\ram_duration|altsyncram_component|auto_generated|q_b [9],\ram_duration|altsyncram_component|auto_generated|q_b [8],\ram_duration|altsyncram_component|auto_generated|q_b [7],\ram_duration|altsyncram_component|auto_generated|q_b [6],
\ram_duration|altsyncram_component|auto_generated|q_b [5],\ram_duration|altsyncram_component|auto_generated|q_b [4],\ram_duration|altsyncram_component|auto_generated|q_b [3],\ram_duration|altsyncram_component|auto_generated|q_b [2],
\ram_duration|altsyncram_component|auto_generated|q_b [1],\ram_duration|altsyncram_component|auto_generated|q_b [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X18_Y14_N0
cycloneiii_mac_mult \Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({coefficient[29],coefficient[28],coefficient[27],coefficient[26],coefficient[25],coefficient[24],coefficient[23],coefficient[22],coefficient[21],coefficient[20],coefficient[19],coefficient[18],gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\ram_duration|altsyncram_component|auto_generated|q_b [9],\ram_duration|altsyncram_component|auto_generated|q_b [8],\ram_duration|altsyncram_component|auto_generated|q_b [7],\ram_duration|altsyncram_component|auto_generated|q_b [6],
\ram_duration|altsyncram_component|auto_generated|q_b [5],\ram_duration|altsyncram_component|auto_generated|q_b [4],\ram_duration|altsyncram_component|auto_generated|q_b [3],\ram_duration|altsyncram_component|auto_generated|q_b [2],
\ram_duration|altsyncram_component|auto_generated|q_b [1],\ram_duration|altsyncram_component|auto_generated|q_b [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = (\Mult0|auto_generated|mac_out4~dataout  & (\Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\Mult0|auto_generated|mac_out4~dataout  & (\Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \Mult0|auto_generated|op_1~1  = CARRY((\Mult0|auto_generated|mac_out4~dataout  & \Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\Mult0|auto_generated|mac_out4~dataout ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.cout(\Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~2 (
// Equation(s):
// \Mult0|auto_generated|op_1~2_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|mac_out4~DATAOUT1  & (\Mult0|auto_generated|op_1~1  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & (!\Mult0|auto_generated|op_1~1 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Mult0|auto_generated|mac_out4~DATAOUT1  & (!\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT1  & ((\Mult0|auto_generated|op_1~1 ) # (GND)))))
// \Mult0|auto_generated|op_1~3  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Mult0|auto_generated|mac_out4~DATAOUT1  & !\Mult0|auto_generated|op_1~1 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\Mult0|auto_generated|op_1~1 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~1 ),
	.combout(\Mult0|auto_generated|op_1~2_combout ),
	.cout(\Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneiii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~2_combout ))) # (!\always2~0_combout  & (\Add2~38_combout ))

	.dataa(\Add2~38_combout ),
	.datab(\always2~0_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hEE22;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneiii_lcell_comb \cnt_duration[29]~4 (
// Equation(s):
// \cnt_duration[29]~4_combout  = (\address_read_info_3_level[8]~10_combout  & (((!\cnt_duration[29]~3_combout  & !\voltage_level_reg~q )) # (!state_pipe[4])))

	.dataa(\cnt_duration[29]~3_combout ),
	.datab(\address_read_info_3_level[8]~10_combout ),
	.datac(\voltage_level_reg~q ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\cnt_duration[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_duration[29]~4 .lut_mask = 16'h04CC;
defparam \cnt_duration[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \cnt_duration[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[19] .is_wysiwyg = "true";
defparam \cnt_duration[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~4 (
// Equation(s):
// \Mult0|auto_generated|op_1~4_combout  = ((\Mult0|auto_generated|mac_out4~DATAOUT2  $ (\Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\Mult0|auto_generated|op_1~3 )))) # (GND)
// \Mult0|auto_generated|op_1~5  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT2  & ((\Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\Mult0|auto_generated|op_1~3 ))) # (!\Mult0|auto_generated|mac_out4~DATAOUT2  & (\Mult0|auto_generated|mac_out2~DATAOUT20  & 
// !\Mult0|auto_generated|op_1~3 )))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~3 ),
	.combout(\Mult0|auto_generated|op_1~4_combout ),
	.cout(\Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneiii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [12]))) # (!\always2~0_combout  & (\Add2~24_combout ))

	.dataa(\Add2~24_combout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|w195w [12]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hF0AA;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \cnt_duration[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux17~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[12] .is_wysiwyg = "true";
defparam \cnt_duration[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneiii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (cnt_duration[2] & ((GND) # (!\Add2~3 ))) # (!cnt_duration[2] & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((cnt_duration[2]) # (!\Add2~3 ))

	.dataa(gnd),
	.datab(cnt_duration[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h3CCF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneiii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (cnt_duration[3] & (\Add2~5  & VCC)) # (!cnt_duration[3] & (!\Add2~5 ))
// \Add2~7  = CARRY((!cnt_duration[3] & !\Add2~5 ))

	.dataa(gnd),
	.datab(cnt_duration[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC303;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneiii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|w195w [3])) # (!\always2~0_combout  & ((\Add2~6_combout )))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|w195w [3]),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF5A0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \cnt_duration[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux26~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[3] .is_wysiwyg = "true";
defparam \cnt_duration[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneiii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (cnt_duration[4] & ((GND) # (!\Add2~7 ))) # (!cnt_duration[4] & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((cnt_duration[4]) # (!\Add2~7 ))

	.dataa(cnt_duration[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h5AAF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneiii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (cnt_duration[5] & (\Add2~9  & VCC)) # (!cnt_duration[5] & (!\Add2~9 ))
// \Add2~11  = CARRY((!cnt_duration[5] & !\Add2~9 ))

	.dataa(gnd),
	.datab(cnt_duration[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hC303;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneiii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [5]))) # (!\always2~0_combout  & (\Add2~10_combout ))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Add2~10_combout ),
	.datad(\Mult0|auto_generated|w195w [5]),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hFA50;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \cnt_duration[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux24~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[5] .is_wysiwyg = "true";
defparam \cnt_duration[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneiii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (cnt_duration[6] & ((GND) # (!\Add2~11 ))) # (!cnt_duration[6] & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((cnt_duration[6]) # (!\Add2~11 ))

	.dataa(gnd),
	.datab(cnt_duration[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h3CCF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneiii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [6]))) # (!\always2~0_combout  & (\Add2~12_combout ))

	.dataa(gnd),
	.datab(\Add2~12_combout ),
	.datac(\Mult0|auto_generated|w195w [6]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hF0CC;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \cnt_duration[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux23~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[6] .is_wysiwyg = "true";
defparam \cnt_duration[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneiii_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (cnt_duration[8] & ((GND) # (!\Add2~15 ))) # (!cnt_duration[8] & (\Add2~15  $ (GND)))
// \Add2~17  = CARRY((cnt_duration[8]) # (!\Add2~15 ))

	.dataa(cnt_duration[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h5AAF;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneiii_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (cnt_duration[9] & (\Add2~17  & VCC)) # (!cnt_duration[9] & (!\Add2~17 ))
// \Add2~19  = CARRY((!cnt_duration[9] & !\Add2~17 ))

	.dataa(cnt_duration[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'hA505;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneiii_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (cnt_duration[13] & (\Add2~25  & VCC)) # (!cnt_duration[13] & (!\Add2~25 ))
// \Add2~27  = CARRY((!cnt_duration[13] & !\Add2~25 ))

	.dataa(gnd),
	.datab(cnt_duration[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'hC303;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneiii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [13]))) # (!\always2~0_combout  & (\Add2~26_combout ))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Add2~26_combout ),
	.datad(\Mult0|auto_generated|w195w [13]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hFA50;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \cnt_duration[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux16~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[13] .is_wysiwyg = "true";
defparam \cnt_duration[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneiii_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (cnt_duration[14] & ((GND) # (!\Add2~27 ))) # (!cnt_duration[14] & (\Add2~27  $ (GND)))
// \Add2~29  = CARRY((cnt_duration[14]) # (!\Add2~27 ))

	.dataa(gnd),
	.datab(cnt_duration[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'h3CCF;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneiii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [14]))) # (!\always2~0_combout  & (\Add2~28_combout ))

	.dataa(gnd),
	.datab(\Add2~28_combout ),
	.datac(\Mult0|auto_generated|w195w [14]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hF0CC;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \cnt_duration[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[14] .is_wysiwyg = "true";
defparam \cnt_duration[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneiii_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (cnt_duration[16] & ((GND) # (!\Add2~31 ))) # (!cnt_duration[16] & (\Add2~31  $ (GND)))
// \Add2~33  = CARRY((cnt_duration[16]) # (!\Add2~31 ))

	.dataa(gnd),
	.datab(cnt_duration[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h3CCF;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneiii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|w195w [16])) # (!\always2~0_combout  & ((\Add2~32_combout )))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|w195w [16]),
	.datad(\Add2~32_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hF5A0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \cnt_duration[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[16] .is_wysiwyg = "true";
defparam \cnt_duration[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneiii_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (cnt_duration[18] & ((GND) # (!\Add2~35 ))) # (!cnt_duration[18] & (\Add2~35  $ (GND)))
// \Add2~37  = CARRY((cnt_duration[18]) # (!\Add2~35 ))

	.dataa(gnd),
	.datab(cnt_duration[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'h3CCF;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneiii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~0_combout ))) # (!\always2~0_combout  & (\Add2~36_combout ))

	.dataa(gnd),
	.datab(\Add2~36_combout ),
	.datac(\Mult0|auto_generated|op_1~0_combout ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hF0CC;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \cnt_duration[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[18] .is_wysiwyg = "true";
defparam \cnt_duration[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneiii_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (cnt_duration[20] & ((GND) # (!\Add2~39 ))) # (!cnt_duration[20] & (\Add2~39  $ (GND)))
// \Add2~41  = CARRY((cnt_duration[20]) # (!\Add2~39 ))

	.dataa(gnd),
	.datab(cnt_duration[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'h3CCF;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneiii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|op_1~4_combout )) # (!\always2~0_combout  & ((\Add2~40_combout )))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|op_1~4_combout ),
	.datad(\Add2~40_combout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF5A0;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \cnt_duration[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[20] .is_wysiwyg = "true";
defparam \cnt_duration[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneiii_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (!cnt_duration[21] & (!cnt_duration[19] & (!cnt_duration[20] & !cnt_duration[18])))

	.dataa(cnt_duration[21]),
	.datab(cnt_duration[19]),
	.datac(cnt_duration[20]),
	.datad(cnt_duration[18]),
	.cin(gnd),
	.combout(\Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = 16'h0001;
defparam \Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~6 (
// Equation(s):
// \Mult0|auto_generated|op_1~6_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (\Mult0|auto_generated|op_1~5  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|op_1~5 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Mult0|auto_generated|mac_out4~DATAOUT3  & (!\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT3  & ((\Mult0|auto_generated|op_1~5 ) # (GND)))))
// \Mult0|auto_generated|op_1~7  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Mult0|auto_generated|mac_out4~DATAOUT3  & !\Mult0|auto_generated|op_1~5 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Mult0|auto_generated|op_1~5 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~5 ),
	.combout(\Mult0|auto_generated|op_1~6_combout ),
	.cout(\Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~8 (
// Equation(s):
// \Mult0|auto_generated|op_1~8_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT22  $ (\Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\Mult0|auto_generated|op_1~7 )))) # (GND)
// \Mult0|auto_generated|op_1~9  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT22  & ((\Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT22  & (\Mult0|auto_generated|mac_out4~DATAOUT4  & 
// !\Mult0|auto_generated|op_1~7 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~7 ),
	.combout(\Mult0|auto_generated|op_1~8_combout ),
	.cout(\Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\Mult0|auto_generated|mac_out4~DATAOUT5  & (\Mult0|auto_generated|op_1~9  & VCC)) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & (!\Mult0|auto_generated|op_1~9 )))) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((\Mult0|auto_generated|mac_out4~DATAOUT5  & (!\Mult0|auto_generated|op_1~9 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT5  & ((\Mult0|auto_generated|op_1~9 ) # (GND)))))
// \Mult0|auto_generated|op_1~11  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT23  & (!\Mult0|auto_generated|mac_out4~DATAOUT5  & !\Mult0|auto_generated|op_1~9 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\Mult0|auto_generated|op_1~9 ) # 
// (!\Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~9 ),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.cout(\Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneiii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~10_combout ))) # (!\always2~0_combout  & (\Add2~46_combout ))

	.dataa(\Add2~46_combout ),
	.datab(\always2~0_combout ),
	.datac(\Mult0|auto_generated|op_1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hE2E2;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \cnt_duration[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[23] .is_wysiwyg = "true";
defparam \cnt_duration[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneiii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~8_combout ))) # (!\always2~0_combout  & (\Add2~44_combout ))

	.dataa(\Add2~44_combout ),
	.datab(\always2~0_combout ),
	.datac(\Mult0|auto_generated|op_1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE2E2;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \cnt_duration[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[22] .is_wysiwyg = "true";
defparam \cnt_duration[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneiii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~6_combout ))) # (!\always2~0_combout  & (\Add2~42_combout ))

	.dataa(\Add2~42_combout ),
	.datab(\always2~0_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hEE22;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \cnt_duration[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[21] .is_wysiwyg = "true";
defparam \cnt_duration[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneiii_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (cnt_duration[24] & ((GND) # (!\Add2~47 ))) # (!cnt_duration[24] & (\Add2~47  $ (GND)))
// \Add2~49  = CARRY((cnt_duration[24]) # (!\Add2~47 ))

	.dataa(gnd),
	.datab(cnt_duration[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'h3CCF;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneiii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|op_1~12_combout )) # (!\always2~0_combout  & ((\Add2~48_combout )))

	.dataa(\Mult0|auto_generated|op_1~12_combout ),
	.datab(\always2~0_combout ),
	.datac(gnd),
	.datad(\Add2~48_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hBB88;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \cnt_duration[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[24] .is_wysiwyg = "true";
defparam \cnt_duration[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneiii_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (cnt_duration[25] & (\Add2~49  & VCC)) # (!cnt_duration[25] & (!\Add2~49 ))
// \Add2~51  = CARRY((!cnt_duration[25] & !\Add2~49 ))

	.dataa(cnt_duration[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'hA505;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~14 (
// Equation(s):
// \Mult0|auto_generated|op_1~14_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT7  & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & (\Mult0|auto_generated|op_1~13  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Mult0|auto_generated|op_1~13 )))) 
// # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & ((\Mult0|auto_generated|mac_out2~DATAOUT25  & (!\Mult0|auto_generated|op_1~13 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT25  & ((\Mult0|auto_generated|op_1~13 ) # (GND)))))
// \Mult0|auto_generated|op_1~15  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT7  & (!\Mult0|auto_generated|mac_out2~DATAOUT25  & !\Mult0|auto_generated|op_1~13 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\Mult0|auto_generated|op_1~13 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~13 ),
	.combout(\Mult0|auto_generated|op_1~14_combout ),
	.cout(\Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneiii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~14_combout ))) # (!\always2~0_combout  & (\Add2~50_combout ))

	.dataa(\always2~0_combout ),
	.datab(\Add2~50_combout ),
	.datac(\Mult0|auto_generated|op_1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hE4E4;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \cnt_duration[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[25] .is_wysiwyg = "true";
defparam \cnt_duration[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneiii_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!cnt_duration[24] & (!cnt_duration[23] & (!cnt_duration[22] & !cnt_duration[25])))

	.dataa(cnt_duration[24]),
	.datab(cnt_duration[23]),
	.datac(cnt_duration[22]),
	.datad(cnt_duration[25]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0001;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~18 (
// Equation(s):
// \Mult0|auto_generated|op_1~18_combout  = (\Mult0|auto_generated|mac_out4~DATAOUT9  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (\Mult0|auto_generated|op_1~17  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|op_1~17 )))) 
// # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & ((\Mult0|auto_generated|mac_out2~DATAOUT27  & (!\Mult0|auto_generated|op_1~17 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT27  & ((\Mult0|auto_generated|op_1~17 ) # (GND)))))
// \Mult0|auto_generated|op_1~19  = CARRY((\Mult0|auto_generated|mac_out4~DATAOUT9  & (!\Mult0|auto_generated|mac_out2~DATAOUT27  & !\Mult0|auto_generated|op_1~17 )) # (!\Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\Mult0|auto_generated|op_1~17 ) # 
// (!\Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.combout(\Mult0|auto_generated|op_1~18_combout ),
	.cout(\Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneiii_lcell_comb \Mult0|auto_generated|op_1~22 (
// Equation(s):
// \Mult0|auto_generated|op_1~22_combout  = \Mult0|auto_generated|op_1~21  $ (\Mult0|auto_generated|mac_out4~DATAOUT11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.cin(\Mult0|auto_generated|op_1~21 ),
	.combout(\Mult0|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~22 .lut_mask = 16'h0FF0;
defparam \Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneiii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~22_combout ))) # (!\always2~0_combout  & (\Add2~58_combout ))

	.dataa(\Add2~58_combout ),
	.datab(gnd),
	.datac(\always2~0_combout ),
	.datad(\Mult0|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFA0A;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \cnt_duration[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[29] .is_wysiwyg = "true";
defparam \cnt_duration[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneiii_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (cnt_duration[27] & (\Add2~53  & VCC)) # (!cnt_duration[27] & (!\Add2~53 ))
// \Add2~55  = CARRY((!cnt_duration[27] & !\Add2~53 ))

	.dataa(cnt_duration[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~53 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'hA505;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneiii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|op_1~18_combout ))) # (!\always2~0_combout  & (\Add2~54_combout ))

	.dataa(gnd),
	.datab(\always2~0_combout ),
	.datac(\Add2~54_combout ),
	.datad(\Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hFC30;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \cnt_duration[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[27] .is_wysiwyg = "true";
defparam \cnt_duration[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneiii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|op_1~20_combout )) # (!\always2~0_combout  & ((\Add2~56_combout )))

	.dataa(\Mult0|auto_generated|op_1~20_combout ),
	.datab(\always2~0_combout ),
	.datac(\Add2~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hB8B8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \cnt_duration[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[28] .is_wysiwyg = "true";
defparam \cnt_duration[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneiii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!cnt_duration[26] & (!cnt_duration[29] & (!cnt_duration[27] & !cnt_duration[28])))

	.dataa(cnt_duration[26]),
	.datab(cnt_duration[29]),
	.datac(cnt_duration[27]),
	.datad(cnt_duration[28]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0001;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneiii_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (\Equal6~3_combout  & (\Equal6~2_combout  & (\Equal6~1_combout  & \Equal6~0_combout )))

	.dataa(\Equal6~3_combout ),
	.datab(\Equal6~2_combout ),
	.datac(\Equal6~1_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = 16'h8000;
defparam \Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneiii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [9]))) # (!\always2~0_combout  & (\Add2~18_combout ))

	.dataa(\always2~0_combout ),
	.datab(\Add2~18_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w195w [9]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hEE44;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \cnt_duration[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[9] .is_wysiwyg = "true";
defparam \cnt_duration[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneiii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [8]))) # (!\always2~0_combout  & (\Add2~16_combout ))

	.dataa(\always2~0_combout ),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(\Mult0|auto_generated|w195w [8]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hEE44;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \cnt_duration[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux21~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[8] .is_wysiwyg = "true";
defparam \cnt_duration[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneiii_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = (!cnt_duration[7] & (!cnt_duration[6] & (!cnt_duration[9] & !cnt_duration[8])))

	.dataa(cnt_duration[7]),
	.datab(cnt_duration[6]),
	.datac(cnt_duration[9]),
	.datad(cnt_duration[8]),
	.cin(gnd),
	.combout(\Equal6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~6 .lut_mask = 16'h0001;
defparam \Equal6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneiii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\always2~0_combout  & (\Mult0|auto_generated|w195w [4])) # (!\always2~0_combout  & ((\Add2~8_combout )))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Mult0|auto_generated|w195w [4]),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hF5A0;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \cnt_duration[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[4] .is_wysiwyg = "true";
defparam \cnt_duration[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneiii_lcell_comb \Equal6~7 (
// Equation(s):
// \Equal6~7_combout  = (!cnt_duration[3] & (!cnt_duration[4] & !cnt_duration[5]))

	.dataa(cnt_duration[3]),
	.datab(cnt_duration[4]),
	.datac(cnt_duration[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~7 .lut_mask = 16'h0101;
defparam \Equal6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneiii_lcell_comb \Equal6~8 (
// Equation(s):
// \Equal6~8_combout  = (\Equal6~5_combout  & (\Equal6~4_combout  & (\Equal6~6_combout  & \Equal6~7_combout )))

	.dataa(\Equal6~5_combout ),
	.datab(\Equal6~4_combout ),
	.datac(\Equal6~6_combout ),
	.datad(\Equal6~7_combout ),
	.cin(gnd),
	.combout(\Equal6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~8 .lut_mask = 16'h8000;
defparam \Equal6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneiii_lcell_comb \Equal6~9 (
// Equation(s):
// \Equal6~9_combout  = (!cnt_duration[2] & (!cnt_duration[1] & \Equal6~8_combout ))

	.dataa(gnd),
	.datab(cnt_duration[2]),
	.datac(cnt_duration[1]),
	.datad(\Equal6~8_combout ),
	.cin(gnd),
	.combout(\Equal6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~9 .lut_mask = 16'h0300;
defparam \Equal6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneiii_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (read_en_2level_pipe[3]) # ((cnt_duration[0] & \Equal6~9_combout ))

	.dataa(read_en_2level_pipe[3]),
	.datab(cnt_duration[0]),
	.datac(gnd),
	.datad(\Equal6~9_combout ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'hEEAA;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneiii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [1]))) # (!\always2~0_combout  & (\Add2~2_combout ))

	.dataa(gnd),
	.datab(\Add2~2_combout ),
	.datac(\Mult0|auto_generated|w195w [1]),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hF0CC;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \cnt_duration[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[1] .is_wysiwyg = "true";
defparam \cnt_duration[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneiii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\always2~0_combout  & ((\Mult0|auto_generated|w195w [2]))) # (!\always2~0_combout  & (\Add2~4_combout ))

	.dataa(\always2~0_combout ),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(\Mult0|auto_generated|w195w [2]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hFA50;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \cnt_duration[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!state_pipe[4]),
	.sload(gnd),
	.ena(\cnt_duration[29]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_duration[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_duration[2] .is_wysiwyg = "true";
defparam \cnt_duration[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneiii_lcell_comb \address_read_info_2_level[8]~13 (
// Equation(s):
// \address_read_info_2_level[8]~13_combout  = ((cnt_duration[0]) # ((\voltage_level_reg~q ) # (!cnt_duration[2]))) # (!cnt_duration[1])

	.dataa(cnt_duration[1]),
	.datab(cnt_duration[0]),
	.datac(\voltage_level_reg~q ),
	.datad(cnt_duration[2]),
	.cin(gnd),
	.combout(\address_read_info_2_level[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_2_level[8]~13 .lut_mask = 16'hFDFF;
defparam \address_read_info_2_level[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneiii_lcell_comb \address_read_info_3_level[8]~14 (
// Equation(s):
// \address_read_info_3_level[8]~14_combout  = (((cnt_duration_3level[0]) # (!\voltage_level_reg~q )) # (!cnt_duration_3level[2])) # (!cnt_duration_3level[1])

	.dataa(cnt_duration_3level[1]),
	.datab(cnt_duration_3level[2]),
	.datac(\voltage_level_reg~q ),
	.datad(cnt_duration_3level[0]),
	.cin(gnd),
	.combout(\address_read_info_3_level[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_read_info_3_level[8]~14 .lut_mask = 16'hFF7F;
defparam \address_read_info_3_level[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneiii_lcell_comb \read_posedge~2 (
// Equation(s):
// \read_posedge~2_combout  = (\Equal6~8_combout  & (((\Equal10~8_combout  & !\address_read_info_3_level[8]~14_combout )) # (!\address_read_info_2_level[8]~13_combout ))) # (!\Equal6~8_combout  & (\Equal10~8_combout  & 
// ((!\address_read_info_3_level[8]~14_combout ))))

	.dataa(\Equal6~8_combout ),
	.datab(\Equal10~8_combout ),
	.datac(\address_read_info_2_level[8]~13_combout ),
	.datad(\address_read_info_3_level[8]~14_combout ),
	.cin(gnd),
	.combout(\read_posedge~2_combout ),
	.cout());
// synopsys translate_off
defparam \read_posedge~2 .lut_mask = 16'h0ACE;
defparam \read_posedge~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneiii_lcell_comb \read_posedge~4 (
// Equation(s):
// \read_posedge~4_combout  = (\read_posedge~3_combout  & (((\read_posedge~2_combout )))) # (!\read_posedge~3_combout  & (\read_ram_reg1~q  & (!\read_ram_reg2~q )))

	.dataa(\read_ram_reg1~q ),
	.datab(\read_posedge~3_combout ),
	.datac(\read_ram_reg2~q ),
	.datad(\read_posedge~2_combout ),
	.cin(gnd),
	.combout(\read_posedge~4_combout ),
	.cout());
// synopsys translate_off
defparam \read_posedge~4 .lut_mask = 16'hCE02;
defparam \read_posedge~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneiii_lcell_comb \read_posedge~5 (
// Equation(s):
// \read_posedge~5_combout  = (state_pipe[5] & ((state_pipe[4] & (\read_posedge~4_combout )) # (!state_pipe[4] & ((\read_posedge~q ))))) # (!state_pipe[5] & (((\read_posedge~q ))))

	.dataa(state_pipe[5]),
	.datab(\read_posedge~4_combout ),
	.datac(\read_posedge~q ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\read_posedge~5_combout ),
	.cout());
// synopsys translate_off
defparam \read_posedge~5 .lut_mask = 16'hD8F0;
defparam \read_posedge~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas read_posedge(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_posedge~5_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_posedge~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_posedge.is_wysiwyg = "true";
defparam read_posedge.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneiii_lcell_comb \read_en_2level~0 (
// Equation(s):
// \read_en_2level~0_combout  = (\voltage_level_reg~q  & (((\read_en_2level~q )))) # (!\voltage_level_reg~q  & ((\Decoder0~0_combout  & (\read_posedge~q )) # (!\Decoder0~0_combout  & ((\read_en_2level~q )))))

	.dataa(\voltage_level_reg~q ),
	.datab(\read_posedge~q ),
	.datac(\read_en_2level~q ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\read_en_2level~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_en_2level~0 .lut_mask = 16'hE4F0;
defparam \read_en_2level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas read_en_2level(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\read_en_2level~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_en_2level~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_en_2level.is_wysiwyg = "true";
defparam read_en_2level.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneiii_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (!\ram_voltagevalue|altsyncram_component|auto_generated|q_b [0] & ((state_pipe[4]) # (!\inclk_reg1~q )))

	.dataa(\inclk_reg1~q ),
	.datab(gnd),
	.datac(\ram_voltagevalue|altsyncram_component|auto_generated|q_b [0]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'h0F05;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneiii_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\inclk_reg1~q  & !state_pipe[5])

	.dataa(\inclk_reg1~q ),
	.datab(gnd),
	.datac(state_pipe[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'h0A0A;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneiii_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (state_pipe[4] & (\always2~0_combout  & (\Mux40~1_combout ))) # (!state_pipe[4] & (((\Mux40~2_combout ))))

	.dataa(state_pipe[4]),
	.datab(\always2~0_combout ),
	.datac(\Mux40~1_combout ),
	.datad(\Mux40~2_combout ),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'hD580;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \voltage_out_reg[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux41~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg[0] .is_wysiwyg = "true";
defparam \voltage_out_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneiii_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (state_pipe[4] & \ram_voltagevalue|altsyncram_component|auto_generated|q_b [1])

	.dataa(gnd),
	.datab(state_pipe[4]),
	.datac(gnd),
	.datad(\ram_voltagevalue|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hCC00;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \voltage_out_reg[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux40~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux40~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg[1] .is_wysiwyg = "true";
defparam \voltage_out_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneiii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!voltage_out_reg[0] & voltage_out_reg[1])

	.dataa(gnd),
	.datab(voltage_out_reg[0]),
	.datac(gnd),
	.datad(voltage_out_reg[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h3300;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneiii_lcell_comb \Mux83~0 (
// Equation(s):
// \Mux83~0_combout  = (state_pipe[4] & !\ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [0])

	.dataa(gnd),
	.datab(state_pipe[4]),
	.datac(gnd),
	.datad(\ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\Mux83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux83~0 .lut_mask = 16'h00CC;
defparam \Mux83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneiii_lcell_comb \voltage_out_reg_part1[1]~0 (
// Equation(s):
// \voltage_out_reg_part1[1]~0_combout  = (\address_read_info_3_level[8]~10_combout  & (((\always2~1_combout  & \voltage_level_reg~q )) # (!state_pipe[4])))

	.dataa(\address_read_info_3_level[8]~10_combout ),
	.datab(\always2~1_combout ),
	.datac(\voltage_level_reg~q ),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\voltage_out_reg_part1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \voltage_out_reg_part1[1]~0 .lut_mask = 16'h80AA;
defparam \voltage_out_reg_part1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \voltage_out_reg_part1[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux83~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\voltage_out_reg_part1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg_part1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg_part1[0] .is_wysiwyg = "true";
defparam \voltage_out_reg_part1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneiii_lcell_comb \Mux82~0 (
// Equation(s):
// \Mux82~0_combout  = (state_pipe[4] & \ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [1])

	.dataa(gnd),
	.datab(state_pipe[4]),
	.datac(\ram_voltagevalue_part1|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux82~0 .lut_mask = 16'hC0C0;
defparam \Mux82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \voltage_out_reg_part1[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux82~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\voltage_out_reg_part1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg_part1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg_part1[1] .is_wysiwyg = "true";
defparam \voltage_out_reg_part1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneiii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!voltage_out_reg_part1[0] & voltage_out_reg_part1[1])

	.dataa(voltage_out_reg_part1[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(voltage_out_reg_part1[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h5500;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneiii_lcell_comb \Mux85~0 (
// Equation(s):
// \Mux85~0_combout  = (state_pipe[4] & !\ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [0])

	.dataa(gnd),
	.datab(state_pipe[4]),
	.datac(gnd),
	.datad(\ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\Mux85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux85~0 .lut_mask = 16'h00CC;
defparam \Mux85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \voltage_out_reg_part2[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux85~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\voltage_out_reg_part1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg_part2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg_part2[0] .is_wysiwyg = "true";
defparam \voltage_out_reg_part2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneiii_lcell_comb \Mux84~0 (
// Equation(s):
// \Mux84~0_combout  = (\ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [1] & state_pipe[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_voltagevalue_part2|altsyncram_component|auto_generated|q_b [1]),
	.datad(state_pipe[4]),
	.cin(gnd),
	.combout(\Mux84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux84~0 .lut_mask = 16'hF000;
defparam \Mux84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \voltage_out_reg_part2[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux84~0_combout ),
	.asdata(vcc),
	.clrn(\nreset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\voltage_out_reg_part1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(voltage_out_reg_part2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \voltage_out_reg_part2[1] .is_wysiwyg = "true";
defparam \voltage_out_reg_part2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneiii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!voltage_out_reg_part2[0] & voltage_out_reg_part2[1])

	.dataa(gnd),
	.datab(voltage_out_reg_part2[0]),
	.datac(voltage_out_reg_part2[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h3030;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneiii_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneiii_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneiii_lcell_comb \auto_hub|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneiii_lcell_comb \auto_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneiii_lcell_comb \auto_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hA8A8;
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneiii_lcell_comb \auto_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N2
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N3
dffeas \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N16
cycloneiii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N17
dffeas \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N31
dffeas \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_ir_reg [3]),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneiii_lcell_comb \auto_hub|Equal0~1 (
	.dataa(\auto_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~1 .lut_mask = 16'h1000;
defparam \auto_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneiii_lcell_comb \auto_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneiii_lcell_comb \auto_hub|Equal0~0 (
	.dataa(\auto_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneiii_lcell_comb \auto_hub|Equal1~0 (
	.dataa(\auto_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|Equal0~1_combout ),
	.datac(\auto_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal1~0 .lut_mask = 16'h4000;
defparam \auto_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneiii_lcell_comb \auto_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneiii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneiii_lcell_comb \auto_hub|irsr_reg~4 (
	.dataa(\auto_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~4 .lut_mask = 16'hACAC;
defparam \auto_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneiii_lcell_comb \auto_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|irsr_reg[4]~1_combout ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[0]~2 .lut_mask = 16'hB080;
defparam \auto_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~2 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~2 .lut_mask = 16'h3FCC;
defparam \auto_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~0 .lut_mask = 16'hEE22;
defparam \auto_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|irsr_reg [8]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_proc~0_combout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1333;
defparam \auto_hub|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|shadow_irf_reg[1][3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0070;
defparam \auto_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneiii_lcell_comb \auto_hub|irf_reg~0 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|shadow_irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~2 .lut_mask = 16'hEFFF;
defparam \auto_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|irsr_reg [8]),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~1 .lut_mask = 16'h1030;
defparam \auto_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneiii_lcell_comb \auto_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|irsr_reg [8]),
	.datab(\auto_hub|irf_proc~0_combout ),
	.datac(\auto_hub|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~3 .lut_mask = 16'h8C00;
defparam \auto_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneiii_lcell_comb \auto_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|irf_reg[1][0]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~0 .lut_mask = 16'hCFC0;
defparam \auto_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~3 .lut_mask = 16'h7250;
defparam \auto_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneiii_lcell_comb \auto_hub|hub_mode_reg~4 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\auto_hub|hub_mode_reg [1]),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg~4 .lut_mask = 16'h2000;
defparam \auto_hub|hub_mode_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneiii_lcell_comb \auto_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg~4_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(\auto_hub|irsr_reg [8]),
	.sload(gnd),
	.ena(\auto_hub|reset_ena_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneiii_lcell_comb \auto_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \auto_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~5 .lut_mask = 16'hF3C0;
defparam \auto_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneiii_lcell_comb \auto_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|shadow_irf_reg[1][3]~q ),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~6 .lut_mask = 16'hFC30;
defparam \auto_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[0]~5 (
	.dataa(\auto_hub|Equal6~0_combout ),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0]~5 .lut_mask = 16'h22F0;
defparam \auto_hub|hub_mode_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|hub_mode_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneiii_lcell_comb \auto_hub|irsr_reg[4]~1 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [8]),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|irsr_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|irsr_reg [4]),
	.datab(\auto_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|irsr_reg[4]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~6 .lut_mask = 16'hCA0A;
defparam \auto_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneiii_lcell_comb \auto_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneiii_lcell_comb \auto_hub|shadow_irf_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~4 .lut_mask = 16'hF3C0;
defparam \auto_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneiii_lcell_comb \auto_hub|irf_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|shadow_irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneiii_lcell_comb \auto_hub|irsr_reg~3 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|irsr_reg [3]),
	.datad(\auto_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~3 .lut_mask = 16'hFA50;
defparam \auto_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneiii_lcell_comb \auto_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|irsr_reg [8]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0F0E;
defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneiii_lcell_comb \auto_hub|tdo~2 (
	.dataa(\auto_hub|tdo~1_combout ),
	.datab(\auto_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~2 .lut_mask = 16'h0E0A;
defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneiii_lcell_comb \auto_hub|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~4 .lut_mask = 16'h0033;
defparam \auto_hub|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneiii_lcell_comb \auto_hub|tdo~5 (
	.dataa(\auto_hub|tdo~3_combout ),
	.datab(\auto_hub|tdo~2_combout ),
	.datac(\auto_hub|tdo~q ),
	.datad(\auto_hub|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~5 .lut_mask = 16'hF011;
defparam \auto_hub|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \auto_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneiii_lcell_comb \auto_hub|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|tdo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|trigger_out_ff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneiii_lcell_comb \auto_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneiii_lcell_comb \auto_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N22
cycloneiii_io_ibuf \indata_GPECON7~input (
	.i(indata_GPECON7),
	.ibar(gnd),
	.o(\indata_GPECON7~input_o ));
// synopsys translate_off
defparam \indata_GPECON7~input .bus_hold = "false";
defparam \indata_GPECON7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneiii_io_ibuf \indata_GPECON1~input (
	.i(indata_GPECON1),
	.ibar(gnd),
	.o(\indata_GPECON1~input_o ));
// synopsys translate_off
defparam \indata_GPECON1~input .bus_hold = "false";
defparam \indata_GPECON1~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
