// Mem file initialization records.
//
// SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
// Vivado v2023.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Tuesday March 25, 2025 - 10:03:39 am, from:
//
//     Map file     - c:\Users\evanc\TESTUNZIP\532_project\Nexys-Video-DMA-hw.xpr\Nexys-Video-HW\Nexys-Video-HW.gen\sources_1\bd\design_1\design_1.bmm
//     Data file(s) - c:/Users/evanc/TESTUNZIP/532_project/Nexys-Video-DMA-hw.xpr/Nexys-Video-HW/Nexys-Video-HW.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_design_1_i_microblaze_0.design_1_i_design_1_i_microblaze_0_local_memory_lmb_bram_8K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
