<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="36051fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="163"></NameColumnWidth>
      <ValueColumnWidth column_width="144"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
      <obj_property name="CustomSignalColor">#FFFFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_in" type="array">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/patterns_finished" type="logic">
      <obj_property name="ElementShortName">patterns_finished</obj_property>
      <obj_property name="ObjectShortName">patterns_finished</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/string_finished" type="logic">
      <obj_property name="ElementShortName">string_finished</obj_property>
      <obj_property name="ObjectShortName">string_finished</obj_property>
      <obj_property name="CustomSignalColor">#00FFFF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_insn" type="array">
      <obj_property name="ElementShortName">sig_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_insn[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#008000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/syscall" type="logic">
      <obj_property name="ElementShortName">syscall</obj_property>
      <obj_property name="ObjectShortName">syscall</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_to_reg" type="logic">
      <obj_property name="ElementShortName">mem_to_reg</obj_property>
      <obj_property name="ObjectShortName">mem_to_reg</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_a" type="array">
      <obj_property name="ElementShortName">src_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFA500</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_b" type="array">
      <obj_property name="ElementShortName">src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFA500</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sig_result" type="array">
      <obj_property name="ElementShortName">sig_result[16:0]</obj_property>
      <obj_property name="ObjectShortName">sig_result[16:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFA500</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      <obj_property name="CustomSignalColor">#D2691E</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="CustomSignalColor">#800000</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[0]" type="array">
         <obj_property name="ElementShortName">[0][15:0]</obj_property>
         <obj_property name="ObjectShortName">[0][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[1]" type="array">
         <obj_property name="ElementShortName">[1][15:0]</obj_property>
         <obj_property name="ObjectShortName">[1][15:0]</obj_property>
         <obj_property name="Radix">ASCIIRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[2]" type="array">
         <obj_property name="ElementShortName">[2][15:0]</obj_property>
         <obj_property name="ObjectShortName">[2][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[3]" type="array">
         <obj_property name="ElementShortName">[3][15:0]</obj_property>
         <obj_property name="ObjectShortName">[3][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[4]" type="array">
         <obj_property name="ElementShortName">[4][15:0]</obj_property>
         <obj_property name="ObjectShortName">[4][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[5]" type="array">
         <obj_property name="ElementShortName">[5][15:0]</obj_property>
         <obj_property name="ObjectShortName">[5][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[6]" type="array">
         <obj_property name="ElementShortName">[6][15:0]</obj_property>
         <obj_property name="ObjectShortName">[6][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[7]" type="array">
         <obj_property name="ElementShortName">[7][15:0]</obj_property>
         <obj_property name="ObjectShortName">[7][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[8]" type="array">
         <obj_property name="ElementShortName">[8][15:0]</obj_property>
         <obj_property name="ObjectShortName">[8][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[9]" type="array">
         <obj_property name="ElementShortName">[9][15:0]</obj_property>
         <obj_property name="ObjectShortName">[9][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[10]" type="array">
         <obj_property name="ElementShortName">[10][15:0]</obj_property>
         <obj_property name="ObjectShortName">[10][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[11]" type="array">
         <obj_property name="ElementShortName">[11][15:0]</obj_property>
         <obj_property name="ObjectShortName">[11][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[12]" type="array">
         <obj_property name="ElementShortName">[12][15:0]</obj_property>
         <obj_property name="ObjectShortName">[12][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[13]" type="array">
         <obj_property name="ElementShortName">[13][15:0]</obj_property>
         <obj_property name="ObjectShortName">[13][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[14]" type="array">
         <obj_property name="ElementShortName">[14][15:0]</obj_property>
         <obj_property name="ObjectShortName">[14][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[15]" type="array">
         <obj_property name="ElementShortName">[15][15:0]</obj_property>
         <obj_property name="ObjectShortName">[15][15:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
