<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:11:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="gmem" VarName="S" LoopLoc="C:/Users/steve/thesis-monte-carlo/test.c:11:22" LoopName="VITIS_LOOP_11_1" ParentFunc="GBM" Length="100" Direction="write" AccessID="S4seq" OrigID="for.inc.store.4" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:12:14" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:15:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4900 has been inferred" BundleName="gmem" VarName="random_increments" LoopLoc="C:/Users/steve/thesis-monte-carlo/test.c:15:22" LoopName="VITIS_LOOP_15_2" ParentFunc="GBM" Length="4900" Direction="read" AccessID="random_increments5seq" OrigID="for.inc21.load.7" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:19:72" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:19:18" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="S" ParentFunc="GBM" OrigID="VITIS_LOOP_17_3.load.5" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:19:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:19:18" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="S" ParentFunc="GBM" OrigID="for.inc24.store.1" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:19:18" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadStartIndexAlignmentMissed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:17:26" msg_id="214-235" msg_severity="INFO" msg_body="Start index of the access is unaligned" resolution="214-235" BundleName="gmem" VarName="random_increments" LoopLoc="C:/Users/steve/thesis-monte-carlo/test.c:17:26" LoopName="VITIS_LOOP_17_3" ParentFunc="GBM" OrigID="random_increments5seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:15:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:11:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 100 x 64bit words has been widened by 4: 25 x 256bit words" BundleName="gmem" VarName="S" LoopLoc="C:/Users/steve/thesis-monte-carlo/test.c:11:22" LoopName="VITIS_LOOP_11_1" ParentFunc="GBM" Length="25" Direction="write" AccessID="wseq" OrigID="S4seq" OrigAccess-DebugLoc="C:/Users/steve/thesis-monte-carlo/test.c:11:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="C:/Users/steve/thesis-monte-carlo/test.c:11:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 25 and bit width 256 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="25" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

