//===----------------------------------------------------------------------===//
//
// Copyright (C) 2022 Sophgo Technologies Inc.  All rights reserved.
//
// TPU-MLIR is licensed under the 2-Clause BSD License except for the
// third-party components.
//
//===----------------------------------------------------------------------===//

#include "tpu_mlir/Backend/CV18xx/CV18xx.h"
#include <llvm/Support/Debug.h>
#include <llvm/Support/Format.h>
#include <llvm/Support/raw_ostream.h>

#define DEBUG_TYPE "cvi_backend_pad_kernel"

using namespace mlir;
using namespace tpu_mlir;

namespace tpu_mlir {
namespace backend {
// input shape (in, ic, ih, iw)
// output_shape (on, oc, oh, ow)
// pads (x0_begin, x1_begin, x2_begin, x3_begin, x0_end, x1_end, x2_end, x3_end)
//
// on = x0_begin + x0_end + in
// oc = x1_begin + x1_end + ic
// oh = x2_begin + x2_end + ih
// ow = x3_begin + x3_end + iw

static void cvi_backend_tg_pad_kernel_edge(uint32_t layer_id, gaddr_t ga_ifmap,
                                           gaddr_t ga_ofmap, int input_n,
                                           int input_c, int input_h,
                                           int input_w, int *pads,
                                           cvk_fmt_t fmt) {
  // pad left and right
  // pad top
  // pad bottom
  assert(pads[0] == pads[4] && pads[1] == pads[5] && pads[0] == 0 &&
         pads[1] == 0 && "only support h/w pad");
  if (input_n + pads[0] + pads[4] == input_n && input_n != 1) {
    if (input_c + pads[1] + pads[5] == input_c) {
      input_c *= input_n;
      input_n = 1;
    }
  }
  assert(input_n + pads[0] + pads[4] == 1 && "not support n slice");

  cvk_tg_shape_t dst_shape;
  dst_shape.n = pads[0] + pads[4] + input_n;
  dst_shape.c = pads[1] + pads[5] + input_c;
  dst_shape.h = pads[2] + pads[6] + input_h;
  dst_shape.w = pads[3] + pads[7] + input_w;
  cvk_tg_stride_t dst_gstride;
  dst_gstride = CV18xx::tg_default_stride(dst_shape, fmt);

  cvk_tg_shape_t src_shape;
  src_shape.n = input_n;
  src_shape.c = input_c;
  src_shape.h = input_h;
  src_shape.w = input_w;
  cvk_tg_stride_t src_gstride;
  src_gstride = CV18xx::tg_default_stride(src_shape, fmt);

  int blob_num = 1;
  std::vector<CV18xx::tiling_info_t> tiles;
  // NOTICE: only tile h
  CV18xx::tiling_packing(tiles, input_n, input_c, src_shape.h, dst_shape.w, fmt,
                         blob_num,
                         /*reserved_lmem=*/0, CV18xx::TilingNH);

  // 1. load
  // 2.1 pad w by pads[3], pads[7]
  // 2.2 handle h = 0 case and duplicate by pads[2]
  // 2.4 handle h = ow case and duplicate by pads[6]
  // 3. write
  bool eu_align = false;
  int store_off = 0;
  int load_off = 0;

  // prepare lmem
  auto &tile = tiles[0];
  cvk_tl_shape_t in_tl_shape =
      CV18xx::tl_shape_t4(tile.n, tile.c, tile.h, tile.w);

  cvk_tl_t *tl_ifmap = CV18xx::lmem_alloc_tensor(in_tl_shape, fmt, eu_align);
  auto tl_ifmap_addr = tl_ifmap->start_address;

  for (int i = 0; i < (int)tiles.size(); i++) {
    auto &tile = tiles[i];

    // reshape for each tile
    in_tl_shape = CV18xx::tl_shape_t4(tile.n, tile.c, tile.h, input_w);
    tl_ifmap->shape = in_tl_shape;

    in_tl_shape = CV18xx::tl_shape_t4(tile.n, tile.c, tile.h, tile.w);
    auto in_tl_stride = CV18xx::tl_default_stride(in_tl_shape, fmt, eu_align);
    tl_ifmap->stride = in_tl_stride;

    // copy after pads[3]
    tl_ifmap->start_address = tl_ifmap_addr + pads[3] * tl_ifmap->stride.w;
    CV18xx::tdma_load_stride(tl_ifmap, ga_ifmap + load_off, src_gstride);
    load_off += tl_ifmap->shape.h * tl_ifmap->shape.w * tl_ifmap->stride.w;

    cvk_tiu_copy_param_t param = {0};
    cvk_tl_t tl_ofmap, _tl_ifmap;

    if (pads[3]) {
      tl_ofmap = *tl_ifmap;
      _tl_ifmap = *tl_ifmap;
      tl_ofmap.start_address = tl_ifmap_addr;
      tl_ofmap.shape.w = pads[3];
      tl_ofmap.stride.h = dst_shape.w * tl_ofmap.stride.w;
      tl_ofmap.stride.c = tile.h * tl_ofmap.stride.h;
      tl_ofmap.stride.n = 0; // n MUST eq 1

      _tl_ifmap.stride.w = 0;
      _tl_ifmap.shape = tl_ofmap.shape;

      // duplicate pads[3]
      param.src = &_tl_ifmap;
      param.dst = &tl_ofmap;
      param.layer_id = layer_id;
      CV18xx::tiu_copy(&param);
    }

    if (pads[7]) {
      tl_ofmap = *tl_ifmap;
      _tl_ifmap = *tl_ifmap;
      tl_ofmap.start_address =
          _tl_ifmap.start_address + (src_shape.w * tl_ofmap.stride.w);
      tl_ofmap.shape.w = pads[7];
      tl_ofmap.stride.h = dst_shape.w * tl_ofmap.stride.w;
      tl_ofmap.stride.c = tile.h * tl_ofmap.stride.h;
      tl_ofmap.stride.n = 0; // n MUST eq 1

      _tl_ifmap.start_address =
          _tl_ifmap.start_address + (src_shape.w - 1) * _tl_ifmap.stride.w;
      _tl_ifmap.stride.w = 0;
      _tl_ifmap.shape = tl_ofmap.shape;

      // duplicate pads[7]
      param.src = &_tl_ifmap;
      param.dst = &tl_ofmap;
      param.layer_id = layer_id;
      CV18xx::tiu_copy(&param);
    }

    tl_ifmap->start_address = tl_ifmap_addr;
    if (store_off == 0 && pads[2]) {
      // top
      tl_ofmap = *tl_ifmap;
      tl_ofmap.shape.w = dst_shape.w;
      tl_ofmap.stride =
          CV18xx::tl_default_stride(tl_ofmap.shape, fmt, eu_align);
      tl_ofmap.shape.h = pads[2];
      tl_ofmap.stride.h = 0;
      CV18xx::tdma_store_stride(&tl_ofmap, ga_ofmap + store_off, dst_gstride);
      store_off += tl_ofmap.shape.w * pads[2] * tl_ofmap.stride.w;
    }

    in_tl_shape = CV18xx::tl_shape_t4(tile.n, tile.c, tile.h, tile.w);
    in_tl_stride = CV18xx::tl_default_stride(in_tl_shape, fmt, eu_align);
    tl_ifmap->shape = in_tl_shape;
    tl_ifmap->stride = in_tl_stride;

    CV18xx::tdma_store_stride(tl_ifmap, ga_ofmap + store_off, dst_gstride);
    store_off += tile.h * tile.w * tl_ifmap->stride.w;
  }

  if (pads[6]) {
    cvk_tl_t tl_ofmap;
    // shift to last
    tl_ifmap->start_address = tl_ifmap_addr + tl_ifmap->shape.w *
                                                  (tl_ifmap->shape.h - 1) *
                                                  tl_ifmap->stride.w;

    tl_ofmap = *tl_ifmap;
    tl_ofmap.stride = CV18xx::tl_default_stride(tl_ofmap.shape, fmt, eu_align);
    tl_ofmap.shape.h = pads[6];
    tl_ofmap.stride.h = 0;

    CV18xx::tdma_store_stride(&tl_ofmap, ga_ofmap + store_off, dst_gstride);
    store_off += tl_ifmap->stride.c;
  }

  // release
  in_tl_shape = CV18xx::tl_shape_t4(tile.n, tile.c, tile.h, tile.w);
  tl_ifmap->shape = in_tl_shape; // free by shape size
  tl_ifmap->start_address = tl_ifmap_addr;
  CV18xx::lmem_free_tensor(tl_ifmap);
}

typedef enum {
  PAD_LEFT,
  PAD_COPY,
  PAD_RIGHT,
} pad_step_t;

static void do_pad(uint32_t layer_id, gaddr_t ga_ifmap, gaddr_t ga_ofmap,
                   int outer_dim, int inner_dim, int pad_l, int pad_dim,
                   int pad_r, uint16_t const_val, pad_step_t step,
                   cvk_fmt_t fmt) {
  auto fmt_size = CV18xx::bytesize_of_fmt(fmt);
  int fix_dim = pad_dim + pad_l + pad_r;
  uint32_t pad_stride = fix_dim * inner_dim * fmt_size;
  gaddr_t ga_input = ga_ifmap;
  gaddr_t ga_output = ga_ofmap;
  int cur_dim;
  switch (step) {
  case PAD_LEFT:
    ga_output = ga_ofmap;
    cur_dim = pad_l;
    break;
  case PAD_COPY:
    if (pad_l > 0)
      ga_output = ga_ofmap + pad_l * inner_dim * fmt_size;
    cur_dim = pad_dim;
    if (pad_l < 0 || pad_r < 0) {
      cur_dim += pad_l < 0 ? pad_l : 0;
      cur_dim += pad_r < 0 ? pad_r : 0;
    }
    break;
  case PAD_RIGHT:
    ga_output = ga_ofmap + (pad_l + pad_dim) * inner_dim * fmt_size;
    cur_dim = pad_r;
    break;
  }
  int d0, d1;
  cvk_tg_shape_t dst_shape;
  cvk_tg_stride_t dst_stride;
  if (inner_dim >= 0x10000) {
    CV18xx::size_to_hw(inner_dim, d0, d1);
    dst_shape = CV18xx::tg_shape_t4(outer_dim, cur_dim, d0, d1);
    dst_stride = CV18xx::tg_default_stride(dst_shape, fmt);
    dst_stride.n = pad_stride;
  } else if (inner_dim == 1) {
    CV18xx::size_to_hw(cur_dim, d0, d1);
    dst_shape = CV18xx::tg_shape_t4(1, outer_dim, d0, d1);
    dst_stride = CV18xx::tg_default_stride(dst_shape, fmt);
    dst_stride.c = pad_stride;
  } else {
    CV18xx::size_to_hw(cur_dim, d0, d1);
    dst_shape = CV18xx::tg_shape_t4(outer_dim, d0, d1, inner_dim);
    dst_stride = CV18xx::tg_default_stride(dst_shape, fmt);
    dst_stride.n = pad_stride;
  }

  if (step == PAD_COPY) {
    auto src_shape = dst_shape;
    auto src_stride = CV18xx::tg_default_stride(src_shape, fmt);
    if (pad_l < 0 || pad_r < 0) {
      assert(inner_dim == 1);
      ga_input -= pad_l < 0 ? pad_l * inner_dim * fmt_size : 0;
      if (inner_dim == 1) {
        src_shape = CV18xx::tg_shape_t4(1, outer_dim, cur_dim, 1);
        auto org_src_shape = CV18xx::tg_shape_t4(1, outer_dim, pad_dim, 1);
        src_stride = CV18xx::tg_default_stride(org_src_shape, fmt);
      } else {
        CV18xx::size_to_hw(inner_dim, d0, d1);
        src_shape = CV18xx::tg_shape_t4(outer_dim, cur_dim, d0, d1);
        auto org_src_shape = CV18xx::tg_shape_t4(outer_dim, pad_dim, d0, d1);
        src_stride = CV18xx::tg_default_stride(org_src_shape, fmt);
      }
    }
    CV18xx::tdma_g2g_tensor_copy(ga_input, src_shape, src_stride, fmt,
                                 ga_output, dst_shape, dst_stride, fmt);
  } else {
    cvk_tg_t dst;
    dst.base_reg_index = CV18xx::getTdmaBaseSelectIndexFromGaddr(ga_output);
    dst.int8_rnd_mode = 0;
    dst.fmt = fmt;
    dst.start_address = ga_output;
    dst.shape = dst_shape;
    dst.stride = dst_stride;
    cvk_tdma_l2g_tensor_fill_constant_param_t p0;
    p0.constant = const_val;
    p0.dst = &dst;
    p0.layer_id = layer_id;
    CV18xx::tdma_l2g_tensor_fill_constant(&p0);
  }
}

static void only_one_pad(uint32_t layer_id, gaddr_t ga_ifmap, gaddr_t ga_ofmap,
                         int outer_dim, int pad_dim, int inner_dim, int pad_l,
                         int pad_r, uint16_t const_val, cvk_fmt_t fmt) {
  if (pad_l > 0) {
    do_pad(layer_id, ga_ifmap, ga_ofmap, outer_dim, inner_dim, pad_l, pad_dim,
           pad_r, const_val, PAD_LEFT, fmt);
  }
  if (pad_r > 0) {
    do_pad(layer_id, ga_ifmap, ga_ofmap, outer_dim, inner_dim, pad_l, pad_dim,
           pad_r, const_val, PAD_RIGHT, fmt);
  }
  do_pad(layer_id, ga_ifmap, ga_ofmap, outer_dim, inner_dim, pad_l, pad_dim,
         pad_r, const_val, PAD_COPY, fmt);
}

static bool try_only_one_pad(uint32_t layer_id, gaddr_t ga_ifmap,
                             gaddr_t ga_ofmap, int input_n, int input_c,
                             int input_h, int input_w, int *pads,
                             uint16_t const_val, cvk_fmt_t fmt) {
  int shape[] = {input_n, input_c, input_h, input_w};
  int pad_l, pad_r;
  int inner_dim = 1;
  int outer_dim = 1;
  int pad_dim = 1;
  int pad_idx = -1;
  // check only one dim do pad
  for (int i = 0; i < 4; i++) {
    if (pads[i] != 0 || pads[i + 4] != 0) {
      if (pad_idx == -1) {
        pad_idx = i;
      } else {
        return false;
      }
    }
  }
  for (int i = pad_idx + 1; i < 4; i++) {
    inner_dim *= shape[i];
  }
  pad_dim = shape[pad_idx];
  for (int i = 0; i < pad_idx; i++) {
    outer_dim *= shape[i];
  }
  pad_l = pads[pad_idx];
  pad_r = pads[pad_idx + 4];
  only_one_pad(layer_id, ga_ifmap, ga_ofmap, outer_dim, pad_dim, inner_dim,
               pad_l, pad_r, const_val, fmt);
  return true;
}

void cvi_backend_tg_pad_kernel(uint32_t layer_id, gaddr_t ga_ifmap,
                               gaddr_t ga_ofmap, int input_n, int input_c,
                               int input_h, int input_w, int *pads,
                               float const_val, const char *mode,
                               cvk_fmt_t fmt) {

  CV18xx::set_layer_id(layer_id);

  if (!strcmp(mode, "edge")) {
    return cvi_backend_tg_pad_kernel_edge(layer_id, ga_ifmap, ga_ofmap, input_n,
                                          input_c, input_h, input_w, pads, fmt);
  }
  uint16_t const_data;
  if (fmt == CVK_FMT_BF16) {
    const_data = CV18xx::convert_fp32_to_bf16(const_val);
  } else if (fmt == CVK_FMT_I8) {
    assert(const_val >= -128 && const_val <= 127);
    int8_t val = (int8_t)const_val;
    const_data = *((uint8_t *)&val);
  } else {
    assert(0);
  }
  if (try_only_one_pad(layer_id, ga_ifmap, ga_ofmap, input_n, input_c, input_h,
                       input_w, pads, const_data, fmt)) {
    return;
  }

  int fmt_size = CV18xx::bytesize_of_fmt(fmt);
  if ((input_w + pads[3] + pads[7]) * fmt_size >= 0x10000 && input_h == 1 &&
      pads[2] == 0 && pads[6] == 0) {
    input_h = input_w;
    input_w = 1;
    pads[2] = pads[3];
    pads[3] = 0;
    pads[6] = pads[7];
    pads[7] = 0;
  }

  cvk_tg_shape_t dst_shape;
  dst_shape.n = pads[0] + pads[4] + input_n;
  dst_shape.c = pads[1] + pads[5] + input_c;
  dst_shape.h = pads[2] + pads[6] + input_h;
  dst_shape.w = pads[3] + pads[7] + input_w;

  auto dst_gstride = CV18xx::tg_default_stride(dst_shape, fmt);

  auto src_shape = CV18xx::tg_shape_t4(input_n, input_c, input_h, input_w);
  auto src_gstride = CV18xx::tg_default_stride(src_shape, fmt);

  cvk_tg_t dst;
  dst.base_reg_index = CV18xx::getTdmaBaseSelectIndexFromGaddr(ga_ofmap);
  dst.int8_rnd_mode = 0;
  dst.fmt = fmt;
  dst.start_address = ga_ofmap;
  dst.shape = dst_shape;
  dst.stride = CV18xx::tg_default_stride(dst.shape, dst.fmt);

  cvk_tdma_l2g_tensor_fill_constant_param_t p0;
  p0.constant = const_data;
  p0.dst = &dst;
  CV18xx::tdma_l2g_tensor_fill_constant(&p0);

  auto src_gaddr = ga_ifmap;
  auto dst_gaddr = ga_ofmap + pads[0] * dst_gstride.n +
                   pads[1] * dst_gstride.c + pads[2] * dst_gstride.h +
                   pads[3] * dst_gstride.w;
  CV18xx::tdma_g2g_tensor_copy(src_gaddr, src_shape, src_gstride, fmt,
                               dst_gaddr, src_shape, dst_gstride, fmt);
}
} // namespace backend
} // namespace tpu_mlir
