{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@533:985@HdlStmIf", "  assign tx_pll_clk_sel_s = 2'd0;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTXE2_TRANSCEIVERS) begin\n  GTXE2_CHANNEL #(\n    .ALIGN_COMMA_DOUBLE (\"FALSE\"),\n    .ALIGN_COMMA_ENABLE (10'b1111111111),\n    .ALIGN_COMMA_WORD (4),\n    .ALIGN_MCOMMA_DET (\"TRUE\"),\n    .ALIGN_MCOMMA_VALUE (10'b1010000011),\n    .ALIGN_PCOMMA_DET (\"TRUE\"),\n    .ALIGN_PCOMMA_VALUE (10'b0101111100),\n    .CBCC_DATA_SOURCE_SEL (\"DECODED\"),\n    .CHAN_BOND_KEEP_ALIGN (\"FALSE\"),\n    .CHAN_BOND_MAX_SKEW (1),\n    .CHAN_BOND_SEQ_1_1 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_2 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_3 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_4 (10'b0000000000),\n    .CHAN_BOND_SEQ_1_ENABLE (4'b1111),\n    .CHAN_BOND_SEQ_2_1 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_2 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_3 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_4 (10'b0000000000),\n    .CHAN_BOND_SEQ_2_ENABLE (4'b1111),\n    .CHAN_BOND_SEQ_2_USE (\"FALSE\"),\n    .CHAN_BOND_SEQ_LEN (1),\n    .CLK_CORRECT_USE (\"FALSE\"),\n    .CLK_COR_KEEP_IDLE (\"FALSE\"),\n    .CLK_COR_MAX_LAT (12),\n    .CLK_COR_MIN_LAT (8),\n    .CLK_COR_PRECEDENCE (\"TRUE\"),\n    .CLK_COR_REPEAT_WAIT (0),\n    .CLK_COR_SEQ_1_1 (10'b0100000000),\n    .CLK_COR_SEQ_1_2 (10'b0000000000),\n    .CLK_COR_SEQ_1_3 (10'b0000000000),\n    .CLK_COR_SEQ_1_4 (10'b0000000000),\n    .CLK_COR_SEQ_1_ENABLE (4'b1111),\n    .CLK_COR_SEQ_2_1 (10'b0100000000),\n    .CLK_COR_SEQ_2_2 (10'b0000000000),\n    .CLK_COR_SEQ_2_3 (10'b0000000000),\n    .CLK_COR_SEQ_2_4 (10'b0000000000),\n    .CLK_COR_SEQ_2_ENABLE (4'b1111),\n    .CLK_COR_SEQ_2_USE (\"FALSE\"),\n    .CLK_COR_SEQ_LEN (1),\n    .CPLL_CFG (24'hBC07DC),\n    .CPLL_FBDIV (CPLL_FBDIV),\n    .CPLL_FBDIV_45 (CPLL_FBDIV_4_5),\n    .CPLL_INIT_CFG (24'h00001E),\n    .CPLL_LOCK_CFG (16'h01E8),\n    .CPLL_REFCLK_DIV (1),\n    .DEC_MCOMMA_DETECT (\"TRUE\"),\n    .DEC_PCOMMA_DETECT (\"TRUE\"),\n    .DEC_VALID_COMMA_ONLY (\"FALSE\"),\n    .DMONITOR_CFG (24'h000A00),\n    .ES_CONTROL (6'b000000),\n    .ES_ERRDET_EN (\"TRUE\"),\n    .ES_EYE_SCAN_EN (\"TRUE\"),\n    .ES_HORZ_OFFSET (12'h000),\n    .ES_PMA_CFG (10'b0000000000),\n    .ES_PRESCALE (5'b00000),\n    .ES_QUALIFIER (80'h00000000000000000000),\n    .ES_QUAL_MASK (80'hffffffffffffffffffff),\n    .ES_SDATA_MASK (80'hffffffffff0000000000),\n    .ES_VERT_OFFSET (9'b000000000),\n    .FTS_DESKEW_SEQ_ENABLE (4'b1111),\n    .FTS_LANE_DESKEW_CFG (4'b1111),\n    .FTS_LANE_DESKEW_EN (\"FALSE\"),\n    .GEARBOX_MODE (3'b000),\n    .IS_CPLLLOCKDETCLK_INVERTED (1'b0),\n    .IS_DRPCLK_INVERTED (1'b0),\n    .IS_GTGREFCLK_INVERTED (1'b0),\n    .IS_RXUSRCLK2_INVERTED (1'b0),\n    .IS_RXUSRCLK_INVERTED (1'b0),\n    .IS_TXPHDLYTSTCLK_INVERTED (1'b0),\n    .IS_TXUSRCLK2_INVERTED (1'b0),\n    .IS_TXUSRCLK_INVERTED (1'b0),\n    .OUTREFCLK_SEL_INV (2'b11),\n    .PCS_PCIE_EN (\"FALSE\"),\n    .PCS_RSVD_ATTR (48'h000000000000),\n    .PD_TRANS_TIME_FROM_P2 (12'h03c),\n    .PD_TRANS_TIME_NONE_P2 (8'h3c),\n    .PD_TRANS_TIME_TO_P2 (8'h64),\n    .PMA_RSV (RX_PMA_CFG),\n    .PMA_RSV2 (16'h2070),\n    .PMA_RSV3 (2'b00),\n    .PMA_RSV4 (32'h00000000),\n    .RXBUFRESET_TIME (5'b00001),\n    .RXBUF_ADDR_MODE (\"FAST\"),\n    .RXBUF_EIDLE_HI_CNT (4'b1000),\n    .RXBUF_EIDLE_LO_CNT (4'b0000),\n    .RXBUF_EN (\"TRUE\"),\n    .RXBUF_RESET_ON_CB_CHANGE (\"TRUE\"),\n    .RXBUF_RESET_ON_COMMAALIGN (\"FALSE\"),\n    .RXBUF_RESET_ON_EIDLE (\"FALSE\"),\n    .RXBUF_RESET_ON_RATE_CHANGE (\"TRUE\"),\n    .RXBUF_THRESH_OVFLW (57),\n    .RXBUF_THRESH_OVRD (\"TRUE\"),\n    .RXBUF_THRESH_UNDFLW (3),\n    .RXCDRFREQRESET_TIME (5'b00001),\n    .RXCDRPHRESET_TIME (5'b00001),\n    .RXCDR_CFG (RX_CDR_CFG),\n    .RXCDR_FR_RESET_ON_EIDLE (1'b0),\n    .RXCDR_HOLD_DURING_EIDLE (1'b0),\n    .RXCDR_LOCK_CFG (6'b010101),\n    .RXCDR_PH_RESET_ON_EIDLE (1'b0),\n    .RXDFELPMRESET_TIME (7'b0001111),\n    .RXDLY_CFG (16'h001F),\n    .RXDLY_LCFG (9'h030),\n    .RXDLY_TAP_CFG (16'h0000),\n    .RXGEARBOX_EN (\"FALSE\"),\n    .RXISCANRESET_TIME (5'b00001),\n    .RXLPM_HF_CFG (14'b00000011110000),\n    .RXLPM_LF_CFG (14'b00000011110000),\n    .RXOOB_CFG (7'b0000110),\n    .RXOUT_DIV (RX_OUT_DIV),\n    .RXPCSRESET_TIME (5'b00001),\n    .RXPHDLY_CFG (24'h084020),\n    .RXPH_CFG (24'h000000),\n    .RXPH_MONITOR_SEL (5'b00000),\n    .RXPMARESET_TIME (5'b00011),\n    .RXPRBS_ERR_LOOPBACK (1'b0),\n    .RXSLIDE_AUTO_WAIT (7),\n    .RXSLIDE_MODE (\"OFF\"),\n    .RX_BIAS_CFG (12'b000000000100),\n    .RX_BUFFER_CFG (6'b000000),\n    .RX_CLK25_DIV (RX_CLK25_DIV),\n    .RX_CLKMUX_PD (1'b1),\n    .RX_CM_SEL (2'b11),\n    .RX_CM_TRIM (3'b010),\n    .RX_DATA_WIDTH (40),\n    .RX_DDI_SEL (6'b000000),\n    .RX_DEBUG_CFG (12'b000000000000),\n    .RX_DEFER_RESET_BUF_EN (\"TRUE\"),\n    .RX_DFE_GAIN_CFG (23'h020FEA),\n    .RX_DFE_H2_CFG (12'b000000000000),\n    .RX_DFE_H3_CFG (12'b000001000000),\n    .RX_DFE_H4_CFG (11'b00011110000),\n    .RX_DFE_H5_CFG (11'b00011100000),\n    .RX_DFE_KL_CFG (13'b0000011111110),\n    .RX_DFE_KL_CFG2 (32'h301148AC),\n    .RX_DFE_LPM_CFG (RX_DFE_LPM_CFG),\n    .RX_DFE_LPM_HOLD_DURING_EIDLE (1'b0),\n    .RX_DFE_UT_CFG (17'b10001111000000000),\n    .RX_DFE_VP_CFG (17'b00011111100000011),\n    .RX_DFE_XYD_CFG (13'b0000000000000),\n    .RX_DISPERR_SEQ_MATCH (\"TRUE\"),\n    .RX_INT_DATAWIDTH (1),\n    .RX_OS_CFG (13'b0000010000000),\n    .RX_SIG_VALID_DLY (10),\n    .RX_XCLK_SEL (\"RXREC\"),\n    .SAS_MAX_COM (64),\n    .SAS_MIN_COM (36),\n    .SATA_BURST_SEQ_LEN (4'b0101),\n    .SATA_BURST_VAL (3'b111),\n    .SATA_CPLL_CFG (\"VCO_3000MHZ\"),\n    .SATA_EIDLE_VAL (3'b111),\n    .SATA_MAX_BURST (8),\n    .SATA_MAX_INIT (21),\n    .SATA_MAX_WAKE (7),\n    .SATA_MIN_BURST (4),\n    .SATA_MIN_INIT (12),\n    .SATA_MIN_WAKE (4),\n    .SHOW_REALIGN_COMMA (\"TRUE\"),\n    .SIM_CPLLREFCLK_SEL (3'b001),\n    .SIM_RECEIVER_DETECT_PASS (\"TRUE\"),\n    .SIM_RESET_SPEEDUP (\"TRUE\"),\n    .SIM_TX_EIDLE_DRIVE_LEVEL (\"X\"),\n    .SIM_VERSION (\"4.0\"),\n    .TERM_RCAL_CFG (5'b10000),\n    .TERM_RCAL_OVRD (1'b0),\n    .TRANS_TIME_RATE (8'h0E),\n    .TST_RSV (32'h00000000),\n    .TXBUF_EN (\"TRUE\"),\n    .TXBUF_RESET_ON_RATE_CHANGE (\"TRUE\"),\n    .TXDLY_CFG (16'h001F),\n    .TXDLY_LCFG (9'h030),\n    .TXDLY_TAP_CFG (16'h0000),\n    .TXGEARBOX_EN (\"FALSE\"),\n    .TXOUT_DIV (TX_OUT_DIV),\n    .TXPCSRESET_TIME (5'b00001),\n    .TXPHDLY_CFG (24'h084020),\n    .TXPH_CFG (16'h0780),\n    .TXPH_MONITOR_SEL (5'b00000),\n    .TXPMARESET_TIME (5'b00001),\n    .TX_CLK25_DIV (TX_CLK25_DIV),\n    .TX_CLKMUX_PD (1'b1),\n    .TX_DATA_WIDTH (40),\n    .TX_DEEMPH0 (5'b00000),\n    .TX_DEEMPH1 (5'b00000),\n    .TX_DRIVE_MODE (\"DIRECT\"),\n    .TX_EIDLE_ASSERT_DELAY (3'b110),\n    .TX_EIDLE_DEASSERT_DELAY (3'b100),\n    .TX_INT_DATAWIDTH (1),\n    .TX_LOOPBACK_DRIVE_HIZ (\"FALSE\"),\n    .TX_MAINCURSOR_SEL (1'b0),\n    .TX_MARGIN_FULL_0 (7'b1001110),\n    .TX_MARGIN_FULL_1 (7'b1001001),\n    .TX_MARGIN_FULL_2 (7'b1000101),\n    .TX_MARGIN_FULL_3 (7'b1000010),\n    .TX_MARGIN_FULL_4 (7'b1000000),\n    .TX_MARGIN_LOW_0 (7'b1000110),\n    .TX_MARGIN_LOW_1 (7'b1000100),\n    .TX_MARGIN_LOW_2 (7'b1000010),\n    .TX_MARGIN_LOW_3 (7'b1000000),\n    .TX_MARGIN_LOW_4 (7'b1000000),\n    .TX_PREDRIVER_MODE (1'b0),\n    .TX_QPI_STATUS_EN (1'b0),\n    .TX_RXDETECT_CFG (14'h1832),\n    .TX_RXDETECT_REF (3'b100),\n    .TX_XCLK_SEL (\"TXOUT\"),\n    .UCODEER_CLR (1'b0))\n  i_gtxe2_channel (\n    .RXOUTCLKPCS (),\n    .RXPHSLIPMONITOR (),\n    .PHYSTATUS (),\n    .RXCDRLOCK (),\n    .RXCHANBONDSEQ (),\n    .RXCHANISALIGNED (),\n    .RXCHANREALIGN (),\n    .RXCOMINITDET (),\n    .RXCOMSASDET (),\n    .RXCOMWAKEDET (),\n    .RXDATAVALID (),\n    .RXDLYSRESETDONE (),\n    .RXELECIDLE (),\n    .RXHEADERVALID (),\n    .RXPHALIGNDONE (),\n    .RXQPISENN (),\n    .RXQPISENP (),\n    .RXRATEDONE (),\n    .RXSTARTOFSEQ (),\n    .RXVALID (),\n    .TXCOMFINISH (),\n    .TXDLYSRESETDONE (),\n    .TXGEARBOXREADY (),\n    .TXPHALIGNDONE (),\n    .TXPHINITDONE (),\n    .TXQPISENN (),\n    .TXQPISENP (),\n    .TXRATEDONE (),\n    .PCSRSVDOUT (),\n    .RXCLKCORCNT (),\n    .RXHEADER (),\n    .RXCHBONDO (),\n    .RXPHMONITOR (),\n    .TSTOUT (),\n    .GTREFCLKMONITOR (),\n    .CFGRESET (1'h0),\n    .CLKRSVD (4'h0),\n    .CPLLFBCLKLOST (),\n    .CPLLLOCK (cpll_locked_s),\n    .CPLLLOCKDETCLK (up_clk),\n    .CPLLLOCKEN (1'h1),\n    .CPLLPD (1'h0),\n    .CPLLREFCLKLOST (),\n    .CPLLREFCLKSEL (3'h1),\n    .CPLLRESET (up_cpll_rst),\n    .DMONITOROUT (),\n    .DRPADDR (up_addr_int[8:0]),\n    .DRPCLK (up_clk),\n    .DRPDI (up_wdata_int),\n    .DRPDO (up_rdata_s),\n    .DRPEN (up_enb_int),\n    .DRPRDY (up_ready_s),\n    .DRPWE (up_wr_int),\n    .EYESCANDATAERROR (),\n    .EYESCANMODE (1'h0),\n    .EYESCANRESET (1'h0),\n    .EYESCANTRIGGER (1'h0),\n    .GTGREFCLK (1'h0),\n    .GTNORTHREFCLK0 (1'h0),\n    .GTNORTHREFCLK1 (1'h0),\n    .GTREFCLK0 (cpll_ref_clk),\n    .GTREFCLK1 (1'h0),\n    .GTRESETSEL (1'h0),\n    .GTRSVD (16'h0),\n    .GTRXRESET (up_rx_rst),\n    .GTSOUTHREFCLK0 (1'h0),\n    .GTSOUTHREFCLK1 (1'h0),\n    .GTTXRESET (up_tx_rst),\n    .GTXRXN (rx_n),\n    .GTXRXP (rx_p),\n    .GTXTXN (tx_n),\n    .GTXTXP (tx_p),\n    .LOOPBACK (3'h0),\n    .PCSRSVDIN (16'h0),\n    .PCSRSVDIN2 (5'h0),\n    .PMARSVDIN (5'h0),\n    .PMARSVDIN2 (5'h0),\n    .QPLLCLK (qpll2ch_clk),\n    .QPLLREFCLK (qpll2ch_ref_clk),\n    .RESETOVRD (1'h0),\n    .RX8B10BEN (1'h1),\n    .RXBUFRESET (1'h0),\n    .RXBUFSTATUS (rx_bufstatus_s),\n    .RXBYTEISALIGNED (),\n    .RXBYTEREALIGN (),\n    .RXCDRFREQRESET (1'h0),\n    .RXCDRHOLD (1'h0),\n    .RXCDROVRDEN (1'h0),\n    .RXCDRRESET (1'h0),\n    .RXCDRRESETRSV (1'h0),\n    .RXCHARISCOMMA (),\n    .RXCHARISK ({rx_charisk_open_s[3:0], rx_charisk}),\n    .RXCHBONDEN (1'h0),\n    .RXCHBONDI (5'h0),\n    .RXCHBONDLEVEL (3'h0),\n    .RXCHBONDMASTER (1'h1),\n    .RXCHBONDSLAVE (1'h0),\n    .RXCOMMADET (),\n    .RXCOMMADETEN (1'h1),\n    .RXDATA ({rx_data_open_s[31:0], rx_data}),\n    .RXDDIEN (1'h0),\n    .RXDFEAGCHOLD (1'h0),\n    .RXDFEAGCOVRDEN (1'h0),\n    .RXDFECM1EN (1'h0),\n    .RXDFELFHOLD (1'h0),\n    .RXDFELFOVRDEN (1'h0),\n    .RXDFELPMRESET (1'h0),\n    .RXDFETAP2HOLD (1'h0),\n    .RXDFETAP2OVRDEN (1'h0),\n    .RXDFETAP3HOLD (1'h0),\n    .RXDFETAP3OVRDEN (1'h0),\n    .RXDFETAP4HOLD (1'h0),\n    .RXDFETAP4OVRDEN (1'h0),\n    .RXDFETAP5HOLD (1'h0),\n    .RXDFETAP5OVRDEN (1'h0),\n    .RXDFEUTHOLD (1'h0),\n    .RXDFEUTOVRDEN (1'h0),\n    .RXDFEVPHOLD (1'h0),\n    .RXDFEVPOVRDEN (1'h0),\n    .RXDFEVSEN (1'h0),\n    .RXDFEXYDEN (1'h1),\n    .RXDFEXYDHOLD (1'h0),\n    .RXDFEXYDOVRDEN (1'h0),\n    .RXDISPERR ({rx_disperr_open_s[3:0], rx_disperr}),\n    .RXDLYBYPASS (1'h1),\n    .RXDLYEN (1'h0),\n    .RXDLYOVRDEN (1'h0),\n    .RXDLYSRESET (1'h0),\n    .RXELECIDLEMODE (2'h3),\n    .RXGEARBOXSLIP (1'h0),\n    .RXLPMEN (up_rx_lpm_dfe_n),\n    .RXLPMHFHOLD (1'h0),\n    .RXLPMHFOVRDEN (1'h0),\n    .RXLPMLFHOLD (1'h0),\n    .RXLPMLFKLOVRDEN (1'h0),\n    .RXMCOMMAALIGNEN (rx_calign),\n    .RXMONITOROUT (),\n    .RXMONITORSEL (2'h0),\n    .RXNOTINTABLE ({rx_notintable_open_s, rx_notintable}),\n    .RXOOBRESET (1'h0),\n    .RXOSHOLD (1'h0),\n    .RXOSOVRDEN (1'h0),\n    .RXOUTCLK (rx_out_clk_s),\n    .RXOUTCLKFABRIC (),\n    .RXOUTCLKSEL (up_rx_out_clk_sel),\n    .RXPCOMMAALIGNEN (rx_calign),\n    .RXPCSRESET (1'h0),\n    .RXPD (2'h0),\n    .RXPHALIGN (1'h0),\n    .RXPHALIGNEN (1'h0),\n    .RXPHDLYPD (1'h0),\n    .RXPHDLYRESET (1'h0),\n    .RXPHOVRDEN (1'h0),\n    .RXPMARESET (1'h0),\n    .RXPOLARITY (RX_POLARITY),\n    .RXPRBSCNTRESET (rx_prbscntreset),\n    .RXPRBSERR (rx_prbserr),\n    .RXPRBSSEL (rx_prbssel[2:0]),\n    .RXQPIEN (1'h0),\n    .RXRATE (rx_rate_m2),\n    .RXRESETDONE (rx_rst_done_s),\n    .RXSLIDE (1'h0),\n    .RXSTATUS (),\n    .RXSYSCLKSEL (rx_sys_clk_sel_s),\n    .RXUSERRDY (up_rx_user_ready),\n    .RXUSRCLK (rx_usrclk),\n    .RXUSRCLK2 (rx_usrclk2),\n    .SETERRSTATUS (1'h0),\n    .TSTIN (20'hfffff),\n    .TX8B10BBYPASS (8'h0),\n    .TX8B10BEN (1'h1),\n    .TXBUFDIFFCTRL (3'h4),\n    .TXBUFSTATUS (tx_bufstatus_s),\n    .TXCHARDISPMODE (8'h0),\n    .TXCHARDISPVAL (8'h0),\n    .TXCHARISK ({4'd0, tx_charisk}),\n    .TXCOMINIT (1'h0),\n    .TXCOMSAS (1'h0),\n    .TXCOMWAKE (1'h0),\n    .TXDATA ({32'd0, tx_data}),\n    .TXDEEMPH (1'h0),\n    .TXDETECTRX (1'h0),\n    .TXDIFFCTRL (up_tx_diffctrl[3:0]),\n    .TXDIFFPD (1'h0),\n    .TXDLYBYPASS (1'h1),\n    .TXDLYEN (1'h0),\n    .TXDLYHOLD (1'h0),\n    .TXDLYOVRDEN (1'h0),\n    .TXDLYSRESET (1'h0),\n    .TXDLYUPDOWN (1'h0),\n    .TXELECIDLE (1'h0),\n    .TXHEADER (3'h0),\n    .TXINHIBIT (1'h0),\n    .TXMAINCURSOR (7'h0),\n    .TXMARGIN (3'h0),\n    .TXOUTCLK (tx_out_clk_s),\n    .TXOUTCLKFABRIC (),\n    .TXOUTCLKPCS (),\n    .TXOUTCLKSEL (up_tx_out_clk_sel),\n    .TXPCSRESET (1'h0),\n    .TXPD (2'h0),\n    .TXPDELECIDLEMODE (1'h0),\n    .TXPHALIGN (1'h0),\n    .TXPHALIGNEN (1'h0),\n    .TXPHDLYPD (1'h0),\n    .TXPHDLYRESET (1'h0),\n    .TXPHDLYTSTCLK (1'h0),\n    .TXPHINIT (1'h0),\n    .TXPHOVRDEN (1'h0),\n    .TXPISOPD (1'h0),\n    .TXPMARESET (1'h0),\n    .TXPOLARITY (TX_POLARITY),\n    .TXPOSTCURSOR (up_tx_postcursor),\n    .TXPOSTCURSORINV (1'h0),\n    .TXPRBSFORCEERR (tx_prbsforceerr),\n    .TXPRBSSEL (tx_prbssel[2:0]),\n    .TXPRECURSOR (up_tx_precursor),\n    .TXPRECURSORINV (1'h0),\n    .TXQPIBIASEN (1'h0),\n    .TXQPISTRONGPDOWN (1'h0),\n    .TXQPIWEAKPUP (1'h0),\n    .TXRATE (tx_rate_m2),\n    .TXRESETDONE (tx_rst_done_s),\n    .TXSEQUENCE (7'h0),\n    .TXSTARTSEQ (1'h0),\n    .TXSWING (1'h0),\n    .TXSYSCLKSEL (tx_sys_clk_sel_s),\n    .TXUSERRDY (up_tx_user_ready),\n    .TXUSRCLK (tx_usrclk),\n    .TXUSRCLK2 (tx_usrclk2));\n  // Emulate PRBS lock\n  assign rx_prbslocked = ~rx_prbserr_sticky;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == GTHE3_TRANSCEIVERS) begin\n  BUFG_GT i_rx_bufg (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[746, "    .UCODEER_CLR (1'b0))\n"], [747, "  i_gtxe2_channel (\n"]], "Add": [[747, "    .UCODEER_CLR (1'b0)\n"], [747, "  ) i_gtxe2_channel (\n"]]}}