v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42100 43700 1 0 0 spice-model-1.sym
{
T 42200 44400 5 10 0 1 0 0 1
device=model
T 42200 44300 5 10 1 1 0 0 1
refdes=A1
T 43400 44000 5 10 1 1 0 0 1
model-name=nMOSe
T 42700 43800 5 10 1 1 0 0 1
file=nMOSe.txt
}
C 49500 45300 1 0 0 gnd-1.sym
C 49400 46500 1 270 0 voltage-3.sym
{
T 50100 46300 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 49900 46200 5 10 1 1 0 0 1
refdes=V1
T 50100 46000 5 10 1 1 180 0 1
value=3
}
C 44400 44400 1 0 0 gnd-1.sym
C 44300 48000 1 0 0 vcc-1.sym
C 49400 46500 1 0 0 vcc-1.sym
C 45700 43700 1 0 0 spice-model-1.sym
{
T 45800 44400 5 10 0 1 0 0 1
device=model
T 45800 44300 5 10 1 1 0 0 1
refdes=A2
T 47000 44000 5 10 1 1 0 0 1
model-name=pMOSe
T 46300 43800 5 10 1 1 0 0 1
file=pMOSe.txt
}
C 44000 46900 1 180 1 pmos-3.sym
{
T 44600 46400 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 44700 46900 5 10 1 1 180 6 1
refdes=Q2
T 44700 46700 5 10 0 1 180 6 1
model-name=pMOSe
}
C 44000 47800 1 180 1 pmos-3.sym
{
T 44600 47300 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 44700 47800 5 10 1 1 180 6 1
refdes=Q1
T 44700 47500 5 10 0 1 180 6 1
model-name=pMOSe
}
C 44000 44900 1 0 0 nmos-3.sym
{
T 44600 45400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 44700 45500 5 10 1 1 0 0 1
refdes=Q4
T 44000 44900 5 10 0 1 0 0 1
model-name=nMOSe
}
C 42700 44900 1 0 0 nmos-3.sym
{
T 43300 45400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 43400 45500 5 10 1 1 0 0 1
refdes=Q3
T 42700 44900 5 10 0 1 0 0 1
model-name=nMOSe
}
N 44500 46100 44500 45700 4
N 43200 44800 44500 44800 4
N 43200 44900 43200 44800 4
N 44500 44700 44500 44900 4
N 42600 47600 44000 47600 4
N 42600 47600 42600 45100 4
N 42200 45100 42700 45100 4
{
T 42100 45200 5 10 1 1 0 0 1
netname=IN2
}
N 43200 45700 43200 45900 4
N 43200 45900 44500 45900 4
N 44500 45900 45100 45900 4
{
T 44800 46000 5 10 1 1 0 0 1
netname=NOR
}
N 43800 45100 43800 46700 4
N 42200 46700 44000 46700 4
{
T 42100 46800 5 10 1 1 0 0 1
netname=IN1
}
N 44000 45100 43800 45100 4
C 49400 48200 1 270 0 voltage-3.sym
{
T 50100 48000 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 49900 47800 5 10 1 1 0 0 1
refdes=V2
T 49900 47500 5 10 1 1 0 0 1
value=DC
}
C 49500 47000 1 0 0 gnd-1.sym
N 49600 48200 49600 48300 4
{
T 49400 48300 5 10 1 1 180 0 1
netname=IN1
}
C 49400 45000 1 270 0 voltage-3.sym
{
T 50100 44800 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 49900 44600 5 10 1 1 0 0 1
refdes=V3
T 49900 44300 5 10 1 1 0 0 1
value=DC
}
C 49500 43800 1 0 0 gnd-1.sym
N 49600 45000 49600 45100 4
{
T 49100 45000 5 10 1 1 0 0 1
netname=IN2
}
N 44500 48000 44500 47800 4
N 44500 46900 44500 47000 4
C 46300 47800 1 180 1 pmos-3.sym
{
T 46900 47300 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 47000 47600 5 10 0 1 180 6 1
model-name=pMOSe
T 46900 47700 5 10 1 1 180 6 1
refdes=Q5
}
C 47600 47800 1 180 1 pmos-3.sym
{
T 48200 47300 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 48300 47500 5 10 0 1 180 6 1
model-name=pMOSe
T 48300 47700 5 10 1 1 180 6 1
refdes=Q6
}
C 47600 44900 1 0 0 nmos-3.sym
{
T 48200 45400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47600 44900 5 10 0 1 0 0 1
model-name=nMOSe
T 48300 45300 5 10 1 1 0 0 1
refdes=Q8
}
C 47600 45800 1 0 0 nmos-3.sym
{
T 48200 46300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47600 45800 5 10 0 1 0 0 1
model-name=nMOSe
T 48300 46200 5 10 1 1 0 0 1
refdes=Q7
}
N 48100 44700 48100 44900 4
C 48000 44400 1 0 0 gnd-1.sym
C 47900 48000 1 0 0 vcc-1.sym
N 48100 47800 48100 48000 4
N 46800 47900 48100 47900 4
N 48100 47000 48100 46600 4
N 46800 46800 48100 46800 4
N 46800 47900 46800 47800 4
N 46800 47000 46800 46800 4
N 47400 47600 47600 47600 4
N 48100 45800 48100 45700 4
N 45800 45100 47600 45100 4
{
T 45700 45200 5 10 1 1 0 0 1
netname=IN2
}
N 45800 47600 46300 47600 4
{
T 45700 47700 5 10 1 1 0 0 1
netname=IN1
}
N 48100 46800 48600 46800 4
{
T 48400 46900 5 10 1 1 0 0 1
netname=NAND
}
N 47400 47600 47400 45100 4
N 46200 47600 46200 46000 4
N 46200 46000 47600 46000 4
