# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sintetizaçao_tensao_senoidal.srcs/sources_1/new/tensao_senoidal.vhd" \

# Do not sort compile order
nosort
