Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
David H. Albonesi , Israel Koren, Tradeoffs in the Design of Single Chip Multiprocessors, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.25-34, August 24-26, 1994
S. Andalam, P. Roop, and A. Girault. 2010. Predictable multithreading of embedded applications using PRET-C. In Proceedings of the International Conference on Formal Methods and Models for Codesign.159--168.
S. Andalam, P. Roop, and A. Girault. 2011. Pruning infeasible paths for tight WCRT analysis of synchronous programs. In Proceedings of the Conference on Design Automation and Test in Europe. 204--209.
Björn Andersson , Arvind Easwaran , Jinkyu Lee, Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems, ACM SIGBED Review, v.7 n.1, January 2010[doi>10.1145/1851166.1851172]
Alexandru Andrei , Petru Eles , Zebo Peng , Jakob Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 21st International Conference on VLSI Design, p.103-110, January 04-08, 2008[doi>10.1109/VLSI.2008.33]
A. Avizienis, The N-Version Approach to Fault-Tolerant Software, IEEE Transactions on Software Engineering, v.11 n.12, p.1491-1501, December 1985[doi>10.1109/TSE.1985.231893]
Philip Axer , Maurice Sebastian , Rolf Ernst, Reliability analysis for MPSoCs with mixed-critical, hard real-time constraints, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039396]
Theodore P. Baker, Multiprocessor EDF and Deadline Monotonic Schedulability Analysis, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.120, December 03-05, 2003
Jonathan Barre , Christine Rochange , Pascal Sainrat, A predictable simultaneous multithreading scheme for hard real-time, Proceedings of the 21st international conference on Architecture of computing systems, February 25-28, 2008, Dresden, Germany
Sanjoy Baruah, Techniques for Multiprocessor Global Schedulability Analysis, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.119-128, December 03-06, 2007[doi>10.1109/RTSS.2007.48]
A. Bastoni, B. B. Brandenburg, and J. H. Anderson. 2010a. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In Proceedings of the International Workshop on Operating Systems Platforms for Embedded Real-Time Applications. 33--44.
Andrea Bastoni , Bjorn B. Brandenburg , James H. Anderson, An Empirical Comparison of Global, Partitioned, and Clustered Multiprocessor EDF Schedulers, Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, p.14-24, November 30-December 03, 2010[doi>10.1109/RTSS.2010.23]
Andrea Bastoni , Bjorn B. Brandenburg , James H. Anderson, Is Semi-Partitioned Scheduling Practical?, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.125-135, July 05-08, 2011[doi>10.1109/ECRTS.2011.20]
A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone. 2003. The synchronous languages twelve years later. Proc. IEEE 91, 1, 64--83.
C. Berg. 2006. PLRU cache domino effects. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis.
N. C. Bernardes Jr. 2001. On the predictability of discrete dynamical systems. Proc. Amer. Math. Soc. 130, 7, 1983--1992.
Gérard Berry, The foundations of Esterel, Proof, language, and interaction: essays in honour of Robin Milner, MIT Press, Cambridge, MA, 2000
Marian Boldt , Claus Traulsen , Reinhard von Hanxleden, Compilation and worst-case reaction time analysis for multithreaded Esterel processing, EURASIP Journal on Embedded Systems, 2008, p.1-21, January 2008[doi>10.1155/2008/594129]
H. Börjesson. 1996. Incorporating worst case execution time in a commercial C-compiler. M.S. thesis, Uppsala University, Department of Computer Systems, Uppsala, Sweden.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
D. Brière, D. Ribot, D. Pilaud, and J.-L. Camus. 1995. Methods and specification tools for Airbus on-board systems. Microprocess. Microsyst. 19, 9, 511--515.
Ian Broster , Guillem Bernat , Alan Burns, Weakly Hard Real-time Constraints on Controller Area Network, Proceedings of the 14th Euromicro Conference on Real-Time Systems, p.134, June 19-21, 2002
Ian Broster , Alan Burns , Guillermo Rodríguez-Navas, Probabilistic Analysis of CAN with Faults, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.269, December 03-05, 2002
Dai Bui , Edward Lee , Isaac Liu , Hiren Patel , Jan Reineke, Temporal isolation on multiprocessing architectures, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024787]
Giorgio C. Buttazzo, Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications, Springer Publishing Company, Incorporated, 2011
John M. Calandrino , Hennadiy Leontyev , Aaron Block , UmaMaheswari C. Devi , James H. Anderson, LITMUS^RT: A Testbed for Empirically Comparing Real-Time Multiprocessor Schedulers, Proceedings of the 27th IEEE International Real-Time Systems Symposium, p.111-126, December 05-08, 2006[doi>10.1109/RTSS.2006.27]
CAN. 1991. CAN specification 2.0. Robert Bosch GmbH.
J. Carpenter, S. Funk, P. Holman, A. Srinivasan, J. Anderson, and S. Baruah. 2004. A categorization of real-time multiprocessor scheduling problems and algorithms. In Handbook on Scheduling Algorithms, Methods and Models, Chapman Hall/CRC, Boca Raton, FL.
J. Charzinski. 1994. Performance of the error detection mechanisms in CAN. In Proceedings of the International CAN Conference. 1--20.
Sudipta Chattopadhyay , Abhik Roychoudhury , Tulika Mitra, Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany[doi>10.1145/1811212.1811220]
D. Chiou, L. Rudolph, S. Devadas, L. Randolph, and B. S. Ang. 1999. Dynamic cache partitioning via columnization. Tech. Rep. 430, Massachusetts Institute of Technology.
C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm. 2010. Predictability considerations in the design of multi-core embedded systems. In Proceedings of Embedded Real Time Software and Systems. 36--42.
Robert I. Davis , Alan Burns , Reinder J. Bril , Johan J. Lukkien, Controller Area Network (CAN) schedulability analysis: Refuted, revisited and revised, Real-Time Systems, v.35 n.3, p.239-272, April     2007[doi>10.1007/s11241-007-9012-7]
Stephen A. Edwards , Edward A. Lee, The case for the precision timed (PRET) machine, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278545]
S. Edwards and J. Zeng. 2007. Code generation in the Columbia Esterel Compiler. EURASIP J. Embed. Syst. 2007.
Ali El-Haj-Mahmoud , Ahmed S. AL-Zawawi , Aravindh Anantaraman , Eric Rotenberg, Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086326]
J. Engblom. 1997. Worst-case execution time analysis for optimized code. M.S. thesis, Uppsala University, Department of Computer Systems, Uppsala, Sweden.
Heiko Falk , Jan C. Kleinsorge, Optimal static WCET-aware scratchpad allocation of program code, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630101]
Heiko Falk , Helena Kotthaus, WCET-driven cache-aware code positioning, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038722]
Heiko Falk , Paul Lokuciejewski, A compiler framework for the reduction of worst-case execution times, Real-Time Systems, v.46 n.2, p.251-300, October   2010[doi>10.1007/s11241-010-9101-x]
Mikel Fernández , Roberto Gioiosa , Eduardo Quiñones , Luca Fossati , Marco Zulianello , Francisco J. Cazorla, Assessing the suitability of the NGMP multi-core processor in the space domain, Proceedings of the tenth ACM international conference on Embedded software, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380356.2380389]
J. Ferreira, A. Oliveira, P. Fonseca, and J. Fonseca. 2004. An experiment to assess bit error rate in CAN. In Proceedings of the International Workshop of Real-Time Networks. 15--18.
Gernot Gebhard , Sebastian Altmeyer, Optimal task placement to improve cache performance, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289968]
Mike Gerdes , Florian Kluge , Theo Ungerer , Christine Rochange, The Split-Phase Synchronisation Technique: Reducing the Pessimism in the WCET Analysis of Parallelised Hard Real-Time Programs, Proceedings of the 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.88-97, August 19-22, 2012[doi>10.1109/RTCSA.2012.11]
D. Grund, J. Reineke, and R. Wilhelm. 2011. A template for predictability definitions with supporting evidence. In Proceedings of the Workshop on Predictability and Performance in Embedded Systems. 22--31.
Nan Guan , Martin Stigge , Wang Yi , Ge Yu, Cache-aware scheduling and analysis for multicores, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629369]
Nan Guan , Martin Stigge , Wang Yi , Ge Yu, New Response Time Bounds for Fixed Priority Multiprocessor Scheduling, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.387-397, December 01-04, 2009[doi>10.1109/RTSS.2009.11]
Nan Guan , Martin Stigge , Wang Yi , Ge Yu, Fixed-Priority Multiprocessor Scheduling with Liu and Layland's Utilization Bound, Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, p.165-174, April 12-15, 2010[doi>10.1109/RTAS.2010.39]
N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. 1991. The synchronous data-flow programming language Lustre. Proc. IEEE 79, 9, 1305--1320.
Damien Hardy , Thomas Piquet , Isabelle Puaut, Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.68-77, December 01-04, 2009[doi>10.1109/RTSS.2009.34]
T. Henzinger. 2008. Two challenges in embedded systems design: Predictability and robustness. Philosophical Trans. Royal Soc. A 366, 1881, 3727--3736.
T. A. Henzinger, B. Horowitz, and C. M. Kirsch. 2003. Giotto: A time-triggered language for embedded programming. Proc. IEEE 91, 1, 84--99.
IEC 61508. 2010. IEC 61508 Edition 2.0: Functional safety of electrical/electronic/programmable electronic safety-related systems. http://www.iec.ch/functionalsafety/standards/page2.htm.
ISO 26262. 2011. ISO 26262: Road vehicles -- functional safety. International Organization for Standardization.
Viacheslav Izosimov , Paul Pop , Petru Eles , Zebo Peng, Synthesis of Fault-Tolerant Embedded Systems with Checkpointing and Replication, Proceedings of the Third IEEE International Workshop on Electronic Design, Test and Applications, p.440-447, January 17-19, 2006[doi>10.1109/DELTA.2006.83]
Lei Ju , Bach Khoa Huynh , Abhik Roychoudhury , Samarjit Chakraborty, Performance debugging of Esterel specifications, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450175]
Shinpei Kato , Nobuyuki Yamasaki, Portioned EDF-based scheduling on multiprocessors, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450078]
Raimund Kirner , Peter Puschner, Transformation of Path Information for WCET Analysis during Compilation, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.29, June 13-15, 2001
R. Kuehn. 1969. Computer redundancy: design, performance, and future. IEEE Trans. Reliab. 18, 1, 3--11.
Karthik Lakshmanan , Ragunathan Rajkumar , John Lehoczky, Partitioned Fixed-Priority Preemptive Scheduling for Multi-core Processors, Proceedings of the 2009 21st Euromicro Conference on Real-Time Systems, p.239-248, July 01-03, 2009[doi>10.1109/ECRTS.2009.33]
J. Lala and R. Harper. 1994. Architectural principles for safety-critical real-time applications. Proc. IEEE 82, 1, 25--40.
S. Lauzac, R. G. Melhem, and D. Mossé. 1998. Comparison of global and partitioning schemes for scheduling rate monotonic tasks on a multiprocessor. In Proceedings of the Euromicro Conference on Real-Time Systems. 188--195.
G. Legoff. 1996. Using synchronous languages for interlocking. In Proceedings of the International Conference on Computer Application in Transportation Systems.
Xin Li , Reinhard von Hanxleden, Multithreaded Reactive Programming—the Kiel Esterel Processor, IEEE Transactions on Computers, v.61 n.3, p.337-349, March 2012[doi>10.1109/TC.2010.246]
Yan Li , Vivy Suhendra , Yun Liang , Tulika Mitra , Abhik Roychoudhury, Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores, Proceedings of the 2009 30th IEEE Real-Time Systems Symposium, p.57-67, December 01-04, 2009[doi>10.1109/RTSS.2009.32]
Ben Lickly , Isaac Liu , Sungjun Kim , Hiren D. Patel , Stephen A. Edwards , Edward A. Lee, Predictable programming on a precision timed architecture, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450117]
C. L. Liu , James W. Layland, Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment, Journal of the ACM (JACM), v.20 n.1, p.46-61, Jan. 1973[doi>10.1145/321738.321743]
Jan Reineke, A PRET microarchitecture implementation with repeatable timing and competitive performance, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.87-93, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378622]
J. W. S. Liu. 2000. Real-Time Systems. Prentice Hall, Upper Saddle River, NJ.
Tiantian Liu , Minming Li , Chun Jason Xue, Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.35-44, April 13-16, 2009[doi>10.1109/RTAS.2009.11]
Tiantian Liu , Yingchao Zhao , Minming Li , Chun Jason Xue, Joint task assignment and cache partitioning with cache locking for WCET minimization on MPSoC, Journal of Parallel and Distributed Computing, v.71 n.11, p.1473-1483, November, 2011[doi>10.1016/j.jpdc.2011.05.006]
Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
Mingsong Lv , Wang Yi , Nan Guan , Ge Yu, Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software, Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, p.339-349, November 30-December 03, 2010[doi>10.1109/RTSS.2010.30]
M. A. Maksoud and J. Reineke. 2012. An empirical evaluation of the influence of the load-store unit on WCET analysis. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. 13--24.
J. Mische, S. Uhrig, F. Kluge, and T. Ungerer. 2008. Exploiting spare resources of in-order SMT processors executing hard real-time threads. In Proceedings of the International Conference on Computer Design. 371--376.
A. M. Molnos, M. J. M. Heijligers, S. D. Cotofana, and J. T. J. van Eijndhoven. 2004. Cache partitioning options for compositional multimedia applications. In Proceedings of the Annual Workshop on Circuits, Systems and Signal Processing. 86--90.
Frank Mueller, Compiler support for software-based cache partitioning, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.125-133, November 1995, La Jolla, California, USA[doi>10.1145/216636.216677]
N. Navet , Y.-Q. Song , F. Simonot, Worst-case deadline failure probability in real-time applications distributed over controller area network, Journal of Systems Architecture: the EUROMICRO Journal, v.46 n.7, p.607-617, April 2000[doi>10.1016/S1383-7621(99)00016-8]
Jan Nowotsch , Michael Paulitsch, Leveraging Multi-core Computing Architectures in Avionics, Proceedings of the 2012 Ninth European Dependable Computing Conference, p.132-143, May 08-11, 2012[doi>10.1109/EDCC.2012.27]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555764]
M. Paolieri , E. Quinones , F. J. Cazorla , M. Valero, An Analyzable Memory Controller for Hard Real-Time CMPs, IEEE Embedded Systems Letters, v.1 n.4, p.86-90, December 2009[doi>10.1109/LES.2010.2041634]
Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Robert I. Davis , Mateo Valero, IA^3: An Interference Aware Allocation Algorithm for Multicore Hard Real-Time Systems, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.280-290, April 11-14, 2011[doi>10.1109/RTAS.2011.34]
D. Paret and R. Riesco. 2007. Multiplexed Networks for Embedded Systems: CAN, LIN, Flexray, Safe-by- Wire. &mldr; John Wiley & Sons, Hoboken, NJ.
B. Parhami. 1994. Voting algorithms. IEEE Trans. Reliab. 43, 4, 617--629.
Rodolfo Pellizzoni , Andreas Schranzhofer , Jian-Jia Chen , Marco Caccamo , Lothar Thiele, Worst case delay analysis for memory interference in multicore systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Plazar, P. Lokuciejewski, and P. Marwedel. 2009. WCET-aware software based cache partitioning for multi-task real-time systems. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. 78--88.
Dumitru Potop-Butucaru , Stephen A. Edwards , Gerard Berry, Compiling Esterel, Springer Publishing Company, Incorporated, 2007
Laura L. Pullum, Software fault tolerance techniques and implementation, Artech House, Inc., Norwood, MA, 2001
Petar Radojković , Sylvain Girbal , Arnaud Grasset , Eduardo Quiñones , Sami Yehia , Francisco J. Cazorla, On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-25, January 2012[doi>10.1145/2086696.2086713]
Jan Reineke , Daniel Grund, Sensitivity of cache replacement policies, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.1s, March 2013[doi>10.1145/2435227.2435238]
Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , Edward A. Lee, PRET DRAM controller: bank privatization for predictability and temporal isolation, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039388]
J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker. 2006. A definition and classification of timing anomalies. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis.
Christine Rochange , Pascal Sainrat, A time-predictable execution mode for superscalar pipelines with instruction prescheduling, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062312]
Konstantinos Rokas , Yiorgos Makris , Dimitris Gizopoulos, Low Cost Convolutional Code Based Concurrent Error Detection in FSMs, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.344, November 03-05, 2003
Jakob Rosen , Alexandru Andrei , Petru Eles , Zebo Peng, Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.49-60, December 03-06, 2007[doi>10.1109/RTSS.2007.13]
Zoran A. Salcic , Partha Roop , Morteza Biglari-Abhari , Abbas Bigdeli, REFLIX: A Processor Core for Reactive Embedded Applications, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.945-945, September 02-04, 2002
A. Saleh, J. Serrano, and J. Patel. 1990. Reliability of scrubbing recovery-techniques for memory systems. IEEE Trans. Reliab. 39, 1, 114--122.
Simon Schliecker , Mircea Negrean , Rolf Ernst, Bounding the shared resource load for the performance analysis of multiprocessor systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
J. Schneider. 2003. Combined schedulability and WCET analysis for real-time operating systems. Ph.D. thesis, Saarland University.
Maurice Sebastian , Philip Axer , Rolf Ernst, Utilizing Hidden Markov Models for Formal Reliability Analysis of Real-Time Communication Systems with Errors, Proceedings of the 2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing, p.79-88, December 12-14, 2011[doi>10.1109/PRDC.2011.19]
Maurice Sebastian , Rolf Ernst, Reliability Analysis of Single Bus Communication with Real-Time Requirements, Proceedings of the 2009 15th IEEE Pacific Rim International Symposium on Dependable Computing, p.3-10, November 16-18, 2009[doi>10.1109/PRDC.2009.10]
Jared C. Smolens , Brian T. Gold , Jangwoo Kim , Babak Falsafi , James C. Hoe , Andreas G. Nowatzyk, Fingerprinting: bounding soft-error detection latency and bandwidth, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024420]
John A. Stankovic , Krithi Ramamritham, What is predictability for real-time systems?, Real-Time Systems, v.2 n.4, p.247-254, Nov. 1990[doi>10.1007/BF01995673]
Vivy Suhendra , Tulika Mitra , Abhik Roychoudhury , Ting Chen, WCET Centric Data Allocation to Scratchpad Memory, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.223-232, December 05-08, 2005[doi>10.1109/RTSS.2005.45]
Lothar Thiele , Reinhard Wilhelm, Design for Timing Predictability, Real-Time Systems, v.28 n.2-3, p.157-177, November-December 2004[doi>10.1023/B:TIME.0000045316.66276.6e]
K. Tindell and A. Burns. 1994. Guaranteed message latencies for distributed safety-critical hard real-time control networks. Tech. Rep. YCS229, Department of Computer Science, University of York.
K. Tindell, A. Burns, and A. Wellings. 1995. Calculating controller area network (CAN) message response times. Control Eng. Pract. 3, 8, 1163--1169.
Theo Ungerer , Francisco Cazorla , Pascal Sainrat , Guillem Bernat , Zlatko Petrov , Christine Rochange , Eduardo Quinones , Mike Gerdes , Marco Paolieri , Julian Wolf , Hugues Casse , Sascha Uhrig , Irakli Guliashvili , Michael Houston , Floria Kluge , Stefan Metzlaff , Jorg Mische, Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, v.30 n.5, p.66-75, September 2010[doi>10.1109/MM.2010.78]
J. H. Van Lint, Introduction to Coding Theory, Springer-Verlag New York, Inc., Secaucus, NJ, 1998
Reinhard von Hanxleden, SyncCharts in C: a proposal for light-weight, deterministic concurrency, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629366]
J. Wakerly. 1976. Microcomputer reliability improvement using triple-modular redundancy. Proc. of the IEEE 64, 6, 889--895.
Qing Wan , Hui Wu , Jingling Xue, WCET-aware data selection and allocation for scratchpad memory, Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems, June 12-13, 2012, Beijing, China[doi>10.1145/2248418.2248425]
WCC. 2014. WCET-aware Compilation. http://ls12-www.cs.tu-dortmund.de/research/activities/wcc.
Stephen B. Wicker , Vijay K. Bhargava, Reed-Solomon Codes and Their Applications, John Wiley & Sons, Inc., New York, NY, 1999
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Reinhard Wilhelm , Daniel Grund , Jan Reineke , Marc Schlickling , Markus Pister , Christian Ferdinand, Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.966-978, July 2009[doi>10.1109/TCAD.2009.2013287]
J. Wolf and R. Blakeney. 1988. An exact evaluation of the probability of undetected error for certain shortened binary CRC codes. In Proceedings of the Military Communications Conference. 287--292.
J. K. Wolf, A. Michelson, and A. Levesque. 1982. On the probability of undetected error for linear block codes. IEEE Trans. Commun. 30, 2, 317--325.
Simon Yuan , Sidharta Andalam , Li Hsien Yoong , Partha S. Roop , Zoran Salcic, STARPro --- A new multithreaded direct execution platform for Esterel, Electronic Notes in Theoretical Computer Science (ENTCS), v.238 n.1, p.37-55, June, 2009[doi>10.1016/j.entcs.2008.01.005]
Wankang Zhao , William Kreahling , David Whalley , Christopher Healy , Frank Mueller, Improving WCET by Optimizing Worst-Case Paths, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.138-147, March 07-10, 2005[doi>10.1109/RTAS.2005.29]
Wankang Zhao , David Whalley , Christopher Healy , Frank Mueller, Improving WCET by applying a WC code-positioning optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.4, p.335-365, December 2005[doi>10.1145/1113841.1113842]
Jia Zou , Slobodan Matic , Edward A. Lee , Thomas Huining Feng , Patricia Derler, Execution Strategies for PTIDES, a Programming Model for Distributed Embedded Systems, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.77-86, April 13-16, 2009[doi>10.1109/RTAS.2009.39]
