\hypertarget{class_u_a_r_t_peripheral}{}\doxysection{UARTPeripheral\texorpdfstring{$<$}{<} template\+For\+UART \texorpdfstring{$>$}{>} Class Template Reference}
\label{class_u_a_r_t_peripheral}\index{UARTPeripheral$<$ templateForUART $>$@{UARTPeripheral$<$ templateForUART $>$}}
Inheritance diagram for UARTPeripheral\texorpdfstring{$<$}{<} template\+For\+UART \texorpdfstring{$>$}{>}\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.551247cm]{class_u_a_r_t_peripheral}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a8ca9c25dbf0fddc2d80971e853a21071}\label{class_u_a_r_t_peripheral_a8ca9c25dbf0fddc2d80971e853a21071}} 
char {\bfseries read\+Buffer} \mbox{[}Receive\+Msg\+Size\mbox{]}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_ab9c8d82b3669a1800472e7513c09fbef}\label{class_u_a_r_t_peripheral_ab9c8d82b3669a1800472e7513c09fbef}} 
void {\bfseries \+\_\+\+Initialize\+Pin\+Selectors} (Create\+Type\+Selector\+\_\+func\+Ptr(\&funct\+Ptrs\+To\+Change\+Type\+Selectorss)\mbox{[}2\mbox{]}) override
\item 
void \mbox{\hyperlink{class_u_a_r_t_peripheral_a2c8ff980fe3404a735c55faf48f416d4}{\+\_\+\+Initialize}} (Port\+\_\+t port1, Pin\+\_\+t pin1, Port\+\_\+t port2, Pin\+\_\+t pin2, Port\+\_\+t port3, Pin\+\_\+t pin3, Port\+\_\+t port4, Pin\+\_\+t pin4, Port\+\_\+t port5, Pin\+\_\+t pin5) override
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_ac1b04fe76522568125d24443f96f1b50}\label{class_u_a_r_t_peripheral_ac1b04fe76522568125d24443f96f1b50}} 
\mbox{\hyperlink{class_a_e_u_a_r_t}{AEUART}} $\ast$ {\bfseries Get\+Peripheral\+Instance} ()
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a854bca9bd9727063ad24c799ce799070}\label{class_u_a_r_t_peripheral_a854bca9bd9727063ad24c799ce799070}} 
Port\+\_\+t {\bfseries UART\+\_\+\+Port}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a992b28845ccf0a7870b47ec18e9639ef}\label{class_u_a_r_t_peripheral_a992b28845ccf0a7870b47ec18e9639ef}} 
Pin\+\_\+t {\bfseries UART\+\_\+\+Pin}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a9846794de8a62f9646e1fe832c8e3f66}\label{class_u_a_r_t_peripheral_a9846794de8a62f9646e1fe832c8e3f66}} 
Port\+\_\+t {\bfseries TX\+\_\+\+Port}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a47ecbc7aec14ac6fe90cd3edc72ebe3a}\label{class_u_a_r_t_peripheral_a47ecbc7aec14ac6fe90cd3edc72ebe3a}} 
Pin\+\_\+t {\bfseries TX\+\_\+\+Pin}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a4e82d001cc2c0ecef9cfcdb03c3780f1}\label{class_u_a_r_t_peripheral_a4e82d001cc2c0ecef9cfcdb03c3780f1}} 
Port\+\_\+t {\bfseries RX\+\_\+\+Port}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_addefb4978890262c861c71acee086bb0}\label{class_u_a_r_t_peripheral_addefb4978890262c861c71acee086bb0}} 
Pin\+\_\+t {\bfseries RX\+\_\+\+Pin}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_aef4d61aea50bebd0e46ddbc83ff9da5c}\label{class_u_a_r_t_peripheral_aef4d61aea50bebd0e46ddbc83ff9da5c}} 
\mbox{\hyperlink{class_a_e_u_a_r_t}{AEUART}} {\bfseries Instance\+Of\+Uart}
\end{DoxyCompactItemize}
\doxysubsection*{Friends}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a5c3df8fb495079c5be989b72bceb9306}\label{class_u_a_r_t_peripheral_a5c3df8fb495079c5be989b72bceb9306}} 
class {\bfseries AEUART}
\item 
\mbox{\Hypertarget{class_u_a_r_t_peripheral_aaa96fbeac3aeb80841b28dd5deb0db09}\label{class_u_a_r_t_peripheral_aaa96fbeac3aeb80841b28dd5deb0db09}} 
void {\bfseries AE\+\_\+\+Init} (void)
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{class_u_a_r_t_peripheral_a2c8ff980fe3404a735c55faf48f416d4}\label{class_u_a_r_t_peripheral_a2c8ff980fe3404a735c55faf48f416d4}} 
\index{UARTPeripheral$<$ templateForUART $>$@{UARTPeripheral$<$ templateForUART $>$}!\_Initialize@{\_Initialize}}
\index{\_Initialize@{\_Initialize}!UARTPeripheral$<$ templateForUART $>$@{UARTPeripheral$<$ templateForUART $>$}}
\doxysubsubsection{\texorpdfstring{\_Initialize()}{\_Initialize()}}
{\footnotesize\ttfamily template$<$template\+For\+UART $>$ \\
void \mbox{\hyperlink{class_u_a_r_t_peripheral}{UARTPeripheral}}$<$ template\+For\+UART $>$\+::\+\_\+\+Initialize (\begin{DoxyParamCaption}\item[{Port\+\_\+t}]{port1,  }\item[{Pin\+\_\+t}]{pin1,  }\item[{Port\+\_\+t}]{port2,  }\item[{Pin\+\_\+t}]{pin2,  }\item[{Port\+\_\+t}]{port3,  }\item[{Pin\+\_\+t}]{pin3,  }\item[{Port\+\_\+t}]{port4,  }\item[{Pin\+\_\+t}]{pin4,  }\item[{Port\+\_\+t}]{port5,  }\item[{Pin\+\_\+t}]{pin5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{class_a_e_peripheral}{AEPeripheral$<$ UARTPeripheral$<$ templateargs\+For\+UART $>$, Num\+OFPins\+Needed, UART\+\_\+\+Handle, templateargs\+For\+Hardware $>$}}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/visualgdb\+\_\+projects/\+AERTOSCopy/src/\+AE/hal/AEUARTPeripheral.\+h\item 
C\+:/visualgdb\+\_\+projects/\+AERTOSCopy/src/\+AE/hal/boards/simulated/\+AEHal\+Files/AEUART.\+h\item 
C\+:/visualgdb\+\_\+projects/\+AERTOSCopy/src/\+AE/hal/boards/\+STM32\+F411\+RE/\+AEHal\+Files/AEUART.\+h\end{DoxyCompactItemize}
