Fitter report for TopLevel
Sat Dec 13 21:51:44 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. |TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ALTSYNCRAM
 24. |TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 13 21:51:44 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 4,694 / 114,480 ( 4 % )                    ;
;     Total combinational functions  ; 4,323 / 114,480 ( 4 % )                    ;
;     Dedicated logic registers      ; 2,855 / 114,480 ( 2 % )                    ;
; Total registers                    ; 2855                                       ;
; Total pins                         ; 2 / 529 ( < 1 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 223,744 / 3,981,312 ( 6 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7634 ) ; 0.00 % ( 0 / 7634 )        ; 0.00 % ( 0 / 7634 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7634 ) ; 0.00 % ( 0 / 7634 )        ; 0.00 % ( 0 / 7634 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7035 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 197 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 392 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 4,694 / 114,480 ( 4 % )     ;
;     -- Combinational with no register       ; 1839                        ;
;     -- Register only                        ; 371                         ;
;     -- Combinational with a register        ; 2484                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 2257                        ;
;     -- 3 input functions                    ; 1329                        ;
;     -- <=2 input functions                  ; 737                         ;
;     -- Register only                        ; 371                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 3931                        ;
;     -- arithmetic mode                      ; 392                         ;
;                                             ;                             ;
; Total registers*                            ; 2,855 / 117,053 ( 2 % )     ;
;     -- Dedicated logic registers            ; 2,855 / 114,480 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 338 / 7,155 ( 5 % )         ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 2 / 529 ( < 1 % )           ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; Global signals                              ; 15                          ;
; M9Ks                                        ; 37 / 432 ( 9 % )            ;
; Total block memory bits                     ; 223,744 / 3,981,312 ( 6 % ) ;
; Total block memory implementation bits      ; 340,992 / 3,981,312 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global clocks                               ; 15 / 20 ( 75 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 2%                ;
; Peak interconnect usage (total/H/V)         ; 37% / 36% / 38%             ;
; Maximum fan-out                             ; 2520                        ;
; Highest non-global fan-out                  ; 456                         ;
; Total fan-out                               ; 26117                       ;
; Average fan-out                             ; 3.47                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                   ; pzdyqx:nabboc          ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                    ; Low                            ;
;                                             ;                       ;                        ;                        ;                                ;
; Total logic elements                        ; 4308 / 114480 ( 4 % ) ; 124 / 114480 ( < 1 % ) ; 262 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1668                  ; 52                     ; 119                    ; 0                              ;
;     -- Register only                        ; 356                   ; 1                      ; 14                     ; 0                              ;
;     -- Combinational with a register        ; 2284                  ; 71                     ; 129                    ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                        ;                                ;
;     -- 4 input functions                    ; 2096                  ; 57                     ; 104                    ; 0                              ;
;     -- 3 input functions                    ; 1211                  ; 19                     ; 99                     ; 0                              ;
;     -- <=2 input functions                  ; 645                   ; 47                     ; 45                     ; 0                              ;
;     -- Register only                        ; 356                   ; 1                      ; 14                     ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Logic elements by mode                      ;                       ;                        ;                        ;                                ;
;     -- normal mode                          ; 3573                  ; 119                    ; 239                    ; 0                              ;
;     -- arithmetic mode                      ; 379                   ; 4                      ; 9                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Total registers                             ; 2640                  ; 72                     ; 143                    ; 0                              ;
;     -- Dedicated logic registers            ; 2640 / 114480 ( 2 % ) ; 72 / 114480 ( < 1 % )  ; 143 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Total LABs:  partially or completely used   ; 304 / 7155 ( 4 % )    ; 14 / 7155 ( < 1 % )    ; 22 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                        ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                      ; 0                              ;
; I/O pins                                    ; 2                     ; 0                      ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 223744                ; 0                      ; 0                      ; 0                              ;
; Total RAM block bits                        ; 340992                ; 0                      ; 0                      ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 37 / 432 ( 8 % )      ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 12 / 24 ( 50 % )      ; 2 / 24 ( 8 % )         ; 1 / 24 ( 4 % )         ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                        ;                        ;                                ;
; Connections                                 ;                       ;                        ;                        ;                                ;
;     -- Input Connections                    ; 542                   ; 74                     ; 219                    ; 0                              ;
;     -- Registered Input Connections         ; 261                   ; 30                     ; 152                    ; 0                              ;
;     -- Output Connections                   ; 436                   ; 4                      ; 395                    ; 0                              ;
;     -- Registered Output Connections        ; 8                     ; 3                      ; 316                    ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Internal Connections                        ;                       ;                        ;                        ;                                ;
;     -- Total Connections                    ; 24575                 ; 568                    ; 1725                   ; 5                              ;
;     -- Registered Connections               ; 9340                  ; 298                    ; 1054                   ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; External Connections                        ;                       ;                        ;                        ;                                ;
;     -- Top                                  ; 384                   ; 31                     ; 563                    ; 0                              ;
;     -- pzdyqx:nabboc                        ; 31                    ; 0                      ; 47                     ; 0                              ;
;     -- sld_hub:auto_hub                     ; 563                   ; 47                     ; 4                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Partition Interface                         ;                       ;                        ;                        ;                                ;
;     -- Input Ports                          ; 80                    ; 11                     ; 49                     ; 0                              ;
;     -- Output Ports                         ; 13                    ; 4                      ; 63                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Registered Ports                            ;                       ;                        ;                        ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                      ; 3                      ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 3                      ; 52                     ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Port Connectivity                           ;                       ;                        ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                      ; 27                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                      ; 1                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                      ; 1                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                      ; 2                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                      ; 39                     ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clock ; J1    ; 1        ; 0            ; 36           ; 7            ; 2520                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset ; Y2    ; 2        ; 0            ; 36           ; 14           ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 5 / 56 ( 9 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 73 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 65 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 58 ( 2 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % ) ; 2.5V          ; --           ;
+----------+----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                       ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                         ; 4694 (1)    ; 2855 (0)                  ; 0 (0)         ; 223744      ; 37   ; 0            ; 0       ; 0         ; 2    ; 0            ; 1839 (1)     ; 371 (0)           ; 2484 (0)         ; |TopLevel                                                                                                                                                                                                                                                                                                 ; work         ;
;    |MPSoC:inst|                                                                                                   ; 4307 (0)    ; 2640 (0)                  ; 0 (0)         ; 223744      ; 37   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1667 (0)     ; 356 (0)           ; 2284 (0)         ; |TopLevel|MPSoC:inst                                                                                                                                                                                                                                                                                      ; MPSoC        ;
;       |MPSoC_cpu_0:cpu_0|                                                                                         ; 1590 (1134) ; 920 (648)                 ; 0 (0)         ; 45056       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 669 (485)    ; 103 (55)          ; 818 (594)        ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0                                                                                                                                                                                                                                                                    ; MPSoC        ;
;          |MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data                                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                            ; work         ;
;          |MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag                                                                                                                                                                                                                       ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                             ; work         ;
;                |altsyncram_8ug1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_8ug1:auto_generated                                                                                                                                                              ; work         ;
;          |MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|                                                        ; 388 (85)    ; 271 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (5)      ; 48 (5)            ; 223 (75)         ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci                                                                                                                                                                                                                    ; MPSoC        ;
;             |MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|                     ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 41 (0)            ; 55 (0)           ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper                                                                                                                                    ; MPSoC        ;
;                |MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|                    ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (35)           ; 12 (10)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk                                                      ; MPSoC        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|                          ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck                                                            ; MPSoC        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy                                                                           ; work         ;
;             |MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|                                       ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg                                                                                                                                                      ; MPSoC        ;
;             |MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break|                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break                                                                                                                                                        ; MPSoC        ;
;             |MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug|                                         ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (9)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug                                                                                                                                                        ; MPSoC        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;             |MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|                                               ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 51 (51)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem                                                                                                                                                              ; MPSoC        ;
;                |MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram                                                                                                   ; MPSoC        ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_5a81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_5a81:auto_generated                                          ; work         ;
;          |MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_5kg1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_5kg1:auto_generated                                                                                                                                            ; work         ;
;          |MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_6kg1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_6kg1:auto_generated                                                                                                                                            ; work         ;
;          |lpm_add_sub:Add8|                                                                                       ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|lpm_add_sub:Add8                                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_qvi:auto_generated|                                                                          ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                                        ; work         ;
;       |MPSoC_cpu_1:cpu_1|                                                                                         ; 1577 (1122) ; 915 (644)                 ; 0 (0)         ; 45056       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 662 (478)    ; 98 (51)           ; 817 (593)        ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1                                                                                                                                                                                                                                                                    ; MPSoC        ;
;          |MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data                                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                            ; work         ;
;          |MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag                                                                                                                                                                                                                       ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                             ; work         ;
;                |altsyncram_9ug1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_9ug1:auto_generated                                                                                                                                                              ; work         ;
;          |MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|                                                        ; 387 (84)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (4)      ; 47 (5)            ; 223 (75)         ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci                                                                                                                                                                                                                    ; MPSoC        ;
;             |MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|                     ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 41 (0)            ; 55 (0)           ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper                                                                                                                                    ; MPSoC        ;
;                |MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|                    ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (35)           ; 12 (10)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk                                                      ; MPSoC        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|                          ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck                                                            ; MPSoC        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy                                                                           ; work         ;
;             |MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg|                                       ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg                                                                                                                                                      ; MPSoC        ;
;             |MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break|                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break                                                                                                                                                        ; MPSoC        ;
;             |MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|                                         ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (9)           ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug                                                                                                                                                        ; MPSoC        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;             |MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|                                               ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 51 (51)          ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem                                                                                                                                                              ; MPSoC        ;
;                |MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram                                                                                                   ; MPSoC        ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_6a81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6a81:auto_generated                                          ; work         ;
;          |MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_7kg1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_7kg1:auto_generated                                                                                                                                            ; work         ;
;          |MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b                                                                                                                                                                                                     ; MPSoC        ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_8kg1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_8kg1:auto_generated                                                                                                                                            ; work         ;
;          |lpm_add_sub:Add8|                                                                                       ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|lpm_add_sub:Add8                                                                                                                                                                                                                                                   ; work         ;
;             |add_sub_qvi:auto_generated|                                                                          ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                                        ; work         ;
;       |MPSoC_jtag_uart_0:jtag_uart_0|                                                                             ; 160 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (16)      ; 17 (2)            ; 98 (20)          ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                        ; MPSoC        ;
;          |MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r                                                                                                                                                                                              ; MPSoC        ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;          |MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w                                                                                                                                                                                              ; MPSoC        ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;          |alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|                                                  ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 38 (38)          ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                  ; work         ;
;       |MPSoC_jtag_uart_0:jtag_uart_1|                                                                             ; 161 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (17)      ; 17 (2)            ; 98 (20)          ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                        ; MPSoC        ;
;          |MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r                                                                                                                                                                                              ; MPSoC        ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;          |MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w                                                                                                                                                                                              ; MPSoC        ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                 ; work         ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                      ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                 ; work         ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                              ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                  ; work         ;
;          |alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|                                                  ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 38 (38)          ; |TopLevel|MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                  ; work         ;
;       |MPSoC_memory_0:memory_0|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0                                                                                                                                                                                                                                                              ; MPSoC        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_v3c1:auto_generated|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated                                                                                                                                                                                                     ; work         ;
;       |MPSoC_memory_1:memory_1|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1                                                                                                                                                                                                                                                              ; MPSoC        ;
;          |altsyncram:the_altsyncram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_04c1:auto_generated|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated                                                                                                                                                                                                     ; work         ;
;       |MPSoC_mm_interconnect_0:mm_interconnect_0|                                                                 ; 321 (0)     ; 134 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 31 (0)            ; 216 (0)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                            ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_addr_router:addr_router|                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                            ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|                                                ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                    ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                      ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                              ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                          ; MPSoC        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                             ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                      ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                          ; MPSoC        ;
;          |MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 60 (60)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                  ; MPSoC        ;
;          |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                           ; MPSoC        ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; MPSoC        ;
;          |altera_avalon_sc_fifo:memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                       ; MPSoC        ;
;          |altera_avalon_sc_fifo:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                ; MPSoC        ;
;          |altera_avalon_sc_fifo:shared_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                    ; MPSoC        ;
;          |altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                             ; MPSoC        ;
;          |altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                        ; MPSoC        ;
;          |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                    ; MPSoC        ;
;          |altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                             ; MPSoC        ;
;          |altera_merlin_master_translator:cpu_0_data_master_translator|                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                               ; MPSoC        ;
;          |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                ; MPSoC        ;
;          |altera_merlin_slave_agent:memory_0_s1_translator_avalon_universal_slave_0_agent|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                            ; MPSoC        ;
;          |altera_merlin_slave_agent:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent|                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent                                                                                                                                                     ; MPSoC        ;
;          |altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_0_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; MPSoC        ;
;          |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 9 (9)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                          ; MPSoC        ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                    ; MPSoC        ;
;          |altera_merlin_slave_translator:memory_0_s1_translator|                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_0_s1_translator                                                                                                                                                                                      ; MPSoC        ;
;          |altera_merlin_slave_translator:shared_fifo_in_csr_translator|                                           ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 8 (8)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_csr_translator                                                                                                                                                                               ; MPSoC        ;
;          |altera_merlin_slave_translator:shared_fifo_in_translator|                                               ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_translator                                                                                                                                                                                   ; MPSoC        ;
;          |altera_merlin_slave_translator:sysid_0_control_slave_translator|                                        ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator                                                                                                                                                                            ; MPSoC        ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                   ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 14 (14)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                       ; MPSoC        ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                      ; MPSoC        ;
;       |MPSoC_mm_interconnect_1:mm_interconnect_1|                                                                 ; 303 (0)     ; 120 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 19 (0)            ; 214 (0)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                            ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_addr_router:addr_router|                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                                            ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|                                                ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001                                                                                                                                                                                    ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                      ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                              ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                          ; MPSoC        ;
;             |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                             ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                      ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                          ; MPSoC        ;
;          |MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 75 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 66 (66)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                  ; MPSoC        ;
;          |altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                           ; MPSoC        ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; MPSoC        ;
;          |altera_avalon_sc_fifo:memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                       ; MPSoC        ;
;          |altera_avalon_sc_fifo:shared_fifo_out_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_fifo_out_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ; MPSoC        ;
;          |altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                             ; MPSoC        ;
;          |altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                        ; MPSoC        ;
;          |altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent|                ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                    ; MPSoC        ;
;          |altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                             ; MPSoC        ;
;          |altera_merlin_master_translator:cpu_1_data_master_translator|                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                               ; MPSoC        ;
;          |altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                ; MPSoC        ;
;          |altera_merlin_slave_agent:memory_1_s1_translator_avalon_universal_slave_0_agent|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:memory_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                            ; MPSoC        ;
;          |altera_merlin_slave_agent:shared_fifo_out_translator_avalon_universal_slave_0_agent|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:shared_fifo_out_translator_avalon_universal_slave_0_agent                                                                                                                                                        ; MPSoC        ;
;          |altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_1_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                  ; MPSoC        ;
;          |altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator|                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 18 (18)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator                                                                                                                                                                          ; MPSoC        ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                    ; MPSoC        ;
;          |altera_merlin_slave_translator:memory_1_s1_translator|                                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:memory_1_s1_translator                                                                                                                                                                                      ; MPSoC        ;
;          |altera_merlin_slave_translator:shared_fifo_out_translator|                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:shared_fifo_out_translator                                                                                                                                                                                  ; MPSoC        ;
;          |altera_merlin_slave_translator:sysid_1_control_slave_translator|                                        ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_1_control_slave_translator                                                                                                                                                                            ; MPSoC        ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                   ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 15 (15)          ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                       ; MPSoC        ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |TopLevel|MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                      ; MPSoC        ;
;       |MPSoC_shared_fifo:shared_fifo|                                                                             ; 97 (0)      ; 50 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 0 (0)             ; 50 (0)           ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo                                                                                                                                                                                                                                                        ; MPSoC        ;
;          |MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|                                        ; 97 (76)     ; 50 (36)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (40)      ; 0 (0)             ; 50 (36)          ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls                                                                                                                                                                                        ; MPSoC        ;
;             |MPSoC_shared_fifo_single_clock_fifo:the_scfifo|                                                      ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo                                                                                                                                         ; MPSoC        ;
;                |scfifo:single_clock_fifo|                                                                         ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo                                                                                                                ; work         ;
;                   |scfifo_2241:auto_generated|                                                                    ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated                                                                                     ; work         ;
;                      |a_dpfifo_9841:dpfifo|                                                                       ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo                                                                ; work         ;
;                         |a_fefifo_66f:fifo_state|                                                                 ; 13 (9)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 6 (2)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state                                        ; work         ;
;                            |cntr_bo7:count_usedw|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw                   ; work         ;
;                         |cntr_vnb:rd_ptr_count|                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|cntr_vnb:rd_ptr_count                                          ; work         ;
;                         |cntr_vnb:wr_ptr|                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|cntr_vnb:wr_ptr                                                ; work         ;
;                         |dpram_d611:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|dpram_d611:FIFOram                                             ; work         ;
;                            |altsyncram_i3k1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|dpram_d611:FIFOram|altsyncram_i3k1:altsyncram1                 ; work         ;
;       |MPSoC_timer_0:timer_0|                                                                                     ; 144 (144)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 21 (21)           ; 100 (100)        ; |TopLevel|MPSoC:inst|MPSoC_timer_0:timer_0                                                                                                                                                                                                                                                                ; MPSoC        ;
;       |MPSoC_timer_0:timer_1|                                                                                     ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 21 (21)           ; 99 (99)          ; |TopLevel|MPSoC:inst|MPSoC_timer_0:timer_1                                                                                                                                                                                                                                                                ; MPSoC        ;
;       |altera_reset_controller:rst_controller_001|                                                                ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                           ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                            ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; MPSoC        ;
;       |altera_reset_controller:rst_controller_002|                                                                ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                           ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                            ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; MPSoC        ;
;       |altera_reset_controller:rst_controller_003|                                                                ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 1 (0)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                           ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                ; MPSoC        ;
;       |altera_reset_controller:rst_controller|                                                                    ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                               ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                ; MPSoC        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|MPSoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                    ; MPSoC        ;
;    |pzdyqx:nabboc|                                                                                                ; 124 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 1 (0)             ; 71 (0)           ; |TopLevel|pzdyqx:nabboc                                                                                                                                                                                                                                                                                   ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                              ; 124 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (4)       ; 1 (1)             ; 71 (8)           ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                      ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                          ; 53 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 28 (8)           ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                        ; work         ;
;             |LQYT7093:MBPH5020|                                                                                   ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                      ; work         ;
;          |KIFI3548:TPOO7242|                                                                                      ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                    ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                      ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                    ; work         ;
;          |PUDL0439:ESUL0435|                                                                                      ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |TopLevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                             ; 262 (1)     ; 143 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (1)      ; 14 (0)            ; 129 (0)          ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                              ; 261 (210)   ; 143 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (96)     ; 14 (14)           ; 129 (103)        ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                ; 31 (31)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 10 (10)          ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                              ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                         ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; clock ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clock               ;                   ;         ;
; reset               ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                     ; LCCOMB_X55_Y52_N22 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src1_hazard_M                                                                                                                                                                                                                          ; LCCOMB_X59_Y52_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src2_hazard_M                                                                                                                                                                                                                          ; LCCOMB_X59_Y49_N4  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[4]                                                                                                                                                                                                                                  ; FF_X62_Y54_N27     ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src2_hazard_M                                                                                                                                                                                                                          ; FF_X59_Y49_N1      ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal181~0                                                                                                                                                                                                                               ; LCCOMB_X58_Y54_N20 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal2~0                                                                                                                                                                                                                                 ; LCCOMB_X67_Y54_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                   ; LCCOMB_X55_Y53_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|jxuir                      ; FF_X70_Y48_N21     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a       ; LCCOMB_X67_Y48_N30 ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0     ; LCCOMB_X70_Y48_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~1     ; LCCOMB_X70_Y48_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b       ; LCCOMB_X70_Y48_N26 ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0   ; LCCOMB_X70_Y48_N24 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe          ; FF_X70_Y48_N11     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr[33]~29                        ; LCCOMB_X74_Y44_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr[37]~21                        ; LCCOMB_X74_Y44_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr[6]~13                         ; LCCOMB_X75_Y44_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                             ; LCCOMB_X75_Y44_N24 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|virtual_state_uir~0                             ; LCCOMB_X70_Y48_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                            ; LCCOMB_X62_Y48_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonDReg[0]~10                                                                                                                      ; LCCOMB_X68_Y49_N26 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|ociram_wr_en~1                                                                                                                     ; LCCOMB_X62_Y48_N12 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|address[8]                                                                                                                                                                               ; FF_X56_Y52_N19     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ienable_reg_irq16~1                                                                                                                                                                                                                    ; LCCOMB_X57_Y49_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ld_align_sh8                                                                                                                                                                                                                           ; LCCOMB_X57_Y53_N0  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_stall                                                                                                                                                                                                                        ; FF_X59_Y48_N25     ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_status_reg_pie~0                                                                                                                                                                                                                       ; LCCOMB_X57_Y49_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_dst_reg                                                                                                                                                                                                                             ; FF_X59_Y49_N25     ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|W_stall                                                                                                                                                                                                                                  ; LCCOMB_X55_Y53_N14 ; 456     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                        ; LCCOMB_X67_Y45_N26 ; 1301    ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                       ; FF_X63_Y55_N9      ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                   ; LCCOMB_X54_Y51_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                   ; LCCOMB_X53_Y52_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                    ; LCCOMB_X56_Y52_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                              ; LCCOMB_X55_Y53_N12 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_wraddress[0]~5                                                                                                                                                                                                                    ; LCCOMB_X55_Y53_N26 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_wren                                                                                                                                                                                                                              ; LCCOMB_X55_Y53_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ic_fill_starting~1                                                                                                                                                                                                                     ; LCCOMB_X55_Y39_N0  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src1_hazard_M                                                                                                                                                                                                                          ; LCCOMB_X50_Y43_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src2_hazard_M                                                                                                                                                                                                                          ; LCCOMB_X50_Y43_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[4]                                                                                                                                                                                                                                  ; FF_X56_Y43_N9      ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src2_hazard_M                                                                                                                                                                                                                          ; FF_X49_Y46_N31     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal181~0                                                                                                                                                                                                                               ; LCCOMB_X52_Y43_N28 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal2~0                                                                                                                                                                                                                                 ; LCCOMB_X57_Y43_N0  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                   ; LCCOMB_X55_Y42_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|jxuir                      ; FF_X70_Y43_N29     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a       ; LCCOMB_X67_Y43_N22 ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a~0     ; LCCOMB_X67_Y43_N24 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a~1     ; LCCOMB_X70_Y43_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_b       ; LCCOMB_X70_Y43_N4  ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_no_action_break_a~0   ; LCCOMB_X70_Y43_N10 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|update_jdo_strobe          ; FF_X70_Y43_N19     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr[33]~29                        ; LCCOMB_X72_Y44_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr[37]~21                        ; LCCOMB_X72_Y44_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr[9]~13                         ; LCCOMB_X73_Y44_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|virtual_state_sdr~0                             ; LCCOMB_X73_Y44_N30 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|virtual_state_uir~0                             ; LCCOMB_X70_Y43_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                            ; LCCOMB_X63_Y42_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|resetrequest                                                                                                                 ; FF_X68_Y45_N1      ; 94      ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonDReg[0]~10                                                                                                                      ; LCCOMB_X70_Y43_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|ociram_wr_en~1                                                                                                                     ; LCCOMB_X63_Y42_N28 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|address[8]                                                                                                                                                                               ; FF_X60_Y43_N1      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ienable_reg_irq16~1                                                                                                                                                                                                                    ; LCCOMB_X55_Y42_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ld_align_sh8                                                                                                                                                                                                                           ; LCCOMB_X57_Y43_N18 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_stall                                                                                                                                                                                                                        ; FF_X59_Y46_N25     ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_status_reg_pie~0                                                                                                                                                                                                                       ; LCCOMB_X55_Y42_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_dst_reg                                                                                                                                                                                                                             ; FF_X52_Y42_N19     ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|W_stall                                                                                                                                                                                                                                  ; LCCOMB_X55_Y42_N10 ; 454     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|i_readdatavalid_d1                                                                                                                                                                                                                       ; FF_X61_Y43_N25     ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_offset[2]~2                                                                                                                                                                                                                   ; LCCOMB_X55_Y39_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset_en~0                                                                                                                                                                                                                   ; LCCOMB_X55_Y39_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_valid_bits_en                                                                                                                                                                                                                    ; LCCOMB_X54_Y39_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                              ; LCCOMB_X55_Y39_N6  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_wraddress[4]~5                                                                                                                                                                                                                    ; LCCOMB_X55_Y39_N30 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_wren                                                                                                                                                                                                                              ; LCCOMB_X55_Y39_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                           ; LCCOMB_X66_Y58_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                           ; LCCOMB_X74_Y55_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                ; LCCOMB_X74_Y55_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                          ; LCCOMB_X75_Y44_N30 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                        ; LCCOMB_X74_Y51_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                ; LCCOMB_X74_Y51_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                    ; LCCOMB_X61_Y58_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                      ; FF_X63_Y57_N7      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                     ; LCCOMB_X63_Y57_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                      ; LCCOMB_X74_Y55_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                       ; FF_X61_Y58_N25     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                     ; LCCOMB_X66_Y58_N22 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                           ; LCCOMB_X63_Y46_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                           ; LCCOMB_X62_Y45_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                ; LCCOMB_X62_Y45_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                          ; LCCOMB_X73_Y44_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                        ; LCCOMB_X74_Y45_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                ; LCCOMB_X73_Y44_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|fifo_rd~3                                                                                                                                                                                                                    ; LCCOMB_X63_Y46_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|fifo_wr                                                                                                                                                                                                                      ; FF_X62_Y45_N7      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|ien_AF~0                                                                                                                                                                                                                     ; LCCOMB_X60_Y46_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|r_val~0                                                                                                                                                                                                                      ; LCCOMB_X62_Y45_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|read_0                                                                                                                                                                                                                       ; FF_X63_Y46_N7      ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|wr_rfifo                                                                                                                                                                                                                     ; LCCOMB_X63_Y46_N12 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                             ; LCCOMB_X60_Y55_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                 ; LCCOMB_X60_Y55_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                   ; LCCOMB_X61_Y55_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent|m0_read~2                                                                                                                 ; LCCOMB_X63_Y56_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                             ; LCCOMB_X60_Y58_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~1                                                                                                                                       ; LCCOMB_X60_Y46_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                             ; LCCOMB_X59_Y43_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                 ; LCCOMB_X63_Y41_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                   ; LCCOMB_X62_Y41_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                             ; LCCOMB_X61_Y40_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|_~0          ; LCCOMB_X60_Y56_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|valid_wreq~0 ; LCCOMB_X59_Y57_N8  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always4~3                                                                                                                                                    ; LCCOMB_X61_Y56_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always5~2                                                                                                                                                    ; LCCOMB_X60_Y57_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always6~2                                                                                                                                                    ; LCCOMB_X60_Y57_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|always0~0                                                                                                                                                                                                                            ; LCCOMB_X58_Y58_N20 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|always0~1                                                                                                                                                                                                                            ; LCCOMB_X58_Y58_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                    ; LCCOMB_X59_Y59_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                   ; LCCOMB_X59_Y59_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                   ; LCCOMB_X59_Y59_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                        ; LCCOMB_X59_Y59_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|always0~0                                                                                                                                                                                                                            ; LCCOMB_X60_Y42_N28 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|always0~1                                                                                                                                                                                                                            ; LCCOMB_X60_Y42_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                    ; LCCOMB_X60_Y42_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                   ; LCCOMB_X57_Y42_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                   ; LCCOMB_X57_Y42_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|MPSoC_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                        ; LCCOMB_X61_Y41_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                     ; FF_X72_Y49_N25     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                      ; FF_X72_Y49_N11     ; 103     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                  ; LCCOMB_X68_Y45_N0  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                     ; FF_X58_Y38_N3      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                      ; FF_X58_Y38_N1      ; 157     ; Async. clear               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                              ; FF_X114_Y37_N17    ; 74      ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0                                                                                                                                                                                                  ; LCCOMB_X68_Y45_N6  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                      ; LCCOMB_X68_Y46_N8  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                         ; FF_X58_Y15_N15     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                          ; FF_X58_Y15_N1      ; 250     ; Async. clear               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                          ; JTAG_X1_Y37_N0     ; 342     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                          ; JTAG_X1_Y37_N0     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                                                                                                                 ; PIN_J1             ; 2507    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                   ; LCCOMB_X57_Y72_N4  ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                   ; FF_X36_Y47_N3      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                   ; FF_X36_Y47_N1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                   ; FF_X35_Y47_N17     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                   ; FF_X27_Y40_N1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                   ; FF_X26_Y40_N3      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                   ; FF_X26_Y40_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                   ; FF_X9_Y36_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                   ; FF_X9_Y36_N25      ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                ; FF_X57_Y72_N23     ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                      ; LCCOMB_X36_Y47_N4  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                               ; LCCOMB_X76_Y48_N14 ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                            ; LCCOMB_X77_Y47_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                 ; FF_X75_Y48_N21     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                ; FF_X76_Y48_N9      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                     ; LCCOMB_X77_Y44_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                    ; LCCOMB_X76_Y48_N24 ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                ; LCCOMB_X75_Y48_N20 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                ; LCCOMB_X76_Y48_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                 ; PIN_Y2             ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                 ; FF_X75_Y43_N19     ; 154     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                      ; LCCOMB_X79_Y45_N6  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                        ; LCCOMB_X79_Y45_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                      ; LCCOMB_X76_Y47_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                         ; LCCOMB_X79_Y46_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                        ; LCCOMB_X79_Y45_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~6                                                                                                                                                                                         ; LCCOMB_X75_Y46_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~13                                                                                                                                                                                        ; LCCOMB_X75_Y46_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~21                                                                                                                                                                                        ; LCCOMB_X75_Y45_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~28                                                                                                                                                                                        ; LCCOMB_X75_Y46_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35                                                                                                                                                                                        ; LCCOMB_X75_Y46_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~14                                                                                                                                                                                          ; LCCOMB_X75_Y47_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~0                                                                                                                                                                                           ; LCCOMB_X76_Y47_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                     ; LCCOMB_X79_Y45_N14 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                     ; LCCOMB_X79_Y45_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10                                                                                                                                                                                             ; LCCOMB_X77_Y46_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3                                                                                                                                                                                  ; LCCOMB_X75_Y46_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~10                                                                                                                                                                                 ; LCCOMB_X75_Y46_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~17                                                                                                                                                                                 ; LCCOMB_X75_Y46_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~24                                                                                                                                                                                 ; LCCOMB_X75_Y46_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~31                                                                                                                                                                                 ; LCCOMB_X75_Y46_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~24                                                                                                                                                                   ; LCCOMB_X79_Y47_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                              ; LCCOMB_X80_Y47_N2  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~24                                                                                                                                                              ; LCCOMB_X79_Y47_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; FF_X79_Y46_N7      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; FF_X79_Y46_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; FF_X77_Y46_N31     ; 74      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; FF_X77_Y46_N9      ; 98      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                      ; FF_X77_Y46_N5      ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                               ; LCCOMB_X79_Y46_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                     ; FF_X73_Y46_N25     ; 46      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                        ; LCCOMB_X67_Y45_N26 ; 1301    ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|resetrequest ; FF_X68_Y45_N1      ; 94      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                      ; FF_X72_Y49_N11     ; 103     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                  ; LCCOMB_X68_Y45_N0  ; 3       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                      ; FF_X58_Y38_N1      ; 157     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out              ; FF_X114_Y37_N17    ; 74      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0                                                                                  ; LCCOMB_X68_Y45_N6  ; 3       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                      ; LCCOMB_X68_Y46_N8  ; 3       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; MPSoC:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; FF_X58_Y15_N1      ; 250     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                          ; JTAG_X1_Y37_N0     ; 342     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clock                                                                                                                                                 ; PIN_J1             ; 2507    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                   ; LCCOMB_X57_Y72_N4  ; 17      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                   ; FF_X9_Y36_N25      ; 20      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; reset                                                                                                                                                 ; PIN_Y2             ; 3       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                 ; FF_X75_Y43_N19     ; 154     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                             ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MPSoC:inst|MPSoC_cpu_0:cpu_0|W_stall                                                                                                                                                                                                                                                             ; 456     ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|W_stall                                                                                                                                                                                                                                                             ; 454     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                 ; 98      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ctrl_shift_rot                                                                                                                                                                                                                                                    ; 96      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ctrl_shift_rot                                                                                                                                                                                                                                                    ; 96      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[4]                                                                                                                                                                                                                                                             ; 75      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_src2_choose_imm                                                                                                                                                                                                                                              ; 75      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[4]                                                                                                                                                                                                                                                             ; 75      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                 ; 74      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_src2_choose_imm                                                                                                                                                                                                                                              ; 68      ;
; ~GND                                                                                                                                                                                                                                                                                             ; 66      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_no_action_break_a~0                              ; 64      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0                              ; 64      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                            ; 53      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                            ; 53      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|jtag_ram_access                                                                                                                                               ; 48      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|jtag_ram_access                                                                                                                                               ; 48      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                    ; 47      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ; 46      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|av_ld_or_div_done                                                                                                                                                                                                                                                   ; 45      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|av_ld_or_div_done                                                                                                                                                                                                                                                   ; 45      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src2_hazard_M                                                                                                                                                                                                                                                     ; 44      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src2_hazard_M                                                                                                                                                                                                                                                     ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                      ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                      ; 41      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_stall                                                                                                                                                                                                                                                   ; 40      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_stall                                                                                                                                                                                                                                                   ; 40      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[2]                                                                                                                                                                                                                                                             ; 39      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[3]                                                                                                                                                                                                                                                             ; 39      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[3]                                                                                                                                                                                                                                                             ; 39      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|update_jdo_strobe                                     ; 39      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                     ; 39      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|virtual_state_sdr~0                                                        ; 39      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                                                        ; 39      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:memory_1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                             ; 38      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[2]                                                                                                                                                                                                                                                             ; 38      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                             ; 38      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:shared_fifo_out_translator|read_latency_shift_reg[0]                                                                                                                                                         ; 38      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[2]                                                                                                                                                                                                                                                     ; 38      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                      ; 38      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|address[8]                                                                                                                                                                                                          ; 36      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[3]                                                                                                                                                                                                                                                     ; 36      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|address[8]                                                                                                                                                                                                          ; 36      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_b                                  ; 36      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b                                  ; 36      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                     ; 35      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[5]                                                                                                                                                                                                                                                             ; 35      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[5]                                                                                                                                                                                                                                                             ; 35      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[4]                                                                                                                                                                                                                                                     ; 35      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_compare_op[0]                                                                                                                                                                                                                                                     ; 34      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_compare_op[1]                                                                                                                                                                                                                                                     ; 34      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1_hazard_M                                                                                                                                                                                                                                                     ; 34      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_alu_subtract                                                                                                                                                                                                                                                 ; 34      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_alu_subtract                                                                                                                                                                                                                                                 ; 34      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                           ; 34      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                            ; 33      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                            ; 33      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_logic                                                                                                                                                                                                                                                        ; 33      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_compare_op[0]                                                                                                                                                                                                                                                     ; 33      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_compare_op[1]                                                                                                                                                                                                                                                     ; 33      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_logic                                                                                                                                                                                                                                                        ; 33      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1_hazard_M                                                                                                                                                                                                                                                     ; 33      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                ; 33      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                ; 33      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                   ; 32      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                       ; 32      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                       ; 32      ;
; MPSoC:inst|MPSoC_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                   ; 32      ;
; MPSoC:inst|MPSoC_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                       ; 32      ;
; MPSoC:inst|MPSoC_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                       ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg|Equal1~0                                                                                                                                              ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|Equal1~0                                                                                                                                              ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[8]~0                                                                                                                                                                                                                                                           ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[1]~0                                                                                                                                                                                                                                                           ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src1_hazard_M                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src1_hazard_W                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ctrl_shift_rot_right                                                                                                                                                                                                                                              ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src2_hazard_M                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src2_hazard_W                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src1_hazard_M                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src1_hazard_W                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ctrl_shift_rot_right                                                                                                                                                                                                                                              ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src2_hazard_M                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src2_hazard_W                                                                                                                                                                                                                                                     ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_alu_result~0                                                                                                                                                                                                                                                      ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_alu_result~0                                                                                                                                                                                                                                                      ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|jdo[36]                                               ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|jdo[37]                                               ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|jdo[36]                                               ; 32      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|jdo[37]                                               ; 32      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonDReg[0]~10                                                                                                                                                 ; 31      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonDReg[0]~10                                                                                                                                                 ; 31      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg|oci_ienable[31]                                                                                                                                       ; 30      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_kill~2                                                                                                                                                                                                                                                            ; 30      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_kill~2                                                                                                                                                                                                                                                            ; 30      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                                       ; 29      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[21]                                                                                                                                                                                                                                                            ; 28      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[21]                                                                                                                                                                                                                                                            ; 28      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[2]                                                                                                                                                                                                                                                     ; 28      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_pipe_flush_waddr[0]~1                                                                                                                                                                                                                                             ; 27      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_pipe_flush_waddr[0]~0                                                                                                                                                                                                                                             ; 27      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_pipe_flush_waddr[4]~1                                                                                                                                                                                                                                             ; 27      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_pipe_flush_waddr[4]~0                                                                                                                                                                                                                                             ; 27      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[16]~0                                                                                                                                                                                                                                                          ; 27      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[17]~0                                                                                                                                                                                                                                                          ; 27      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                           ; 27      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                           ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                      ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                      ; 26      ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                    ; 26      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|Equal3~1                                                                                                                                                                                ; 26      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[3]                                                                                                                                                                                                                                                     ; 26      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                                                ; 25      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[4]                                                                                                                                                                                                                                                     ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                     ; 24      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[0]                                                                                                                                                                                                                                                             ; 23      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ic_fill_starting~1                                                                                                                                                                                                                                                ; 23      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[0]                                                                                                                                                                                                                                                             ; 23      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[1]                                                                                                                                                                                                                                                             ; 22      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_1_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                 ; 22      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                              ; 22      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                            ; 22      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                              ; 22      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_crst                                                                                                                                                                                                                                                         ; 21      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|Equal3~0                                                                                                                                                                                ; 21      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_crst                                                                                                                                                                                                                                                         ; 21      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[1]                                                                                                                                                                                                                                                             ; 21      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_break                                                                                                                                                                                                                                                        ; 21      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_break                                                                                                                                                                                                                                                        ; 21      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_iw[4]                                                                                                                                                                                                                                                             ; 21      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_iw[4]                                                                                                                                                                                                                                                             ; 21      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                     ; 21      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                     ; 21      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|Equal3~3                                                                                                                                                                                ; 20      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_exception                                                                                                                                                                                                                                                    ; 20      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_exception                                                                                                                                                                                                                                                    ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                        ; 19      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                           ; 19      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                ; 19      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                ; 19      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_retaddr                                                                                                                                                                                                                                                      ; 19      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                            ; 19      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_retaddr                                                                                                                                                                                                                                                      ; 19      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                            ; 19      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                 ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                        ; 18      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[4]                                                                                                                                                                                                                                                             ; 18      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[14]                                                                                                                                                                                                                                                            ; 18      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr[33]~29                                                   ; 18      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[14]                                                                                                                                                                                                                                                            ; 18      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr[33]~29                                                   ; 18      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                 ; 18      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|d_write~reg0                                                                                                                                                                                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                        ; 17      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal6~2                                                                                                                                                                                                                                                        ; 17      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal6~1                                                                                                                                                                                                                                                        ; 17      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                            ; 17      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                   ; 17      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|av_sign_bit~2                                                                                                                                                                                                                                                       ; 17      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ctrl_ld_signed                                                                                                                                                                                                                                                    ; 17      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[3]                                                                                                                                                                                                                                                             ; 17      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                   ; 17      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|av_sign_bit~2                                                                                                                                                                                                                                                       ; 17      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ctrl_ld_signed                                                                                                                                                                                                                                                    ; 17      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[4]                                                                                                                                                                                                                                                             ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                 ; 16      ;
; MPSoC:inst|MPSoC_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                              ; 16      ;
; MPSoC:inst|MPSoC_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                              ; 16      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                              ; 16      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                              ; 16      ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal6~3                                                                                                                                                                                                                                                        ; 16      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|read_0                                                                                                                                                                                                                                                  ; 16      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                  ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ld_align_sh16                                                                                                                                                                                                                                                     ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_unsigned_lo_imm16~2                                                                                                                                                                                                                                          ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_src2_imm[15]~0                                                                                                                                                                                                                                                    ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[12]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[11]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[15]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr~31                                                       ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ld_align_sh16                                                                                                                                                                                                                                                     ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_unsigned_lo_imm16~2                                                                                                                                                                                                                                          ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_src2_imm[15]~0                                                                                                                                                                                                                                                    ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[3]                                                                                                                                                                                                                                                             ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[12]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[11]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[15]                                                                                                                                                                                                                                                            ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr~31                                                       ; 16      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|fifo_wr                                                                                                                                                                                                                                                 ; 16      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                 ; 16      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[6]                                                                                                                                                                                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                 ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                           ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_hi_imm16~1                                                                                                                                                                                                                                                   ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_hi_imm16~1                                                                                                                                                                                                                                                   ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[4]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[3]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[2]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[1]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[0]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[5]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_line[6]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[4]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[3]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[2]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[1]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[0]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_line[5]                                                                                                                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|d_write~reg0                                                                                                                                                                                                                                                        ; 15      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_csr_translator|waitrequest_reset_override                                                                                                                                                     ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|d_read~reg0                                                                                                                                                                                                                                                         ; 15      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                 ; 15      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a~0                                ; 15      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                        ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                        ; 14      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ic_fill_starting_d1                                                                                                                                                                                                                                               ; 14      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|wr_rfifo                                                                                                                                                                                                                                                ; 14      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[13]                                                                                                                                                                                                                                                            ; 14      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[16]                                                                                                                                                                                                                                                            ; 14      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                ; 14      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[13]                                                                                                                                                                                                                                                            ; 14      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[16]                                                                                                                                                                                                                                                            ; 14      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|jdo[34]                                               ; 14      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_translator|read_latency_shift_reg[0]                                                                                                                                                          ; 14      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|jdo[34]                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                        ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                         ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                               ; 13      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ic_fill_starting_d1                                                                                                                                                                                                                                               ; 13      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|i_read~reg0                                                                                                                                                                                                                                                         ; 13      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_1_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                   ; 13      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; 13      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|sr[9]~13                                                    ; 13      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|sr[6]~13                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                      ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                      ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                ; 12      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                ; 12      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                ; 12      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; 12      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|d_read~reg0                                                                                                                                                                                                                                                         ; 12      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; 12      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                                                                                  ; 12      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_csr_translator|read_latency_shift_reg[0]                                                                                                                                                      ; 12      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[3]                                                                                                                                                                                                                                                        ; 11      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|i_readdatavalid_d1                                                                                                                                                                                                                                                  ; 11      ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~35                                                                                                                                                                    ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                                                  ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[2]                                                                                                                                                                                                                                                        ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[1]                                                                                                                                                                                                                                                        ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|r_val~0                                                                                                                                                                                                                                                 ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|fifo_rd~3                                                                                                                                                                                                                                               ; 11      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_pipe_flush                                                                                                                                                                                                                                                        ; 11      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                ; 11      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a~1                                ; 11      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_tag[0]                                                                                                                                                                                                                                                      ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                 ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                               ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[0]                                                                                                                                                                                                                                                        ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~1                                ; 11      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                                                      ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                              ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                          ; 11      ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~6                                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                            ; 10      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                         ; 10      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|Equal3~2                                                                                                                                                                                ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|clr_break_line                                                                                                                                                                                                                                                      ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                                          ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                                          ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                          ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                                          ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                          ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal4~1                                                                                                                                                                                                                                                            ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal4~1                                                                                                                                                                                                                                                            ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|waitrequest                                                                                                                                                   ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[5]                                                                                                                                                                                                                                                     ; 10      ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal2~3                                                                                                                                                                            ; 10      ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|waitrequest                                                                                                                                                   ; 10      ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|valid_wreq~0                            ; 10      ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|hbreak_enabled                                                                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~5                                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                            ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                          ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                         ; 9       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                           ; 9       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                           ; 9       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                                          ; 9       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~0                                                                                                                                                                     ; 9       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_b_not_src~3                                                                                                                                                                                                                                                  ; 9       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_b_not_src~3                                                                                                                                                                                                                                                  ; 9       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; 9       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; 9       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_1_data_master_translator|read_accepted                                                                                                                                                                  ; 9       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|write                                                                                                                                                                                                               ; 9       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_fifo_in_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; 9       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[5]                                                                                                                                                                                                                                                     ; 9       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                   ; 9       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|write                                                                                                                                                                                                               ; 9       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                             ; 9       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                            ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal9~0                                                                                                                                                              ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                ; 8       ;
; MPSoC:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_valid_bits_en                                                                                                                                                                                                                                               ; 8       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|Equal3~4                                                                                                                                                                                ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                               ; 8       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                           ; 8       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                           ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[5]                                                                                                                                                                                                                                                        ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[4]                                                                                                                                                                                                                                                        ; 8       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always4~2                                                                                                                                                                               ; 8       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_1_control_slave_translator|av_readdata_pre[30]                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_ld_align_sh8                                                                                                                                                                                                                                                      ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal2~0                                                                                                                                                                                                                                                            ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|av_fill_bit                                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[31]~40                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal4~0                                                                                                                                                                                                                                                            ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|Equal181~0                                                                                                                                                                                                                                                          ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_req_accepted~0                                                                                                                                                                                                                                              ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_ld_align_sh8                                                                                                                                                                                                                                                      ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal2~0                                                                                                                                                                                                                                                            ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|av_fill_bit                                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[31]~41                                                                                                                                                                                                                                         ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal4~0                                                                                                                                                                                                                                                            ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal181~0                                                                                                                                                                                                                                                          ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|i_read_nxt~1                                                                                                                                                                                                                                                        ; 8       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; 8       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~1                                                                                                                                                                  ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonAReg[4]                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonAReg[3]                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonAReg[2]                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|always1~3                                                                                                                                                                           ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                                                    ; 8       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                            ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                         ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                         ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_offset[2]~2                                                                                                                                                                                                                                              ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_tag_wraddress[4]~5                                                                                                                                                                                                                                               ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_tag_wraddress[0]~5                                                                                                                                                                                                                                               ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                   ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[7]                                                                                                                                                                                                                                                             ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[20]~62                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[22]~58                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[23]~56                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[26]~50                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[29]~44                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[30]~42                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                   ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[8]                                                                                                                                                                                                                                                             ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[23]~57                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[24]~55                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[26]~51                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[27]~49                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[28]~47                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[29]~45                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[30]~43                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                              ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[19]~38                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[13]~11                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[18]~1                                                                                                                                                                                                                                          ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|i_read~reg0                                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router:addr_router|Equal1~2                                                                                                                                                                                    ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[0]~37                                                                                                                                                                                                                                          ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[4]~29                                                                                                                                                                                                                                          ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[9]~19                                                                                                                                                                                                                                          ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[10]~17                                                                                                                                                                                                                                         ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_valid~0                                                                                                                                                                                                                                                           ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_pipe_flush                                                                                                                                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[12]                                                                                                                                                                                                                                                            ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                   ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|W_stall~0                                                                                                                                                                                                                                                           ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_stall~0                                                                                                                                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_fifo_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:memory_1_s1_translator|waitrequest_reset_override                                                                                                                                                            ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                   ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|W_stall~0                                                                                                                                                                                                                                                           ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_stall~0                                                                                                                                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                          ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|Equal5~1                                                                                                                                                                            ; 7       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                    ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                        ; 7       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|virtual_state_cdr                                                          ; 7       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|virtual_state_cdr                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~24                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~31                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~24                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~17                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~10                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~14                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~9                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~28                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~21                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~13                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~6                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                            ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]                                                                                                                                                                                                                         ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[0]                                                                                                                                                           ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                                                                         ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent|m0_read~2                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always6~2                                                                                                                                                                               ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_timer_0:timer_0|period_l_wr_strobe~2                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[6]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[6]~13                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[5]~11                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[4]~9                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[3]~7                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[2]~5                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[1]~3                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[3]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[6]~13                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[5]~11                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[4]~9                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[3]~7                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[2]~5                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[1]~3                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[8]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[6]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_status_reg_pie                                                                                                                                                                                                                                                    ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[2]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[8]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[6]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[6]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[8]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[28]~46                                                                                                                                                                                                                                         ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[1]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[7]                                                                                                                                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                  ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                              ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|av_waitrequest~2                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[0]~36                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[1]~34                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[2]~32                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[3]~30                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[4]~28                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[6]~25                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[7]~23                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[8]~21                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[17]~3                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[13]                                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[15]                                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[16]                                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[0]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[7]                                                                                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                        ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                  ; 6       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                              ; 6       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; 6       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; 6       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; 6       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[1]~35                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[2]~33                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[3]~31                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[5]~27                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[6]~25                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[7]~23                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[8]~21                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[11]~15                                                                                                                                                                                                                                         ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[12]~13                                                                                                                                                                                                                                         ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[13]~11                                                                                                                                                                                                                                         ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[14]~9                                                                                                                                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_translator|read_latency_shift_reg~2                                                                                                                                                           ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[11]                                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                 ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router:addr_router|Equal1~2                                                                                                                                                                                    ; 6       ;
; MPSoC:inst|MPSoC_timer_0:timer_1|period_l_wr_strobe~0                                                                                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                          ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_1_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_valid_from_E                                                                                                                                                                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; 6       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|Equal0~2                                                                                                                                                                            ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_valid_from_E                                                                                                                                                                                                                                                      ; 6       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[10]                                                                                                                                                                                                                                                       ; 6       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[5]                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~2                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~4                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][1]                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                 ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                                                                         ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                                                                         ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                                                                                                         ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                                                                                                         ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                       ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10]                                                                                                                                                          ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                                                                                                           ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4]                                                                                                                                                           ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                                                                                                           ; 5       ;
; MPSoC:inst|MPSoC_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal6~0                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_read_mux[0]~4                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_data_rd_addr_nxt[2]~5                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_data_rd_addr_nxt[1]~3                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[2]~5                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[1]~3                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[7]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_dst_regnum[4]~3                                                                                                                                                                                                                                                   ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[21]~74                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[24]~73                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[25]~72                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[27]~71                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[1]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[0]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[7]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_dst_regnum[4]~3                                                                                                                                                                                                                                                   ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[20]~72                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[21]~71                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[22]~70                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[25]~69                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_status_reg_pie                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[1]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[0]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_wrctl_data_ienable_reg_irq0~1                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[5]~70                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[9]~69                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[10]~68                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[11]~67                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[18]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[12]~66                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[19]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[20]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[14]~65                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[15]~64                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_data_unfiltered[16]~63                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_wr_dst_reg                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_dst_regnum[4]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_dst_regnum[2]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_dst_regnum[3]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_dst_regnum[0]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_dst_regnum[1]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[23]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[22]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[19]~68                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[18]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[19]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[20]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[15]~67                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[6]                                                                                                                                                                                                                                                             ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[16]~66                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[17]~65                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_dst_reg                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_dst_regnum[4]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_dst_regnum[2]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_dst_regnum[3]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_dst_regnum[0]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_dst_regnum[1]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_wr_data_unfiltered[18]~64                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[23]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[22]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                  ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[19]~20                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_cmp                                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[2]~17                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[3]~16                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[4]~15                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[5]~14                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[6]~12                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[7]~11                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[8]~10                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[9]~9                                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[10]~8                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[11]~7                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[12]~6                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[13]~5                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[14]~4                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[15]~3                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[16]~2                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[17]~1                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[18]~0                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_status_reg_pie~0                                                                                                                                                                                                                                                  ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_hbreak_req                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|fifo_rd~2                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_valid~0                                                                                                                                                                                                                                                           ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[12]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[14]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|jdo[17]                                               ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                 ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|av_waitrequest~1                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                  ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_hbreak_req                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[19]~19                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[2]~16                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[3]~15                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[4]~14                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[5]~13                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[6]~12                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[7]~11                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[8]~10                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[9]~9                                                                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[10]~8                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[11]~7                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[12]~6                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[13]~5                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[14]~4                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[15]~3                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[16]~2                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[17]~1                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[18]~0                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[13]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[15]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[16]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_iw[14]                                                                                                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|jdo[17]                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|take_action_ocimem_a                                  ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                   ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal4~1                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|always1~1                                                                                                                                                                           ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal2~4                                                                                                                                                                            ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[13]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[12]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[6]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[7]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[8]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[9]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[10]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[11]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg|Equal0~2                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                   ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                          ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001|always1~1                                                                                                                                                                           ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                           ; 5       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[12]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[13]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[6]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[7]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[8]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[9]                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[10]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[11]                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|Equal0~2                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[8]                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[9]                                                                                                                                                                                                                                                        ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[11]                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[12]                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[13]                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[14]                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[15]                                                                                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[24]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[25]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[27]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[28]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[25]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[16]~2                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[0]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[9]~13                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[1]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[10]~1                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[2]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[11]~14                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[3]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[12]~15                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[4]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[21]~3                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[14]~17                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[6]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[15]~11                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[7]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[8]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[9]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[10]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[11]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[12]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[13]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[14]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[15]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                                                         ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[0]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[17]~7                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[1]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[18]~10                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[2]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[19]~3                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[3]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[4]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[21]~18                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[5]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[22]~21                                                                                                                                                                                                                                                    ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[6]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[15]~0                                                                                                                                                                                                                                                     ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[7]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[8]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[9]                                                                                                                                                                                                                                               ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[10]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[11]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[12]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[13]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[14]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[15]                                                                                                                                                                                                                                              ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                       ; 5       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~24                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal5~0                                                                                                                                                                                                                            ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                                                                         ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                         ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[10]                                                                                                                                                                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                                                                         ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal6~0                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal3~0                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11]                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[14]                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[2]                                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]                                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8]                                                                                                                                                           ; 4       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always5~2                                                                                                                                                                               ; 4       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|always4~3                                                                                                                                                                               ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[6]                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[5]                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal6~4                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_timer_0:timer_1|Equal0~10                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[4]                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|wrclk_control_slave_threshold_writedata[2]~9                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_timer_0:timer_0|Equal0~10                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_wrctl_status                                                                                                                                                                                                                                                      ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_ctrl_wrctl_inst                                                                                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:memory_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[16]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[15]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[14]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[13]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[12]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[11]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[10]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|F_pc[17]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_wrctl_inst                                                                                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~39                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                         ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[16]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[15]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[14]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[13]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[12]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[11]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[10]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|F_pc[17]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_br_result~0                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_wrctl_data_ienable_reg_irq0~2                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[17]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[26]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[25]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_iw[24]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_ctrl_unsigned_lo_imm16~0                                                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[20]~32                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[21]~31                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[22]~30                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[23]~29                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[24]~28                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[25]~27                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[26]~26                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[27]~25                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[28]~24                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[29]~23                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[30]~22                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_issue                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_pc[2]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_pc[1]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|D_pc[0]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|WideOr0~0                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|ic_fill_active                                                                                                                                                                                                                                                      ; 4       ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|a_fefifo_66f:fifo_state|_~0                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal4~7                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[17]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[26]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[25]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_iw[24]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_ctrl_unsigned_lo_imm16~0                                                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_br_result~0                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[20]~31                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[21]~30                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[22]~29                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[23]~28                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[24]~27                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[25]~26                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[26]~25                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[27]~24                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[28]~23                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[29]~22                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[30]~21                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_pc[2]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_pc[1]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|D_pc[0]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[7]                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_arith_src2[0]~19                                                                                                                                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[0]~19                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[0]                                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_src1[1]~18                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[1]                                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1                                                                                                                               ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:shared_fifo_out_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_op_eret~0                                                                                                                                                                                                                                                         ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|E_iw[11]                                                                                                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                          ; 4       ;
; MPSoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                         ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_arith_src2[1]~21                                                                                                                                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_status_reg_pie~0                                                                                                                                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                            ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_rdctl_inst                                                                                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_ctrl_cmp                                                                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[0]~18                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[0]                                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_src1[1]~17                                                                                                                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[1]                                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_fifo_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1                                                                                                                               ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|E_valid~1                                                                                                                                                                                                                                                           ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|Equal130~1                                                                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_1:mm_interconnect_1|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001|always1~4                                                                                                                                                                           ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[19]                                                                                                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_alu_result[14]                                                                                                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_iw[3]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|address[0]                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_csr_translator|wait_latency_counter[0]~0                                                                                                                                                      ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_fifo_in_csr_translator|wait_latency_counter[0]                                                                                                                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[19]                                                                                                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_alu_result[14]                                                                                                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3                                                                                                                                  ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_iw[3]                                                                                                                                                                                                                                                             ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|address[0]                                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                      ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|ir[0]                                                 ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|enable_action_strobe                                  ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk|ir[1]                                                 ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                      ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|ir[0]                                                 ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|enable_action_strobe                                  ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk|ir[1]                                                 ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_1_jtag_debug_module_phy|virtual_state_uir~0                                                        ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                   ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy|virtual_state_uir~0                                                        ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck|Mux37~0                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck|Mux37~0                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_st_data[10]                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[30]                                                                                                                                                                                                                                                       ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[21]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[26]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[29]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[30]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[31]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[20]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[21]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[22]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[24]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[26]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[27]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[28]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[29]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[30]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[31]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[16]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|M_shift_rot_result[17]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                          ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[19]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[16]~4                                                                                                                                                                                                                                                     ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_st_data[20]~15                                                                                                                                                                                                                                                    ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[16]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[17]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|M_shift_rot_result[18]                                                                                                                                                                                                                                              ; 4       ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                          ; 4       ;
; reset~input                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~0                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~6                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~0                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                                   ; 3       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                     ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                    ; M9K_X64_Y55_N0, M9K_X64_Y54_N0, M9K_X64_Y51_N0, M9K_X64_Y50_N0                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_8ug1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; MPSoC_cpu_0_ic_tag_ram.mif              ; M9K_X51_Y52_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_5a81:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; MPSoC_cpu_0_ociram_default_contents.mif ; M9K_X64_Y48_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_5kg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; MPSoC_cpu_0_rf_ram_a.mif                ; M9K_X64_Y52_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_6kg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; MPSoC_cpu_0_rf_ram_b.mif                ; M9K_X64_Y53_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                    ; M9K_X51_Y45_N0, M9K_X51_Y43_N0, M9K_X51_Y44_N0, M9K_X51_Y42_N0                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_9ug1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; MPSoC_cpu_1_ic_tag_ram.mif              ; M9K_X51_Y39_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6a81:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; MPSoC_cpu_1_ociram_default_contents.mif ; M9K_X64_Y43_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_7kg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; MPSoC_cpu_1_rf_ram_a.mif                ; M9K_X51_Y47_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_8kg1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; MPSoC_cpu_1_rf_ram_b.mif                ; M9K_X51_Y46_N0                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X64_Y58_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_0|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X78_Y55_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X64_Y46_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_jtag_uart_0:jtag_uart_1|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                    ; M9K_X64_Y45_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; MPSoC_memory_0.hex                      ; M9K_X51_Y55_N0, M9K_X51_Y54_N0, M9K_X51_Y56_N0, M9K_X51_Y53_N0, M9K_X64_Y57_N0, M9K_X64_Y49_N0, M9K_X51_Y57_N0, M9K_X64_Y56_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; MPSoC_memory_1.hex                      ; M9K_X64_Y42_N0, M9K_X64_Y40_N0, M9K_X64_Y38_N0, M9K_X64_Y41_N0, M9K_X51_Y38_N0, M9K_X51_Y40_N0, M9K_X51_Y41_N0, M9K_X64_Y39_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; MPSoC:inst|MPSoC_shared_fifo:shared_fifo|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls|MPSoC_shared_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_2241:auto_generated|a_dpfifo_9841:dpfifo|dpram_d611:FIFOram|altsyncram_i3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None                                    ; M9K_X64_Y47_N0                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ALTSYNCRAM                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ALTSYNCRAM                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,485 / 342,891 ( 2 % ) ;
; C16 interconnects     ; 62 / 10,120 ( < 1 % )   ;
; C4 interconnects      ; 4,478 / 209,544 ( 2 % ) ;
; Direct links          ; 745 / 342,891 ( < 1 % ) ;
; Global clocks         ; 15 / 20 ( 75 % )        ;
; Local interconnects   ; 2,457 / 119,088 ( 2 % ) ;
; R24 interconnects     ; 95 / 9,963 ( < 1 % )    ;
; R4 interconnects      ; 5,820 / 289,782 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.89) ; Number of LABs  (Total = 338) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 7                             ;
; 3                                           ; 5                             ;
; 4                                           ; 5                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 3                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 9                             ;
; 13                                          ; 16                            ;
; 14                                          ; 24                            ;
; 15                                          ; 58                            ;
; 16                                          ; 185                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.66) ; Number of LABs  (Total = 338) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 235                           ;
; 1 Clock                            ; 305                           ;
; 1 Clock enable                     ; 187                           ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 84                            ;
; 2 Async. clears                    ; 32                            ;
; 2 Clock enables                    ; 37                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.84) ; Number of LABs  (Total = 338) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 4                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 7                             ;
; 5                                            ; 2                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 7                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 5                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 2                             ;
; 16                                           ; 8                             ;
; 17                                           ; 3                             ;
; 18                                           ; 7                             ;
; 19                                           ; 22                            ;
; 20                                           ; 18                            ;
; 21                                           ; 21                            ;
; 22                                           ; 31                            ;
; 23                                           ; 18                            ;
; 24                                           ; 22                            ;
; 25                                           ; 33                            ;
; 26                                           ; 19                            ;
; 27                                           ; 15                            ;
; 28                                           ; 22                            ;
; 29                                           ; 14                            ;
; 30                                           ; 9                             ;
; 31                                           ; 9                             ;
; 32                                           ; 19                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.51) ; Number of LABs  (Total = 338) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 14                            ;
; 2                                               ; 18                            ;
; 3                                               ; 12                            ;
; 4                                               ; 9                             ;
; 5                                               ; 10                            ;
; 6                                               ; 23                            ;
; 7                                               ; 23                            ;
; 8                                               ; 31                            ;
; 9                                               ; 20                            ;
; 10                                              ; 26                            ;
; 11                                              ; 26                            ;
; 12                                              ; 36                            ;
; 13                                              ; 24                            ;
; 14                                              ; 19                            ;
; 15                                              ; 12                            ;
; 16                                              ; 18                            ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 3                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 2                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.95) ; Number of LABs  (Total = 338) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 6                             ;
; 3                                            ; 12                            ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 8                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 6                             ;
; 11                                           ; 4                             ;
; 12                                           ; 7                             ;
; 13                                           ; 14                            ;
; 14                                           ; 9                             ;
; 15                                           ; 10                            ;
; 16                                           ; 11                            ;
; 17                                           ; 10                            ;
; 18                                           ; 11                            ;
; 19                                           ; 16                            ;
; 20                                           ; 19                            ;
; 21                                           ; 18                            ;
; 22                                           ; 26                            ;
; 23                                           ; 10                            ;
; 24                                           ; 26                            ;
; 25                                           ; 14                            ;
; 26                                           ; 6                             ;
; 27                                           ; 11                            ;
; 28                                           ; 12                            ;
; 29                                           ; 8                             ;
; 30                                           ; 5                             ;
; 31                                           ; 6                             ;
; 32                                           ; 7                             ;
; 33                                           ; 10                            ;
; 34                                           ; 5                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 24    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 6            ; 6            ; 6            ; 4            ; 6            ; 6            ; 4            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clock               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE115F29C7 for design "TopLevel"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_v3c1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_04c1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MPSoC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_1.sdc'
Info (332104): Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_0.sdc'
Warning (332060): Node: clock was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0
Info (176353): Automatically promoted node MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
        Info (176357): Destination node MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller|WideOr0~0
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_002|WideOr0~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_001|WideOr0~0
Info (176353): Automatically promoted node MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|resetrequest 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0
        Info (176357): Destination node MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type EC
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5224 megabytes
    Info: Processing ended: Sat Dec 13 21:51:45 2025
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.fit.smsg.


