
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032584                       # Number of seconds simulated
sim_ticks                                 32583552672                       # Number of ticks simulated
final_tick                               604086475791                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132914                       # Simulator instruction rate (inst/s)
host_op_rate                                   171277                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1253437                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908040                       # Number of bytes of host memory used
host_seconds                                 25995.36                       # Real time elapsed on the host
sim_insts                                  3455139159                       # Number of instructions simulated
sim_ops                                    4452396392                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1662592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       604928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1591808                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3865344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1109504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1109504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12989                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12436                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30198                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8668                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8668                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     51025498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        82496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18565440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48853114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118628685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58925                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        82496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             184633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34051044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34051044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34051044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     51025498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        82496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18565440                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48853114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152679729                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78138017                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28430113                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24859297                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801483                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14175413                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13675601                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045798                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56749                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158147542                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28430113                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721399                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32558844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8843105                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3803204                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527857                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76919073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44360229     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614733      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953508      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2764685      3.59%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4551072      5.92%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749237      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1130671      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850346      1.11%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13944592     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76919073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363845                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023951                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579035                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3675305                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31512656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125893                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093574                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176969920                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36028315                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1263156                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       420292                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30175920                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2005207                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172322773                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689494                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       805960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228828491                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784349194                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784349194                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79932200                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5370347                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26500715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        99700                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2114087                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163077063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137658327                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182547                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48913291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134271955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76919073                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839473                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26555924     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14313844     18.61%     53.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12630160     16.42%     69.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672284      9.97%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8004100     10.41%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724711      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080210      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556624      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381216      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76919073                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542202     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174840     21.40%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        99977     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107984601     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085430      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692745     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4885630      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137658327                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.761733                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353235290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212010641                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133165678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138475346                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339607                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7570641                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          902                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1410029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         683284                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57910                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163096919                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26500715                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763387                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          435                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021133                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135085199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771398                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27539772                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416260                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4768374                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728802                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133314713                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133165678                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81831799                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199706538                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704237                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409760                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49485906                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806236                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69892899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32084649     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14841717     21.23%     67.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8300302     11.88%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814889      4.03%     83.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696666      3.86%     86.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1132103      1.62%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3012931      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877300      1.26%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4132342      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69892899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4132342                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228858052                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333227004                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1218944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781380                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781380                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279787                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279787                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624861511                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174566658                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182372916                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78138017                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29430975                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24018910                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1958464                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12155675                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11606451                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3034962                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85889                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30438676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159883071                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29430975                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14641413                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34660670                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10228756                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4499629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14818257                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       754072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77852999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43192329     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2833555      3.64%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4276870      5.49%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2950252      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2077998      2.67%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2016990      2.59%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1204155      1.55%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2612736      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16688114     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77852999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376654                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.046162                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31310997                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4710166                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33092523                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       485718                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8253582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4951713                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          967                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191418653                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8253582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33059111                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         471160                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1708702                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31794510                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2565923                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185724443                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1073888                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       872826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260396518                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    864431568                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    864431568                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160490268                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99906250                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33477                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15977                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7627781                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17044080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8729440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108953                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2164665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173156473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138395702                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57676803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176254394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77852999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777654                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27820566     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15734166     20.21%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10994044     14.12%     70.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7449861      9.57%     79.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7635423      9.81%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3625022      4.66%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3236512      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       621249      0.80%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       736156      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77852999                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         751718     70.61%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149993     14.09%     84.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162882     15.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115719784     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1753072      1.27%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15922      0.01%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13601785      9.83%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7305139      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138395702                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771170                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1064604                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007692                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355986161                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230865599                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134572199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139460306                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       434995                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6599827                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5645                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2093738                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8253582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         247425                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173188374                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       595796                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17044080                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8729440                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15977                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2260027                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135855354                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12720836                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2540348                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19841192                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19308965                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7120356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738659                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134630094                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134572199                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87165215                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247544181                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722237                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93340391                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115051786                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58136879                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69599417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.178749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26568140     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19957913     28.68%     66.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7553241     10.85%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4231920      6.08%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3542997      5.09%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1588887      2.28%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1514677      2.18%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045990      1.50%     94.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3595652      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69599417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93340391                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115051786                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17079955                       # Number of memory references committed
system.switch_cpus1.commit.loads             10444253                       # Number of loads committed
system.switch_cpus1.commit.membars              15922                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16686732                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103576693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2377169                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3595652                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           239192430                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          354636349                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 285018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93340391                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115051786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93340391                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837130                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837130                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194558                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194558                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610204086                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187073872                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176058162                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31844                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78138017                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28389046                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23287392                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1847080                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12169566                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11092587                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2892233                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79916                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29368909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156119518                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28389046                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13984820                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33540067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9911024                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6011870                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14367328                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       739284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76954701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43414634     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3338958      4.34%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2924595      3.80%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3155512      4.10%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2776571      3.61%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1436773      1.87%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          946894      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2496409      3.24%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16464355     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76954701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363319                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.997997                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30883341                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5634727                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31913162                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8027832                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4649026                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6003                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     185130171                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47354                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8027832                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32417486                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2448673                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       729710                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30846344                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2484651                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     178849778                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14242                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1540987                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       691039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          119                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    248288944                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    834114766                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    834114766                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154192739                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94096115                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        30918                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16248                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6633020                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17670612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9224721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222208                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2952771                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168631830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        30905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135562944                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       259008                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     55869179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    170709531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1565                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76954701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27245093     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16334148     21.23%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10991303     14.28%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7011641      9.11%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6915066      8.99%     89.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4072663      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3103592      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683424      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       597771      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76954701                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         991796     69.69%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            38      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        186399     13.10%     82.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       244975     17.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111438336     82.20%     82.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849619      1.36%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14670      0.01%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14494302     10.69%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7766017      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135562944                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.734917                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1423208                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349762805                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224532870                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131768400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136986152                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240927                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6429583                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          480                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          978                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2094921                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          542                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8027832                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1740238                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       147804                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168662740                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       289323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17670612                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9224721                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16235                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        107268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6952                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          978                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1131910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1032363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2164273                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133203533                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13625308                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2359411                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21170965                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18871649                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7545657                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704721                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131904118                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131768400                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85946938                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239882666                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686355                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358287                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91702734                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112250177                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56415573                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1870549                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68926869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628540                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172461                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27396214     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18737810     27.19%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7671700     11.13%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3935776      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3374772      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1677223      2.43%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1829631      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       931294      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3372449      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68926869                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91702734                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112250177                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18370820                       # Number of memory references committed
system.switch_cpus2.commit.loads             11241020                       # Number of loads committed
system.switch_cpus2.commit.membars              14670                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16109164                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100992017                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2209750                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3372449                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           234220170                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          345367025                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1183316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91702734                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112250177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91702734                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852079                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852079                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173599                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173599                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601623304                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      180645899                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      173750623                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29340                       # number of misc regfile writes
system.l2.replacements                          30198                       # number of replacements
system.l2.tagsinuse                      32767.896164                       # Cycle average of tags in use
system.l2.total_refs                          1138857                       # Total number of references to valid blocks.
system.l2.sampled_refs                          62966                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.086856                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           625.722300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.300025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5915.715349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.469495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2122.876444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.274634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5913.826621                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6841.671225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3391.116977                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7920.923095                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.180533                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.180476                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.208791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.103489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.241727                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36570                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        75031                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  137861                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34258                       # number of Writeback hits
system.l2.Writeback_hits::total                 34258                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36570                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        75031                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137861                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36570                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26259                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        75031                       # number of overall hits
system.l2.overall_hits::total                  137861                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12989                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4707                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12436                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30179                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4726                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12436                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30198                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12989                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4726                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12436                       # number of overall misses
system.l2.overall_misses::total                 30198                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       975202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    801798851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1114888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    301075832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       648883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    772179655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1877793311                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1044381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1044381                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       975202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    801798851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1114888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    302120213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       648883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    772179655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1878837692                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       975202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    801798851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1114888                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    302120213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       648883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    772179655                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1878837692                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        87467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              168040                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34258                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34258                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        87467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               168059                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        87467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              168059                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.262092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179594                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262092                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179687                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262092                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179687                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 65013.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61729.066980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 53089.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63963.422987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58989.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62092.284899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62221.853309                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 54967.421053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54967.421053                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 65013.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61729.066980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 53089.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63927.256242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58989.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62092.284899                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62217.288960                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 65013.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61729.066980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 53089.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63927.256242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58989.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62092.284899                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62217.288960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8668                       # number of writebacks
system.l2.writebacks::total                      8668                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12989                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4707                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12436                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30179                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30198                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       890555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    726400644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       992004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    273860060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       584788                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    700624702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1703352753                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       934654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       934654                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       890555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    726400644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       992004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    274794714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       584788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    700624702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1704287407                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       890555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    726400644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       992004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    274794714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       584788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    700624702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1704287407                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.262092                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179594                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179687                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59370.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55924.293171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47238.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58181.444657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53162.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56338.428916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56441.656549                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 49192.315789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49192.315789                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 59370.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55924.293171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 47238.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58145.305544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 53162.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56338.428916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56437.095404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 59370.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55924.293171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 47238.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58145.305544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 53162.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56338.428916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56437.095404                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.989711                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559953                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.869004                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.989711                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868573                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527839                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527839                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527839                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527839                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1167101                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1167101                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1167101                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1167101                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1167101                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1167101                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64838.944444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64838.944444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64838.944444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64838.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64838.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64838.944444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1009169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1009169                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1009169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1009169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1009169                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1009169                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67277.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67277.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67277.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67277.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67277.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67277.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49559                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456098                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49815                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.427442                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.301997                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.698003                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673335                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673335                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006827                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006827                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006827                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006827                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155030                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155030                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155030                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155030                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155030                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155030                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6798222277                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6798222277                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6798222277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6798222277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6798222277                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6798222277                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007443                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43851.011269                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43851.011269                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43851.011269                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43851.011269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43851.011269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43851.011269                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10930                       # number of writebacks
system.cpu0.dcache.writebacks::total            10930                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       105471                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       105471                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       105471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       105471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       105471                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       105471                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49559                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49559                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49559                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1110233371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1110233371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1110233371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1110233371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1110233371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1110233371                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22402.255312                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22402.255312                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22402.255312                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22402.255312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22402.255312                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22402.255312                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.389407                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102759519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356323.758547                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.389407                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029470                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.744214                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14818232                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14818232                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14818232                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14818232                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14818232                       # number of overall hits
system.cpu1.icache.overall_hits::total       14818232                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1398509                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1398509                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1398509                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1398509                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1398509                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1398509                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14818257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14818257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14818257                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14818257                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14818257                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14818257                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55940.360000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55940.360000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55940.360000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55940.360000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55940.360000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55940.360000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           22                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           22                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1144375                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1144375                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1144375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1144375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1144375                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1144375                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52017.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52017.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52017.045455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52017.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52017.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52017.045455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30985                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175907106                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31241                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5630.649019                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.883942                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.116058                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9686106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9686106                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6603452                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6603452                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15957                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15957                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15922                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15922                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16289558                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16289558                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16289558                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16289558                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63315                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          136                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63451                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63451                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1805132823                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1805132823                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9097720                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9097720                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1814230543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1814230543                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1814230543                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1814230543                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9749421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9749421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6603588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6603588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15922                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15922                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16353009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16353009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16353009                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16353009                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006494                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003880                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003880                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003880                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003880                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28510.350201                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28510.350201                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        66895                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        66895                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28592.623331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28592.623331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28592.623331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28592.623331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7305                       # number of writebacks
system.cpu1.dcache.writebacks::total             7305                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        32349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32349                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32466                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32466                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32466                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32466                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30966                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30985                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30985                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30985                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    536677306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    536677306                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1138750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1138750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    537816056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    537816056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    537816056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    537816056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17331.179552                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17331.179552                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 59934.210526                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59934.210526                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17357.303728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17357.303728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17357.303728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17357.303728                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997103                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096537366                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990085.963702                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997103                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14367315                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14367315                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14367315                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14367315                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14367315                       # number of overall hits
system.cpu2.icache.overall_hits::total       14367315                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       804673                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       804673                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       804673                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       804673                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       804673                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       804673                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14367328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14367328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14367328                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14367328                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14367328                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14367328                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61897.923077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61897.923077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61897.923077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61897.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61897.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61897.923077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       660553                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       660553                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       660553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       660553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       660553                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       660553                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 60050.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60050.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 60050.272727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60050.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 60050.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60050.272727                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 87466                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203475352                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 87722                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2319.547571                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.395417                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.604583                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10730295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10730295                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7100344                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7100344                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15537                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15537                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14670                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14670                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17830639                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17830639                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17830639                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17830639                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       324682                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       324682                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           10                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       324692                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        324692                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       324692                       # number of overall misses
system.cpu2.dcache.overall_misses::total       324692                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9392201126                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9392201126                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       664472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       664472                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9392865598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9392865598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9392865598                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9392865598                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11054977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11054977                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7100354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7100354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18155331                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18155331                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18155331                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18155331                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029370                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017884                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017884                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017884                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017884                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28927.384721                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28927.384721                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66447.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66447.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28928.540272                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28928.540272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28928.540272                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28928.540272                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        16023                       # number of writebacks
system.cpu2.dcache.writebacks::total            16023                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       237215                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       237215                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       237225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       237225                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       237225                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       237225                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        87467                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        87467                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        87467                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        87467                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        87467                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        87467                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1474220834                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1474220834                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1474220834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1474220834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1474220834                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1474220834                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007912                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007912                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004818                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004818                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004818                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004818                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16854.594693                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16854.594693                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16854.594693                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16854.594693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16854.594693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16854.594693                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
