URL: ftp://ftp.cs.virginia.edu/pub/techreports/CS-95-51.ps.Z
Refering-URL: ftp://ftp.cs.virginia.edu/pub/techreports/README.html
Root-URL: http://www.aic.nrl.navy.mil/~aha/people.html
Title: A Systematic Approach to Optimizing and Verifying Synthesized High-Speed ASICs  
Author: Trevor C. Landon, Maximo H. Salinas, Robert H. Klenke, James H. Aylor, Sally A. McKee, Kenneth L. Wright 
Note: This work was supported in part by a grant from Intel Supercomputer Division and by NSF grants MIP-9114110 and MIP-9307626.  
Abstract: Computer Science Report No. CS-95-51 December 11, 1995 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> EPOCH User's Manual, </author> <title> Cascade Design Automation, </title> <address> EUM-3.1, </address> <year> 1993. </year>
Reference: [2] <editor> Cascade Delay Calculation Manual, </editor> <title> Document No. </title> <booktitle> 93-0071-Rev 2, Cascade Design Automation, </booktitle> <month> May 12, </month> <year> 1994. </year>
Reference: [3] <author> System-1076, </author> <title> QuickSim II User's Manual, </title> <institution> Mentor Graphics Corp, </institution> <year> 1993. </year> <title> [4] i860 Hardware Reference Manual, </title> <publisher> Intel Corporation, </publisher> <year> 1993. </year>
Reference: [5] <author> Quinnell, R., </author> <title> "High-speed DRAMs", </title> <type> EDN, </type> <month> May 23, </month> <year> 1991. </year>
Reference: [6] <author> McKee, S.A., Wulf, </author> <title> Wm.A., Landon, T.C., "Bounds on Memory Bandwidth in Streamed Computations", </title> <booktitle> Lecture Notes in Computer Science 966 (Proc. </booktitle> <address> Europar'95, Stockholm, Sweden, </address> <month> August, </month> <title> 1995), </title> <publisher> Springer-Verlag, </publisher> <year> 1995. </year>
Reference: [7] <editor> McGee, S.W., Klenke, R.H., Aylor, J.H., Schwab, A.J., </editor> <title> "Design of a Processor Bus Interface for the Stream Memory Controller", </title> <address> ASIC'94, Rochester, NY, </address> <month> September, </month> <year> 1994. </year>
Reference: [8] <author> TDS WaveMaker Users Guide, </author> <title> Test System Strategies, </title> <publisher> Inc., </publisher> <year> 1991. </year>
Reference: [9] <institution> Smartmodel Library Reference Manual, Logic Modelling Corp, </institution> <year> 1992. </year>
Reference: [10] <author> McKee, S.A., Klenke, R.H., Schwab, A.J., Wulf, Wm.A., Moyer, S.A., Hitchcock, C., Aylor, J.H., </author> <title> "Experimental Implementation of Dynamic Access Ordering", </title> <booktitle> Proc. </booktitle> <address> HICSS-27, Maui, HI, </address> <month> January </month> <year> 1994. </year>
Reference: [11] <author> McKee, S.A., Moyer, S.A., Wulf, Wm.A., Hitchcock, C., </author> <title> "Increasing Memory Bandwidth for Vector Computations", </title> <booktitle> Lecture Notes in Computer Science 782 (Proc. </booktitle> <address> PLSA, Zurich, Switzerland, March 1994), </address> <publisher> Springer Verlag, </publisher> <year> 1994. </year>
References-found: 10

