$date
	Wed Apr 10 01:17:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module show_wave $end
$var wire 1 ! MISO $end
$var wire 1 " clk_out $end
$var wire 1 # S_FULL_STATE $end
$var wire 1 $ S_EMPTY_STATE $end
$var wire 1 % R_FULL_STATE $end
$var wire 1 & R_EMPTY_STATE $end
$var wire 1 ' MOSI $end
$var wire 8 ( DATA_OUT [7:0] $end
$var reg 1 ) CLR $end
$var reg 8 * DATA_IN [7:0] $end
$var reg 1 + RE $end
$var reg 1 , READ $end
$var reg 1 - TE $end
$var reg 1 . WRITE $end
$scope module clk_gen_ins $end
$var wire 1 " clk $end
$var reg 8 / c [7:0] $end
$upscope $end
$scope module receiver_test $end
$var wire 1 " CLK $end
$var wire 1 ) CLR $end
$var wire 1 0 HIGH $end
$var wire 1 1 LOW $end
$var wire 1 ! MISO $end
$var wire 1 + RE $end
$var wire 1 , READ $end
$var wire 1 2 SHIFT_CLK $end
$var wire 8 3 P_DATA_OUT [7:0] $end
$var wire 1 % FULL_STATE $end
$var wire 1 & EMPTY_STATE $end
$var wire 8 4 DATA [7:0] $end
$var reg 4 5 COUNT_RECEIVED [3:0] $end
$scope module receiver_shift_register $end
$var wire 1 2 CLK $end
$var wire 1 ) CLR $end
$var wire 8 6 P_DATA_IN [7:0] $end
$var wire 1 0 SH_LD $end
$var wire 1 ! S_DATA_IN $end
$var wire 8 7 P_DATA_OUT [7:0] $end
$scope module shift_register_0 $end
$var wire 1 2 CLK $end
$var wire 1 ) CLR $end
$var wire 4 8 D_DATA [3:0] $end
$var wire 4 9 P_DATA_IN [3:0] $end
$var wire 1 0 SH_LD $end
$var wire 1 ! S_DATA_IN $end
$var wire 1 : notCLR $end
$var wire 1 ; notSH_LD $end
$var wire 4 < S_PRE [3:0] $end
$var wire 4 = S_CLR [3:0] $end
$var wire 4 > P_DATA_OUT [3:0] $end
$var wire 4 ? D_PRE [3:0] $end
$var wire 4 @ D_CLR [3:0] $end
$scope module dff0 $end
$var wire 1 2 CLK $end
$var wire 1 A CLR $end
$var wire 1 ! DATA $end
$var wire 1 B PRE $end
$var reg 1 C Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 2 CLK $end
$var wire 1 D CLR $end
$var wire 1 E DATA $end
$var wire 1 F PRE $end
$var reg 1 G Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 2 CLK $end
$var wire 1 H CLR $end
$var wire 1 I DATA $end
$var wire 1 J PRE $end
$var reg 1 K Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 2 CLK $end
$var wire 1 L CLR $end
$var wire 1 M DATA $end
$var wire 1 N PRE $end
$var reg 1 O Q $end
$upscope $end
$upscope $end
$scope module shift_register_1 $end
$var wire 1 2 CLK $end
$var wire 1 ) CLR $end
$var wire 4 P D_DATA [3:0] $end
$var wire 4 Q P_DATA_IN [3:0] $end
$var wire 1 0 SH_LD $end
$var wire 1 R S_DATA_IN $end
$var wire 1 S notCLR $end
$var wire 1 T notSH_LD $end
$var wire 4 U S_PRE [3:0] $end
$var wire 4 V S_CLR [3:0] $end
$var wire 4 W P_DATA_OUT [3:0] $end
$var wire 4 X D_PRE [3:0] $end
$var wire 4 Y D_CLR [3:0] $end
$scope module dff0 $end
$var wire 1 2 CLK $end
$var wire 1 Z CLR $end
$var wire 1 R DATA $end
$var wire 1 [ PRE $end
$var reg 1 \ Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 2 CLK $end
$var wire 1 ] CLR $end
$var wire 1 ^ DATA $end
$var wire 1 _ PRE $end
$var reg 1 ` Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 2 CLK $end
$var wire 1 a CLR $end
$var wire 1 b DATA $end
$var wire 1 c PRE $end
$var reg 1 d Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 2 CLK $end
$var wire 1 e CLR $end
$var wire 1 f DATA $end
$var wire 1 g PRE $end
$var reg 1 h Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module sender_test $end
$var wire 1 " CLK $end
$var wire 1 ) CLR $end
$var wire 8 i DATA [7:0] $end
$var wire 1 j HIGH $end
$var wire 1 k LOW $end
$var wire 1 l SHIFT_CLK $end
$var wire 1 - TE $end
$var wire 1 . WRITE $end
$var wire 8 m P_DATA_OUT [7:0] $end
$var wire 1 ' MOSI $end
$var wire 1 # FULL_STATE $end
$var wire 1 $ EMPTY_STATE $end
$var reg 4 n COUNT_SENT [3:0] $end
$scope module sender_shift_register $end
$var wire 1 l CLK $end
$var wire 1 ) CLR $end
$var wire 8 o P_DATA_IN [7:0] $end
$var wire 1 p SH_LD $end
$var wire 1 k S_DATA_IN $end
$var wire 8 q P_DATA_OUT [7:0] $end
$scope module shift_register_0 $end
$var wire 1 l CLK $end
$var wire 1 ) CLR $end
$var wire 4 r D_DATA [3:0] $end
$var wire 4 s P_DATA_IN [3:0] $end
$var wire 1 p SH_LD $end
$var wire 1 k S_DATA_IN $end
$var wire 1 t notCLR $end
$var wire 1 u notSH_LD $end
$var wire 4 v S_PRE [3:0] $end
$var wire 4 w S_CLR [3:0] $end
$var wire 4 x P_DATA_OUT [3:0] $end
$var wire 4 y D_PRE [3:0] $end
$var wire 4 z D_CLR [3:0] $end
$scope module dff0 $end
$var wire 1 l CLK $end
$var wire 1 { CLR $end
$var wire 1 k DATA $end
$var wire 1 | PRE $end
$var reg 1 } Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 l CLK $end
$var wire 1 ~ CLR $end
$var wire 1 !" DATA $end
$var wire 1 "" PRE $end
$var reg 1 #" Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 l CLK $end
$var wire 1 $" CLR $end
$var wire 1 %" DATA $end
$var wire 1 &" PRE $end
$var reg 1 '" Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 l CLK $end
$var wire 1 (" CLR $end
$var wire 1 )" DATA $end
$var wire 1 *" PRE $end
$var reg 1 +" Q $end
$upscope $end
$upscope $end
$scope module shift_register_1 $end
$var wire 1 l CLK $end
$var wire 1 ) CLR $end
$var wire 4 ," D_DATA [3:0] $end
$var wire 4 -" P_DATA_IN [3:0] $end
$var wire 1 p SH_LD $end
$var wire 1 ." S_DATA_IN $end
$var wire 1 /" notCLR $end
$var wire 1 0" notSH_LD $end
$var wire 4 1" S_PRE [3:0] $end
$var wire 4 2" S_CLR [3:0] $end
$var wire 4 3" P_DATA_OUT [3:0] $end
$var wire 4 4" D_PRE [3:0] $end
$var wire 4 5" D_CLR [3:0] $end
$scope module dff0 $end
$var wire 1 l CLK $end
$var wire 1 6" CLR $end
$var wire 1 ." DATA $end
$var wire 1 7" PRE $end
$var reg 1 8" Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 l CLK $end
$var wire 1 9" CLR $end
$var wire 1 :" DATA $end
$var wire 1 ;" PRE $end
$var reg 1 <" Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 l CLK $end
$var wire 1 =" CLR $end
$var wire 1 >" DATA $end
$var wire 1 ?" PRE $end
$var reg 1 @" Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 l CLK $end
$var wire 1 A" CLR $end
$var wire 1 B" DATA $end
$var wire 1 C" PRE $end
$var reg 1 D" Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
00"
1/"
0."
b11 -"
b11 ,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
b0 z
b0 y
b0 x
b0 w
b0 v
0u
1t
b100 s
b100 r
b0 q
1p
b1000011 o
b1000 n
b0 m
0l
0k
1j
b1000011 i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
1S
0R
bz Q
bz P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
0;
1:
bz 9
bz 8
b0 7
bz 6
b0 5
bz 4
b0 3
02
01
10
b0 /
0.
0-
0,
0+
b1000011 *
0)
bz (
0'
1&
0%
1$
0#
0"
0!
$end
#10
1"
b1 /
#15
0"
b10 /
#20
1A
1D
1H
1L
1Z
1]
1a
1e
1{
1~
1$"
1("
16"
19"
1="
1A"
1"
0:
b1111 @
0S
b1111 Y
0t
b1111 z
0/"
b1111 5"
b11 /
1)
#25
0"
b100 /
#30
1%"
1B"
b100 x
1#"
1@"
b1000011 m
b1000011 q
b11 3"
1D"
1""
1?"
1C"
b10 y
b1100 4"
b10 v
b1100 1"
1u
b1101 w
10"
b11 2"
0$
1#
0A
0D
0H
0L
0Z
0]
0a
0e
1{
0~
1$"
1("
16"
19"
0="
0A"
1"
0p
b0 n
1:
b0 @
1S
b0 Y
1t
b1101 z
1/"
b11 5"
b101 /
1.
0)
#35
0"
b110 /
#40
0""
0?"
0C"
b0 y
0{
0$"
0("
b0 4"
06"
09"
b0 z
b0 5"
b0 v
b0 1"
0u
b0 w
00"
b0 2"
1"
1p
b111 /
0.
#45
0"
b1000 /
#50
1"
b1001 /
#55
0"
b1010 /
#60
1."
1:"
1>"
b101 x
1+"
18"
b1011111 m
b1011111 q
b1111 3"
1<"
1""
1?"
1C"
1*"
17"
1;"
1{
1$"
b1010 y
b1111 4"
b101 z
b1010 v
b1111 1"
1u
b101 w
10"
1"
0p
b101 r
b101 s
b1111 ,"
b1111 -"
b1011 /
1.
b1011111 *
b1011111 i
b1011111 o
#65
0"
b1100 /
#70
0""
0*"
07"
0;"
0?"
0C"
b0 y
0{
0$"
b0 4"
b0 z
b0 v
b0 1"
0u
b0 w
00"
1"
1p
b1101 /
0.
#75
0"
b1110 /
#80
1"
b1111 /
#85
0"
b10000 /
#90
1E
b10000000 3
b10000000 7
b1000 >
1C
0%"
1)"
0."
12
0#"
1'"
b101111 m
b101111 q
b10 x
0+"
1l
0&
0#
b1 5
b1 n
1!
1'
1"
b10001 /
1+
1-
#95
02
0l
0"
b10010 /
#100
1I
b11000000 3
b11000000 7
b1100 >
1G
0:"
1."
0)"
12
b111 3"
08"
1+"
b10111 m
b10111 q
b1 x
0'"
1l
b10 n
b10 5
1"
b10011 /
#105
02
0l
0"
b10100 /
#110
1M
b11100000 3
b11100000 7
b1110 >
1K
0."
1:"
0>"
12
b0 x
0+"
18"
b1011 m
b1011 q
b1011 3"
0<"
1l
b11 5
b11 n
1"
b10101 /
#115
02
0l
0"
b10110 /
#120
1R
b11110000 3
b11110000 7
b1111 >
1O
0B"
1>"
0:"
12
0@"
1<"
b101 m
b101 q
b101 3"
08"
1l
b100 n
b100 5
1"
b10111 /
#125
02
0l
0"
b11000 /
#130
1^
0!
0'
b11111000 3
b11111000 7
b1000 W
1\
0>"
1B"
12
0<"
1@"
b10 m
b10 q
b10 3"
0D"
1l
b101 5
b101 n
1"
b11001 /
#135
02
0l
0"
b11010 /
#140
1b
0E
1!
1'
b1100 W
1`
b1111100 3
b1111100 7
b111 >
0C
0B"
12
1D"
b1 m
b1 q
b1 3"
0@"
1l
b110 n
b110 5
1"
b11011 /
#145
02
0l
0"
b11100 /
#150
1E
0I
1f
0!
0'
1C
b1011 >
0G
b10111110 3
b10111110 7
b1110 W
1d
12
b0 m
b0 q
b0 3"
0D"
1l
b111 5
b111 n
1"
b11101 /
#155
02
0l
0"
b11110 /
#160
0M
1I
0E
b1111 W
1h
0K
1G
b1011111 3
b1011111 7
b101 >
0C
02
0l
1$
1%
b1000 n
b1000 5
1"
b11111 /
#165
0"
b100000 /
#170
1"
b100001 /
#175
0"
b100010 /
#180
1"
b100011 /
#185
0"
b100100 /
#190
1"
b100101 /
#195
0"
b100110 /
#200
1"
b100111 /
0+
0-
#205
0"
b101000 /
#210
1"
b101001 /
#215
0"
b101010 /
#220
1"
b101011 /
#225
0"
b101100 /
#230
1&
0%
1"
b0 5
b1011111 (
b1011111 4
b101101 /
1,
#235
0"
b101110 /
#240
1"
b101111 /
#245
0"
b110000 /
#250
0I
0R
0^
0b
0f
0G
b0 >
0O
0\
0`
0d
b0 3
b0 7
b0 W
0h
1A
1D
1H
1L
1Z
1]
1a
1e
1{
1~
1$"
1("
16"
19"
1="
1A"
1"
0:
b1111 @
0S
b1111 Y
0t
b1111 z
0/"
b1111 5"
bz (
bz 4
b110001 /
1)
0,
#255
0"
b110010 /
#260
1%"
1."
1:"
1>"
1B"
1#"
b101 x
1+"
18"
1<"
1@"
b1011111 m
b1011111 q
b1111 3"
1D"
1""
1*"
17"
1;"
1?"
1C"
b1010 y
b1111 4"
b1010 v
b1111 1"
1u
b101 w
10"
0$
1#
0A
0D
0H
0L
0Z
0]
0a
0e
1{
0~
1$"
0("
06"
09"
0="
0A"
1"
0p
b0 n
1:
b0 @
1S
b0 Y
1t
b101 z
1/"
b0 5"
b110011 /
1.
0)
#265
0""
0*"
07"
0;"
0?"
0C"
b0 y
0{
0$"
b0 4"
b0 z
b0 v
b0 1"
0l
1!
1'
0u
b0 w
00"
0"
1p
b110100 /
1-
0.
#270
0."
1)"
0%"
0+"
1'"
b101111 m
b101111 q
b10 x
0#"
1l
0#
b1 n
1"
b110101 /
#275
0l
0"
b110110 /
#280
0)"
1."
0:"
0'"
b1 x
1+"
b10111 m
b10111 q
b111 3"
08"
1l
b10 n
1"
b110111 /
#285
0l
0"
b111000 /
#290
0>"
1:"
0."
0<"
b1011 3"
18"
b1011 m
b1011 q
b0 x
0+"
1l
b11 n
1"
b111001 /
#295
0l
0"
b111010 /
#300
0:"
1>"
0B"
08"
1<"
b101 m
b101 q
b101 3"
0@"
1l
b100 n
1"
b111011 /
#305
0l
0"
b111100 /
#310
0!
0'
1B"
0>"
0D"
1@"
b10 m
b10 q
b10 3"
0<"
1l
b101 n
1"
b111101 /
#315
0l
0"
b111110 /
#320
1!
1'
0B"
0@"
b1 m
b1 q
b1 3"
1D"
1l
b110 n
1"
b111111 /
#325
0l
0"
b1000000 /
#330
0!
0'
b0 m
b0 q
b0 3"
0D"
1l
b111 n
1"
b1000001 /
#335
0l
0"
b1000010 /
#340
0l
1$
b1000 n
1"
b1000011 /
#345
0"
b1000100 /
#350
1"
b1000101 /
#355
0"
b1000110 /
#360
1"
b1000111 /
#365
0"
b1001000 /
#370
1"
b1001001 /
#375
0"
b0 (
b0 4
b1001010 /
1,
0-
#380
1"
b1001011 /
#385
0"
b1001100 /
#390
1"
b1001101 /
#395
0"
bz (
bz 4
b1001110 /
0,
#400
1"
b1001111 /
#405
0"
b1010000 /
#410
1"
b1010001 /
#415
0"
b1010010 /
#420
1"
b1010011 /
#425
0"
b1010100 /
#430
1"
b1010101 /
#435
0"
b1010110 /
#440
1"
b1010111 /
#445
0"
b1011000 /
#450
1"
b1011001 /
#455
0"
b1011010 /
#460
1"
b1011011 /
#465
0"
b1011100 /
#470
1"
b1011101 /
#475
0"
b1011110 /
#480
1"
b1011111 /
#485
0"
b1100000 /
#490
1"
b1100001 /
#495
0"
b1100010 /
#500
1"
b1100011 /
#505
0"
b1100100 /
#510
1"
b1100101 /
#515
0"
b1100110 /
#520
1"
b1100111 /
#525
0"
b1101000 /
#530
1"
b1101001 /
#535
0"
b1101010 /
#540
1"
b1101011 /
#545
0"
b1101100 /
#550
1"
b1101101 /
#555
0"
b1101110 /
#560
1"
b1101111 /
#565
0"
b1110000 /
#570
1"
b1110001 /
#575
0"
b1110010 /
#580
1"
b1110011 /
#585
0"
b1110100 /
#590
1"
b1110101 /
#595
0"
b1110110 /
#600
1"
b1110111 /
#605
0"
b1111000 /
#610
1"
b1111001 /
#615
0"
b1111010 /
#620
1"
b1111011 /
#625
0"
b1111100 /
#630
1"
b1111101 /
#635
0"
b1111110 /
#640
1"
b1111111 /
#645
0"
b10000000 /
#650
1"
b10000001 /
#655
0"
b10000010 /
#660
1"
b10000011 /
#665
0"
b10000100 /
#670
1"
b10000101 /
#675
0"
b10000110 /
#680
1"
b10000111 /
#685
0"
b10001000 /
#690
1"
b10001001 /
#695
0"
b10001010 /
#700
1"
b10001011 /
#705
0"
b10001100 /
#710
1"
b10001101 /
#715
0"
b10001110 /
#720
1"
b10001111 /
#725
0"
b10010000 /
#730
1"
b10010001 /
#735
0"
b10010010 /
#740
1"
b10010011 /
#745
0"
b10010100 /
#750
1"
b10010101 /
#755
0"
b10010110 /
#760
1"
b10010111 /
#765
0"
b10011000 /
#770
1"
b10011001 /
#775
0"
b10011010 /
#780
1"
b10011011 /
#785
0"
b10011100 /
#790
1"
b10011101 /
#795
0"
b10011110 /
#800
1"
b10011111 /
#805
0"
b10100000 /
#810
1"
b10100001 /
#815
0"
b10100010 /
#820
1"
b10100011 /
#825
0"
b10100100 /
#830
1"
b10100101 /
#835
0"
b10100110 /
#840
1"
b10100111 /
#845
0"
b10101000 /
#850
1"
b10101001 /
#855
0"
b10101010 /
#860
1"
b10101011 /
#865
0"
b10101100 /
#870
1"
b10101101 /
#875
0"
b10101110 /
#880
1"
b10101111 /
#885
0"
b10110000 /
#890
1"
b10110001 /
#895
0"
b10110010 /
#900
1"
b10110011 /
#905
0"
b10110100 /
#910
1"
b10110101 /
#915
0"
b10110110 /
#920
1"
b10110111 /
#925
0"
b10111000 /
#930
1"
b10111001 /
#935
0"
b10111010 /
#940
1"
b10111011 /
#945
0"
b10111100 /
#950
1"
b10111101 /
#955
0"
b10111110 /
#960
1"
b10111111 /
#965
0"
b11000000 /
#970
1"
b11000001 /
#975
0"
b11000010 /
#980
1"
b11000011 /
#985
0"
b11000100 /
#990
1"
b11000101 /
#995
0"
b11000110 /
#1000
1"
b11000111 /
#1005
0"
b11001000 /
#1010
1"
b11001001 /
#1015
0"
b11001010 /
#1020
1"
b11001011 /
#1025
0"
b11001100 /
#1030
1"
b11001101 /
#1035
0"
b11001110 /
#1040
1"
b11001111 /
#1045
0"
b11010000 /
#1050
1"
b11010001 /
#1055
0"
b11010010 /
#1060
1"
b11010011 /
#1065
0"
b11010100 /
#1070
1"
b11010101 /
#1075
0"
b11010110 /
#1080
1"
b11010111 /
#1085
0"
b11011000 /
#1090
1"
b11011001 /
#1095
0"
b11011010 /
#1100
1"
b11011011 /
#1105
0"
b11011100 /
#1110
1"
b11011101 /
#1115
0"
b11011110 /
#1120
1"
b11011111 /
#1125
0"
b11100000 /
#1130
1"
b11100001 /
#1135
0"
b11100010 /
#1140
1"
b11100011 /
#1145
0"
b11100100 /
#1150
1"
b11100101 /
#1155
0"
b11100110 /
#1160
1"
b11100111 /
#1165
0"
b11101000 /
#1170
1"
b11101001 /
#1175
0"
b11101010 /
#1180
1"
b11101011 /
#1185
0"
b11101100 /
#1190
1"
b11101101 /
#1195
0"
b11101110 /
#1200
1"
b11101111 /
#1205
0"
b11110000 /
#1210
1"
b11110001 /
#1215
0"
b11110010 /
#1220
1"
b11110011 /
#1225
0"
b11110100 /
#1230
1"
b11110101 /
#1235
0"
b11110110 /
#1240
1"
b11110111 /
#1245
0"
b11111000 /
#1250
1"
b11111001 /
#1255
0"
b11111010 /
#1260
1"
b11111011 /
#1265
0"
b11111100 /
#1270
1"
b11111101 /
#1275
0"
b11111110 /
#1280
1"
b11111111 /
