Classic Timing Analyzer report for Ozy_Janus
Mon Oct 29 21:01:54 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'PCLK_12MHZ'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'PCLK_12MHZ'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                         ; To                                                                                                                            ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 11.433 ns                        ; GPIO[22]                                                                                                                     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                       ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 21.779 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                           ; DEBUG_LED2                                                                                                                    ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 9.277 ns                         ; CLK_12MHZ                                                                                                                    ; CLK_MCLK                                                                                                                      ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.987 ns                         ; DOUT                                                                                                                         ; q[0]                                                                                                                          ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 2.208 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 60.91 MHz ( period = 16.418 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                           ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 10.652 ns ; 48.00 MHz ( period = 20.833 ns ) ; 98.22 MHz ( period = 10.181 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                                                                      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                       ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.499 ns ; 48.00 MHz ( period = 20.833 ns ) ; 230.73 MHz ( period = 4.334 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                        ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                        ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 33.257 ns ; 12.50 MHz ( period = 80.000 ns ) ; 74.15 MHz ( period = 13.486 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                           ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.808 ns ; 12.29 MHz ( period = 81.380 ns ) ; 72.65 MHz ( period = 13.764 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                           ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -5.081 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; frequency[29]                                                                                                                ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                         ; IFCLK      ; IFCLK      ; 1141         ;
; Clock Hold: 'CLK_12MHZ'      ; -2.728 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2] ; CLK_12MHZ  ; CLK_12MHZ  ; 306          ;
; Clock Hold: 'PCLK_12MHZ'     ; -2.589 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2] ; PCLK_12MHZ ; PCLK_12MHZ ; 267          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                            ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.905 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                         ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                              ;                                                                                                                               ;            ;            ; 1714         ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.208 ns                                ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.735 ns                ;
; 2.319 ns                                ; 61.74 MHz ( period = 16.196 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.624 ns                ;
; 2.363 ns                                ; 62.08 MHz ( period = 16.108 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.580 ns                ;
; 2.414 ns                                ; 62.48 MHz ( period = 16.004 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.991 ns                  ; 4.577 ns                ;
; 2.459 ns                                ; 62.84 MHz ( period = 15.914 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.990 ns                  ; 4.531 ns                ;
; 2.464 ns                                ; 62.87 MHz ( period = 15.906 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.479 ns                ;
; 2.474 ns                                ; 62.95 MHz ( period = 15.886 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.469 ns                ;
; 2.499 ns                                ; 63.16 MHz ( period = 15.834 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.999 ns                  ; 4.500 ns                ;
; 2.619 ns                                ; 64.12 MHz ( period = 15.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.324 ns                ;
; 2.620 ns                                ; 64.13 MHz ( period = 15.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.323 ns                ;
; 2.682 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.261 ns                ;
; 2.682 ns                                ; 64.64 MHz ( period = 15.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.954 ns                  ; 7.272 ns                ;
; 2.716 ns                                ; 64.93 MHz ( period = 15.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.227 ns                ;
; 2.775 ns                                ; 65.43 MHz ( period = 15.284 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.168 ns                ;
; 2.784 ns                                ; 65.51 MHz ( period = 15.264 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.015 ns                  ; 4.231 ns                ;
; 2.793 ns                                ; 65.58 MHz ( period = 15.248 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.150 ns                ;
; 2.794 ns                                ; 65.60 MHz ( period = 15.244 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.999 ns                  ; 4.205 ns                ;
; 2.827 ns                                ; 65.88 MHz ( period = 15.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.116 ns                ;
; 2.837 ns                                ; 65.96 MHz ( period = 15.160 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.954 ns                  ; 7.117 ns                ;
; 2.899 ns                                ; 66.51 MHz ( period = 15.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.044 ns                ;
; 2.901 ns                                ; 66.53 MHz ( period = 15.030 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.008 ns                  ; 4.107 ns                ;
; 2.902 ns                                ; 66.53 MHz ( period = 15.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.041 ns                ;
; 2.938 ns                                ; 66.85 MHz ( period = 14.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 7.005 ns                ;
; 2.972 ns                                ; 67.16 MHz ( period = 14.890 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.971 ns                ;
; 3.006 ns                                ; 67.47 MHz ( period = 14.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00001                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.001 ns                  ; 3.995 ns                ;
; 3.010 ns                                ; 67.50 MHz ( period = 14.814 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.933 ns                ;
; 3.011 ns                                ; 67.51 MHz ( period = 14.812 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.932 ns                ;
; 3.013 ns                                ; 67.53 MHz ( period = 14.808 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.930 ns                ;
; 3.022 ns                                ; 67.61 MHz ( period = 14.790 ns )                    ; AK_reset~reg0                                                                                                                  ; AD_state[0]_OTERM119                                                                                                                                     ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.945 ns                  ; 5.923 ns                ;
; 3.094 ns                                ; 68.28 MHz ( period = 14.646 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.849 ns                ;
; 3.122 ns                                ; 68.54 MHz ( period = 14.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.821 ns                ;
; 3.128 ns                                ; 68.60 MHz ( period = 14.578 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.815 ns                ;
; 3.141 ns                                ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.802 ns                ;
; 3.152 ns                                ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Left_Data[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.953 ns                  ; 3.801 ns                ;
; 3.155 ns                                ; 68.85 MHz ( period = 14.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.788 ns                ;
; 3.156 ns                                ; 68.86 MHz ( period = 14.522 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.954 ns                  ; 6.798 ns                ;
; 3.158 ns                                ; 68.88 MHz ( period = 14.518 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.943 ns                  ; 6.785 ns                ;
; 3.169 ns                                ; 68.99 MHz ( period = 14.494 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.980 ns                  ; 3.811 ns                ;
; 3.170 ns                                ; 68.99 MHz ( period = 14.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|spi_state.001                                                                                                                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.954 ns                  ; 6.784 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.361 ns                  ; 2.188 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.361 ns                  ; 2.188 ns                ;
; 3.173 ns                                ; 69.03 MHz ( period = 14.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.381 ns                  ; 2.208 ns                ;
; 3.180 ns                                ; 69.10 MHz ( period = 14.472 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.999 ns                  ; 3.819 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.043 ns                  ; 3.859 ns                ;
; 3.190 ns                                ; 69.19 MHz ( period = 14.454 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 9.954 ns                  ; 6.764 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.192 ns                                ; 69.21 MHz ( period = 14.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.038 ns                  ; 3.846 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.380 ns                  ; 2.187 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.380 ns                  ; 2.187 ns                ;
; 3.193 ns                                ; 69.22 MHz ( period = 14.446 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.400 ns                  ; 2.207 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.419 ns                  ; 2.212 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.419 ns                  ; 2.212 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.439 ns                  ; 2.232 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.220 ns                                ; 69.48 MHz ( period = 14.392 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.000 ns                  ; 3.780 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.418 ns                  ; 2.197 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.418 ns                  ; 2.197 ns                ;
; 3.221 ns                                ; 69.49 MHz ( period = 14.390 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.438 ns                  ; 2.217 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.019 ns                  ; 3.793 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.028 ns                  ; 3.802 ns                ;
; 3.227 ns                                ; 69.55 MHz ( period = 14.378 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.998 ns                  ; 3.771 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.228 ns                                ; 69.56 MHz ( period = 14.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.035 ns                  ; 3.807 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.414 ns                  ; 2.185 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.414 ns                  ; 2.185 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.434 ns                  ; 2.205 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.388 ns                  ; 2.154 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.388 ns                  ; 2.154 ns                ;
; 3.234 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.408 ns                  ; 2.174 ns                ;
; 3.235 ns                                ; 69.62 MHz ( period = 14.364 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00000                                                                                                                                          ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.001 ns                  ; 3.766 ns                ;
; 3.241 ns                                ; 69.69 MHz ( period = 14.350 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.410 ns                  ; 2.169 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 33.257 ns                               ; 74.15 MHz ( period = 13.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.735 ns                ;
; 33.368 ns                               ; 75.39 MHz ( period = 13.264 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.624 ns                ;
; 33.412 ns                               ; 75.90 MHz ( period = 13.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.580 ns                ;
; 33.464 ns                               ; 76.50 MHz ( period = 13.072 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.041 ns                 ; 4.577 ns                ;
; 33.509 ns                               ; 77.03 MHz ( period = 12.982 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.040 ns                 ; 4.531 ns                ;
; 33.513 ns                               ; 77.08 MHz ( period = 12.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.479 ns                ;
; 33.523 ns                               ; 77.20 MHz ( period = 12.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.469 ns                ;
; 33.549 ns                               ; 77.51 MHz ( period = 12.902 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.049 ns                 ; 4.500 ns                ;
; 33.668 ns                               ; 78.96 MHz ( period = 12.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.324 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.323 ns                ;
; 33.731 ns                               ; 79.76 MHz ( period = 12.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.261 ns                ;
; 33.731 ns                               ; 79.76 MHz ( period = 12.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.003 ns                 ; 7.272 ns                ;
; 33.765 ns                               ; 80.19 MHz ( period = 12.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.227 ns                ;
; 33.824 ns                               ; 80.96 MHz ( period = 12.352 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.168 ns                ;
; 33.834 ns                               ; 81.09 MHz ( period = 12.332 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.065 ns                 ; 4.231 ns                ;
; 33.842 ns                               ; 81.20 MHz ( period = 12.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.150 ns                ;
; 33.844 ns                               ; 81.22 MHz ( period = 12.312 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.049 ns                 ; 4.205 ns                ;
; 33.876 ns                               ; 81.65 MHz ( period = 12.248 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.116 ns                ;
; 33.886 ns                               ; 81.78 MHz ( period = 12.228 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.003 ns                 ; 7.117 ns                ;
; 33.948 ns                               ; 82.62 MHz ( period = 12.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.044 ns                ;
; 33.951 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.041 ns                ;
; 33.951 ns                               ; 82.66 MHz ( period = 12.098 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.058 ns                 ; 4.107 ns                ;
; 33.987 ns                               ; 83.15 MHz ( period = 12.026 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 7.005 ns                ;
; 34.021 ns                               ; 83.63 MHz ( period = 11.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.971 ns                ;
; 34.055 ns                               ; 84.10 MHz ( period = 11.890 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00001                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.995 ns                ;
; 34.059 ns                               ; 84.16 MHz ( period = 11.882 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.933 ns                ;
; 34.060 ns                               ; 84.18 MHz ( period = 11.880 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.932 ns                ;
; 34.062 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.930 ns                ;
; 34.071 ns                               ; 84.33 MHz ( period = 11.858 ns )                    ; AK_reset~reg0                                                                                                                  ; AD_state[0]_OTERM119                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.994 ns                 ; 5.923 ns                ;
; 34.143 ns                               ; 85.37 MHz ( period = 11.714 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.849 ns                ;
; 34.171 ns                               ; 85.78 MHz ( period = 11.658 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.821 ns                ;
; 34.177 ns                               ; 85.87 MHz ( period = 11.646 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.815 ns                ;
; 34.190 ns                               ; 86.06 MHz ( period = 11.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.802 ns                ;
; 34.201 ns                               ; 86.22 MHz ( period = 11.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Left_Data[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.002 ns                 ; 3.801 ns                ;
; 34.204 ns                               ; 86.27 MHz ( period = 11.592 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.788 ns                ;
; 34.205 ns                               ; 86.28 MHz ( period = 11.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.003 ns                 ; 6.798 ns                ;
; 34.207 ns                               ; 86.31 MHz ( period = 11.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.992 ns                 ; 6.785 ns                ;
; 34.219 ns                               ; 86.49 MHz ( period = 11.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|spi_state.001                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.003 ns                 ; 6.784 ns                ;
; 34.219 ns                               ; 86.49 MHz ( period = 11.562 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.030 ns                 ; 3.811 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.411 ns                 ; 2.188 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.411 ns                 ; 2.188 ns                ;
; 34.223 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.431 ns                 ; 2.208 ns                ;
; 34.230 ns                               ; 86.66 MHz ( period = 11.540 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.049 ns                 ; 3.819 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.234 ns                               ; 86.72 MHz ( period = 11.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.093 ns                 ; 3.859 ns                ;
; 34.239 ns                               ; 86.79 MHz ( period = 11.522 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 41.003 ns                 ; 6.764 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.242 ns                               ; 86.84 MHz ( period = 11.516 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.088 ns                 ; 3.846 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.430 ns                 ; 2.187 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.430 ns                 ; 2.187 ns                ;
; 34.243 ns                               ; 86.85 MHz ( period = 11.514 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.450 ns                 ; 2.207 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.469 ns                 ; 2.212 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.469 ns                 ; 2.212 ns                ;
; 34.257 ns                               ; 87.06 MHz ( period = 11.486 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.489 ns                 ; 2.232 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.270 ns                               ; 87.26 MHz ( period = 11.460 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.780 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.468 ns                 ; 2.197 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.468 ns                 ; 2.197 ns                ;
; 34.271 ns                               ; 87.28 MHz ( period = 11.458 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.488 ns                 ; 2.217 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.069 ns                 ; 3.793 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.276 ns                               ; 87.35 MHz ( period = 11.448 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.078 ns                 ; 3.802 ns                ;
; 34.277 ns                               ; 87.37 MHz ( period = 11.446 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.048 ns                 ; 3.771 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.278 ns                               ; 87.38 MHz ( period = 11.444 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.085 ns                 ; 3.807 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.464 ns                 ; 2.185 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.464 ns                 ; 2.185 ns                ;
; 34.279 ns                               ; 87.40 MHz ( period = 11.442 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.484 ns                 ; 2.205 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.050 ns                 ; 3.766 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.438 ns                 ; 2.154 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.438 ns                 ; 2.154 ns                ;
; 34.284 ns                               ; 87.47 MHz ( period = 11.432 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.458 ns                 ; 2.174 ns                ;
; 34.291 ns                               ; 87.58 MHz ( period = 11.418 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.460 ns                 ; 2.169 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.808 ns                               ; 72.65 MHz ( period = 13.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.735 ns                ;
; 33.919 ns                               ; 73.84 MHz ( period = 13.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.624 ns                ;
; 33.963 ns                               ; 74.33 MHz ( period = 13.454 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.580 ns                ;
; 34.015 ns                               ; 74.91 MHz ( period = 13.350 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.592 ns                 ; 4.577 ns                ;
; 34.060 ns                               ; 75.41 MHz ( period = 13.260 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.591 ns                 ; 4.531 ns                ;
; 34.064 ns                               ; 75.46 MHz ( period = 13.252 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.479 ns                ;
; 34.074 ns                               ; 75.57 MHz ( period = 13.232 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.469 ns                ;
; 34.100 ns                               ; 75.87 MHz ( period = 13.180 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.600 ns                 ; 4.500 ns                ;
; 34.219 ns                               ; 77.27 MHz ( period = 12.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.324 ns                ;
; 34.220 ns                               ; 77.28 MHz ( period = 12.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.323 ns                ;
; 34.282 ns                               ; 78.03 MHz ( period = 12.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.261 ns                ;
; 34.282 ns                               ; 78.03 MHz ( period = 12.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.554 ns                 ; 7.272 ns                ;
; 34.316 ns                               ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.227 ns                ;
; 34.375 ns                               ; 79.18 MHz ( period = 12.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.168 ns                ;
; 34.385 ns                               ; 79.30 MHz ( period = 12.610 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.616 ns                 ; 4.231 ns                ;
; 34.393 ns                               ; 79.40 MHz ( period = 12.594 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.150 ns                ;
; 34.395 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.600 ns                 ; 4.205 ns                ;
; 34.427 ns                               ; 79.83 MHz ( period = 12.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.116 ns                ;
; 34.437 ns                               ; 79.96 MHz ( period = 12.506 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.554 ns                 ; 7.117 ns                ;
; 34.499 ns                               ; 80.76 MHz ( period = 12.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.044 ns                ;
; 34.502 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.041 ns                ;
; 34.502 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.609 ns                 ; 4.107 ns                ;
; 34.538 ns                               ; 81.27 MHz ( period = 12.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 7.005 ns                ;
; 34.572 ns                               ; 81.73 MHz ( period = 12.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.971 ns                ;
; 34.606 ns                               ; 82.18 MHz ( period = 12.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00001                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.995 ns                ;
; 34.610 ns                               ; 82.24 MHz ( period = 12.160 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.933 ns                ;
; 34.611 ns                               ; 82.25 MHz ( period = 12.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.932 ns                ;
; 34.613 ns                               ; 82.28 MHz ( period = 12.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.930 ns                ;
; 34.622 ns                               ; 82.40 MHz ( period = 12.136 ns )                    ; AK_reset~reg0                                                                                                                  ; AD_state[0]_OTERM119                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.545 ns                 ; 5.923 ns                ;
; 34.694 ns                               ; 83.39 MHz ( period = 11.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.849 ns                ;
; 34.722 ns                               ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.821 ns                ;
; 34.728 ns                               ; 83.86 MHz ( period = 11.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.815 ns                ;
; 34.741 ns                               ; 84.05 MHz ( period = 11.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.802 ns                ;
; 34.752 ns                               ; 84.20 MHz ( period = 11.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Left_Data[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.553 ns                 ; 3.801 ns                ;
; 34.755 ns                               ; 84.25 MHz ( period = 11.870 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.788 ns                ;
; 34.756 ns                               ; 84.26 MHz ( period = 11.868 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.554 ns                 ; 6.798 ns                ;
; 34.758 ns                               ; 84.29 MHz ( period = 11.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.543 ns                 ; 6.785 ns                ;
; 34.770 ns                               ; 84.46 MHz ( period = 11.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; SPI:Alex_SPI_Tx|spi_state.001                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.554 ns                 ; 6.784 ns                ;
; 34.770 ns                               ; 84.46 MHz ( period = 11.840 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.581 ns                 ; 3.811 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.962 ns                 ; 2.188 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.962 ns                 ; 2.188 ns                ;
; 34.774 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.982 ns                 ; 2.208 ns                ;
; 34.781 ns                               ; 84.62 MHz ( period = 11.818 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.600 ns                 ; 3.819 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.785 ns                               ; 84.67 MHz ( period = 11.810 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.644 ns                 ; 3.859 ns                ;
; 34.790 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.554 ns                 ; 6.764 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.793 ns                               ; 84.79 MHz ( period = 11.794 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.639 ns                 ; 3.846 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.981 ns                 ; 2.187 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.981 ns                 ; 2.187 ns                ;
; 34.794 ns                               ; 84.80 MHz ( period = 11.792 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.001 ns                 ; 2.207 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.020 ns                 ; 2.212 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.020 ns                 ; 2.212 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.040 ns                 ; 2.232 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.821 ns                               ; 85.19 MHz ( period = 11.738 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.780 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.019 ns                 ; 2.197 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.019 ns                 ; 2.197 ns                ;
; 34.822 ns                               ; 85.21 MHz ( period = 11.736 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.039 ns                 ; 2.217 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.620 ns                 ; 3.793 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.827 ns                               ; 85.28 MHz ( period = 11.726 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.629 ns                 ; 3.802 ns                ;
; 34.828 ns                               ; 85.30 MHz ( period = 11.724 ns )                    ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.599 ns                 ; 3.771 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.636 ns                 ; 3.807 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.015 ns                 ; 2.185 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.015 ns                 ; 2.185 ns                ;
; 34.830 ns                               ; 85.32 MHz ( period = 11.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.035 ns                 ; 2.205 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.601 ns                 ; 3.766 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.989 ns                 ; 2.154 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.989 ns                 ; 2.154 ns                ;
; 34.835 ns                               ; 85.40 MHz ( period = 11.710 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.009 ns                 ; 2.174 ns                ;
; 34.842 ns                               ; 85.50 MHz ( period = 11.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.011 ns                 ; 2.169 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 10.652 ns                               ; 98.22 MHz ( period = 10.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 10.259 ns               ;
; 10.980 ns                               ; 101.49 MHz ( period = 9.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.931 ns                ;
; 11.311 ns                               ; 105.02 MHz ( period = 9.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.600 ns                ;
; 11.334 ns                               ; 105.27 MHz ( period = 9.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.577 ns                ;
; 11.357 ns                               ; 105.53 MHz ( period = 9.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.554 ns                ;
; 11.477 ns                               ; 106.88 MHz ( period = 9.356 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.434 ns                ;
; 11.563 ns                               ; 107.87 MHz ( period = 9.270 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.348 ns                ;
; 11.685 ns                               ; 109.31 MHz ( period = 9.148 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.226 ns                ;
; 11.722 ns                               ; 109.76 MHz ( period = 9.111 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 9.191 ns                ;
; 11.870 ns                               ; 111.57 MHz ( period = 8.963 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 9.041 ns                ;
; 11.884 ns                               ; 111.74 MHz ( period = 8.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 9.029 ns                ;
; 11.905 ns                               ; 112.01 MHz ( period = 8.928 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 9.008 ns                ;
; 11.907 ns                               ; 112.03 MHz ( period = 8.926 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 9.006 ns                ;
; 12.005 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 8.906 ns                ;
; 12.016 ns                               ; 113.42 MHz ( period = 8.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 8.895 ns                ;
; 12.268 ns                               ; 116.75 MHz ( period = 8.565 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.911 ns                 ; 8.643 ns                ;
; 13.235 ns                               ; 131.61 MHz ( period = 7.598 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 7.678 ns                ;
; 13.489 ns                               ; 136.17 MHz ( period = 7.344 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 7.080 ns                ;
; 14.412 ns                               ; 155.74 MHz ( period = 6.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 7.785 ns                ;
; 14.740 ns                               ; 164.12 MHz ( period = 6.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 7.457 ns                ;
; 14.881 ns                               ; 168.01 MHz ( period = 5.952 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.320 ns                ;
; 14.897 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.304 ns                ;
; 14.899 ns                               ; 168.52 MHz ( period = 5.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.302 ns                ;
; 14.986 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.281 ns                 ; 4.295 ns                ;
; 15.021 ns                               ; 172.06 MHz ( period = 5.812 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 7.178 ns                ;
; 15.043 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.158 ns                ;
; 15.054 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 7.145 ns                ;
; 15.054 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 7.145 ns                ;
; 15.059 ns                               ; 173.19 MHz ( period = 5.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.142 ns                ;
; 15.061 ns                               ; 173.25 MHz ( period = 5.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.140 ns                ;
; 15.064 ns                               ; 173.34 MHz ( period = 5.769 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.137 ns                ;
; 15.066 ns                               ; 173.40 MHz ( period = 5.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.135 ns                ;
; 15.071 ns                               ; 173.55 MHz ( period = 5.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 7.126 ns                ;
; 15.080 ns                               ; 173.82 MHz ( period = 5.753 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.121 ns                ;
; 15.082 ns                               ; 173.88 MHz ( period = 5.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.119 ns                ;
; 15.082 ns                               ; 173.88 MHz ( period = 5.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.119 ns                ;
; 15.084 ns                               ; 173.94 MHz ( period = 5.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 7.117 ns                ;
; 15.183 ns                               ; 176.99 MHz ( period = 5.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 7.016 ns                ;
; 15.199 ns                               ; 177.49 MHz ( period = 5.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.998 ns                ;
; 15.200 ns                               ; 177.53 MHz ( period = 5.633 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.997 ns                ;
; 15.204 ns                               ; 177.65 MHz ( period = 5.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.995 ns                ;
; 15.206 ns                               ; 177.71 MHz ( period = 5.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.993 ns                ;
; 15.216 ns                               ; 178.03 MHz ( period = 5.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.983 ns                ;
; 15.216 ns                               ; 178.03 MHz ( period = 5.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.983 ns                ;
; 15.237 ns                               ; 178.70 MHz ( period = 5.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.962 ns                ;
; 15.237 ns                               ; 178.70 MHz ( period = 5.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.962 ns                ;
; 15.239 ns                               ; 178.76 MHz ( period = 5.594 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.960 ns                ;
; 15.239 ns                               ; 178.76 MHz ( period = 5.594 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.960 ns                ;
; 15.323 ns                               ; 181.49 MHz ( period = 5.510 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.874 ns                ;
; 15.400 ns                               ; 184.06 MHz ( period = 5.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.801 ns                ;
; 15.401 ns                               ; 184.09 MHz ( period = 5.432 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.800 ns                ;
; 15.402 ns                               ; 184.13 MHz ( period = 5.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.799 ns                ;
; 15.524 ns                               ; 188.36 MHz ( period = 5.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.675 ns                ;
; 15.527 ns                               ; 188.47 MHz ( period = 5.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.670 ns                ;
; 15.528 ns                               ; 188.50 MHz ( period = 5.305 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.669 ns                ;
; 15.551 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.648 ns                ;
; 15.557 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.642 ns                ;
; 15.557 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.642 ns                ;
; 15.557 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.644 ns                ;
; 15.558 ns                               ; 189.57 MHz ( period = 5.275 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.643 ns                ;
; 15.559 ns                               ; 189.61 MHz ( period = 5.274 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.642 ns                ;
; 15.589 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.610 ns                ;
; 15.608 ns                               ; 191.39 MHz ( period = 5.225 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.593 ns                ;
; 15.609 ns                               ; 191.42 MHz ( period = 5.224 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.592 ns                ;
; 15.610 ns                               ; 191.46 MHz ( period = 5.223 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.591 ns                ;
; 15.681 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.518 ns                ;
; 15.707 ns                               ; 195.08 MHz ( period = 5.126 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.492 ns                ;
; 15.710 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.487 ns                ;
; 15.714 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.485 ns                ;
; 15.714 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.485 ns                ;
; 15.732 ns                               ; 196.04 MHz ( period = 5.101 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.467 ns                ;
; 15.765 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.434 ns                ;
; 15.765 ns                               ; 197.32 MHz ( period = 5.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.434 ns                ;
; 15.793 ns                               ; 198.41 MHz ( period = 5.040 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.406 ns                ;
; 15.858 ns                               ; 201.01 MHz ( period = 4.975 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.339 ns                ;
; 15.859 ns                               ; 201.05 MHz ( period = 4.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.338 ns                ;
; 15.879 ns                               ; 201.86 MHz ( period = 4.954 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.320 ns                ;
; 15.931 ns                               ; 204.00 MHz ( period = 4.902 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.270 ns                ;
; 15.932 ns                               ; 204.04 MHz ( period = 4.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.269 ns                ;
; 15.933 ns                               ; 204.08 MHz ( period = 4.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 6.268 ns                ;
; 16.035 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.164 ns                ;
; 16.055 ns                               ; 209.29 MHz ( period = 4.778 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.144 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.124 ns                ;
; 16.088 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.111 ns                ;
; 16.088 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.111 ns                ;
; 16.110 ns                               ; 211.73 MHz ( period = 4.723 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.087 ns                ;
; 16.111 ns                               ; 211.77 MHz ( period = 4.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 6.086 ns                ;
; 16.121 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 6.078 ns                ;
; 16.210 ns                               ; 216.31 MHz ( period = 4.623 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.989 ns                ;
; 16.211 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 5.986 ns                ;
; 16.211 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 5.986 ns                ;
; 16.216 ns                               ; 216.59 MHz ( period = 4.617 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 5.985 ns                ;
; 16.217 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 5.984 ns                ;
; 16.218 ns                               ; 216.68 MHz ( period = 4.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.201 ns                 ; 5.983 ns                ;
; 16.223 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.976 ns                ;
; 16.309 ns                               ; 221.04 MHz ( period = 4.524 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.890 ns                ;
; 16.340 ns                               ; 222.57 MHz ( period = 4.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.859 ns                ;
; 16.358 ns                               ; 223.46 MHz ( period = 4.475 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.841 ns                ;
; 16.366 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.833 ns                ;
; 16.373 ns                               ; 224.22 MHz ( period = 4.460 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.826 ns                ;
; 16.373 ns                               ; 224.22 MHz ( period = 4.460 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.826 ns                ;
; 16.452 ns                               ; 228.26 MHz ( period = 4.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.747 ns                ;
; 16.459 ns                               ; 228.62 MHz ( period = 4.374 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.740 ns                ;
; 16.462 ns                               ; 228.78 MHz ( period = 4.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.737 ns                ;
; 16.574 ns                               ; 234.80 MHz ( period = 4.259 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 5.623 ns                ;
; 16.574 ns                               ; 234.80 MHz ( period = 4.259 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.197 ns                 ; 5.623 ns                ;
; 16.576 ns                               ; 234.91 MHz ( period = 4.257 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.623 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.596 ns                               ; 236.02 MHz ( period = 4.237 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.975 ns                ;
; 16.618 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.581 ns                ;
; 16.704 ns                               ; 242.19 MHz ( period = 4.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.199 ns                 ; 5.495 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.758 ns                               ; 245.40 MHz ( period = 4.075 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.813 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.792 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.781 ns                               ; 246.79 MHz ( period = 4.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.790 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.859 ns                               ; 251.64 MHz ( period = 3.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.712 ns                ;
; 16.939 ns                               ; 256.81 MHz ( period = 3.894 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.630 ns                ;
; 16.960 ns                               ; 258.20 MHz ( period = 3.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.609 ns                ;
; 16.962 ns                               ; 258.33 MHz ( period = 3.871 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.607 ns                ;
; 16.964 ns                               ; 258.46 MHz ( period = 3.869 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.949 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.016 ns                               ; 261.99 MHz ( period = 3.817 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.555 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.067 ns                               ; 265.53 MHz ( period = 3.766 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.504 ns                ;
; 17.126 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.787 ns                ;
; 17.147 ns                               ; 271.30 MHz ( period = 3.686 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.766 ns                ;
; 17.149 ns                               ; 271.44 MHz ( period = 3.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.764 ns                ;
; 17.156 ns                               ; 271.96 MHz ( period = 3.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.413 ns                ;
; 17.231 ns                               ; 277.62 MHz ( period = 3.602 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.681 ns                ;
; 17.318 ns                               ; 284.50 MHz ( period = 3.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.251 ns                ;
; 17.339 ns                               ; 286.20 MHz ( period = 3.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.230 ns                ;
; 17.341 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.228 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.390 ns                               ; 290.44 MHz ( period = 3.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.181 ns                ;
; 17.393 ns                               ; 290.70 MHz ( period = 3.440 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.519 ns                ;
; 17.414 ns                               ; 292.48 MHz ( period = 3.419 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.498 ns                ;
; 17.416 ns                               ; 292.65 MHz ( period = 3.417 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.496 ns                ;
; 17.467 ns                               ; 297.09 MHz ( period = 3.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.446 ns                ;
; 17.494 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.418 ns                ;
; 17.544 ns                               ; 304.04 MHz ( period = 3.289 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.369 ns                ;
; 17.584 ns                               ; 307.79 MHz ( period = 3.249 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.985 ns                ;
; 17.624 ns                               ; 311.62 MHz ( period = 3.209 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.289 ns                ;
; 17.651 ns                               ; 314.27 MHz ( period = 3.182 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.261 ns                ;
; 17.675 ns                               ; 316.66 MHz ( period = 3.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.238 ns                ;
; 17.702 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 3.210 ns                ;
; 17.746 ns                               ; 323.94 MHz ( period = 3.087 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.825 ns                ;
; 17.752 ns                               ; 324.57 MHz ( period = 3.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 3.161 ns                ;
; 17.772 ns                               ; 326.69 MHz ( period = 3.061 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.797 ns                ;
; 17.944 ns                               ; 346.14 MHz ( period = 2.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.625 ns                ;
; 17.963 ns                               ; 348.43 MHz ( period = 2.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.606 ns                ;
; 17.998 ns                               ; 352.73 MHz ( period = 2.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.915 ns                ;
; 18.025 ns                               ; 356.13 MHz ( period = 2.808 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.912 ns                 ; 2.887 ns                ;
; 18.075 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 2.838 ns                ;
; 18.082 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.487 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.121 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.450 ns                ;
; 18.168 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.401 ns                ;
; 18.254 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.272 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.297 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.499 ns ; 230.73 MHz ( period = 4.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.583 ns                 ; 4.084 ns                ;
; 16.499 ns ; 230.73 MHz ( period = 4.334 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.583 ns                 ; 4.084 ns                ;
; 16.828 ns ; 249.69 MHz ( period = 4.005 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.752 ns                ;
; 16.828 ns ; 249.69 MHz ( period = 4.005 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.752 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.583 ns                 ; 3.489 ns                ;
; 17.094 ns ; 267.45 MHz ( period = 3.739 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.583 ns                 ; 3.489 ns                ;
; 17.151 ns ; 271.59 MHz ( period = 3.682 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.430 ns                ;
; 17.151 ns ; 271.59 MHz ( period = 3.682 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.430 ns                ;
; 17.151 ns ; 271.59 MHz ( period = 3.682 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.430 ns                ;
; 17.151 ns ; 271.59 MHz ( period = 3.682 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.430 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.157 ns ; 272.03 MHz ( period = 3.676 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.424 ns                ;
; 17.423 ns ; 293.26 MHz ( period = 3.410 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.157 ns                ;
; 17.423 ns ; 293.26 MHz ( period = 3.410 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.580 ns                 ; 3.157 ns                ;
; 17.746 ns ; 323.94 MHz ( period = 3.087 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.835 ns                ;
; 17.746 ns ; 323.94 MHz ( period = 3.087 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.835 ns                ;
; 17.746 ns ; 323.94 MHz ( period = 3.087 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.835 ns                ;
; 17.746 ns ; 323.94 MHz ( period = 3.087 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.835 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 17.752 ns ; 324.57 MHz ( period = 3.081 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 2.829 ns                ;
; 19.662 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.907 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -5.081 ns                               ; frequency[29]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 2.650 ns                 ;
; -4.470 ns                               ; frequency[25]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[11]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.692 ns                   ; 3.222 ns                 ;
; -4.454 ns                               ; frequency[29]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 3.277 ns                 ;
; -4.165 ns                               ; frequency[19]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 3.537 ns                 ;
; -4.055 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.736 ns                 ;
; -4.055 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[9]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.736 ns                 ;
; -4.043 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[3]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.748 ns                 ;
; -4.042 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[0]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.749 ns                 ;
; -3.997 ns                               ; frequency[16]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 3.705 ns                 ;
; -3.989 ns                               ; frequency[16]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 3.713 ns                 ;
; -3.916 ns                               ; frequency[19]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 3.786 ns                 ;
; -3.899 ns                               ; rx_avail[10]                                                                                                                                           ; Tx_control_3[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.892 ns                 ;
; -3.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[1]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.893 ns                 ;
; -3.896 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[6]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.895 ns                 ;
; -3.891 ns                               ; rx_avail[4]                                                                                                                                            ; Tx_control_3[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 0.900 ns                 ;
; -3.767 ns                               ; frequency[18]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 3.935 ns                 ;
; -3.671 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[5]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 1.119 ns                 ;
; -3.585 ns                               ; rx_avail[7]                                                                                                                                            ; Tx_control_3[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.206 ns                 ;
; -3.563 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM113                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.228 ns                 ;
; -3.524 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.267 ns                 ;
; -3.518 ns                               ; frequency[18]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 4.184 ns                 ;
; -3.473 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[1]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.318 ns                 ;
; -3.448 ns                               ; AD_state[6]                                                                                                                                            ; AD_state[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.343 ns                 ;
; -3.446 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.345 ns                 ;
; -3.406 ns                               ; frequency[24]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 4.325 ns                 ;
; -3.397 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[4]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 1.393 ns                 ;
; -3.282 ns                               ; rx_avail[11]                                                                                                                                           ; Tx_control_3[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.509 ns                 ;
; -3.210 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.581 ns                 ;
; -3.209 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.795 ns                   ; 1.586 ns                 ;
; -3.201 ns                               ; frequency[24]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 4.530 ns                 ;
; -3.186 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[10]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.816 ns                   ; 1.630 ns                 ;
; -3.183 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.608 ns                 ;
; -3.111 ns                               ; frequency[19]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[11]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.700 ns                   ; 4.589 ns                 ;
; -3.084 ns                               ; frequency[20]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 4.618 ns                 ;
; -3.009 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 1.783 ns                 ;
; -2.989 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 1.801 ns                 ;
; -2.974 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[7]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.795 ns                   ; 1.821 ns                 ;
; -2.935 ns                               ; frequency[16]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[11]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.700 ns                   ; 4.765 ns                 ;
; -2.890 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[8]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.807 ns                   ; 1.917 ns                 ;
; -2.883 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.908 ns                 ;
; -2.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.910 ns                 ;
; -2.870 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.921 ns                 ;
; -2.864 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 1.927 ns                 ;
; -2.816 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.826 ns                   ; 2.010 ns                 ;
; -2.816 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.826 ns                   ; 2.010 ns                 ;
; -2.816 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.826 ns                   ; 2.010 ns                 ;
; -2.816 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.826 ns                   ; 2.010 ns                 ;
; -2.814 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.788 ns                   ; 1.974 ns                 ;
; -2.810 ns                               ; frequency[29]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 4.921 ns                 ;
; -2.799 ns                               ; frequency[20]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 4.903 ns                 ;
; -2.785 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.891 ns                   ; 2.106 ns                 ;
; -2.783 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.007 ns                 ;
; -2.753 ns                               ; frequency[31]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 4.978 ns                 ;
; -2.713 ns                               ; frequency[18]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[11]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.700 ns                   ; 4.987 ns                 ;
; -2.709 ns                               ; frequency[31]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 5.022 ns                 ;
; -2.647 ns                               ; frequency[17]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.055 ns                 ;
; -2.646 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.822 ns                   ; 2.176 ns                 ;
; -2.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.788 ns                   ; 2.149 ns                 ;
; -2.612 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.178 ns                 ;
; -2.594 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.196 ns                 ;
; -2.573 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[0]_OTERM115                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.219 ns                 ;
; -2.573 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.219 ns                 ;
; -2.566 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.225 ns                 ;
; -2.558 ns                               ; frequency[25]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.694 ns                   ; 5.136 ns                 ;
; -2.536 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.256 ns                 ;
; -2.529 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.262 ns                 ;
; -2.525 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.265 ns                 ;
; -2.466 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.824 ns                   ; 2.358 ns                 ;
; -2.454 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.828 ns                   ; 2.374 ns                 ;
; -2.454 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.828 ns                   ; 2.374 ns                 ;
; -2.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.891 ns                   ; 2.438 ns                 ;
; -2.444 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.892 ns                   ; 2.448 ns                 ;
; -2.441 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.811 ns                   ; 2.370 ns                 ;
; -2.441 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.811 ns                   ; 2.370 ns                 ;
; -2.435 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.895 ns                   ; 2.460 ns                 ;
; -2.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[11]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.825 ns                   ; 2.401 ns                 ;
; -2.421 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.370 ns                 ;
; -2.410 ns                               ; AD_state[5]                                                                                                                                            ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.381 ns                 ;
; -2.402 ns                               ; frequency[17]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.300 ns                 ;
; -2.396 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.394 ns                 ;
; -2.389 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.402 ns                 ;
; -2.386 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.895 ns                   ; 2.509 ns                 ;
; -2.376 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.416 ns                 ;
; -2.373 ns                               ; rx_avail[9]                                                                                                                                            ; Tx_control_3[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.772 ns                   ; 2.399 ns                 ;
; -2.372 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.782 ns                   ; 2.410 ns                 ;
; -2.361 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.789 ns                   ; 2.428 ns                 ;
; -2.356 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.434 ns                 ;
; -2.356 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.874 ns                   ; 2.518 ns                 ;
; -2.348 ns                               ; Rx_control_0[0]                                                                                                                                        ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.749 ns                   ; 5.401 ns                 ;
; -2.347 ns                               ; frequency[15]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.355 ns                 ;
; -2.346 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.445 ns                 ;
; -2.344 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.446 ns                 ;
; -2.343 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.448 ns                 ;
; -2.337 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.857 ns                   ; 2.520 ns                 ;
; -2.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.455 ns                 ;
; -2.334 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.865 ns                   ; 2.531 ns                 ;
; -2.332 ns                               ; frequency[29]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 5.399 ns                 ;
; -2.331 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.460 ns                 ;
; -2.325 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.891 ns                   ; 2.566 ns                 ;
; -2.322 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.773 ns                   ; 2.451 ns                 ;
; -2.317 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.474 ns                 ;
; -2.309 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.789 ns                   ; 2.480 ns                 ;
; -2.302 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.489 ns                 ;
; -2.298 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.492 ns                 ;
; -2.297 ns                               ; frequency[26]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.694 ns                   ; 5.397 ns                 ;
; -2.296 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.495 ns                 ;
; -2.287 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.505 ns                 ;
; -2.226 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.891 ns                   ; 2.665 ns                 ;
; -2.225 ns                               ; Rx_control_0[0]                                                                                                                                        ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.758 ns                   ; 5.533 ns                 ;
; -2.215 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.576 ns                 ;
; -2.210 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.581 ns                 ;
; -2.206 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.788 ns                   ; 2.582 ns                 ;
; -2.204 ns                               ; frequency[25]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.694 ns                   ; 5.490 ns                 ;
; -2.204 ns                               ; Rx_control_0[0]                                                                                                                                        ; SPI:Alex_SPI_Tx|spi_state.000_OTERM51                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.758 ns                   ; 5.554 ns                 ;
; -2.204 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.788 ns                   ; 2.584 ns                 ;
; -2.191 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.600 ns                 ;
; -2.186 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.605 ns                 ;
; -2.170 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.621 ns                 ;
; -2.152 ns                               ; Tx_data[3]                                                                                                                                             ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.784 ns                   ; 1.632 ns                 ;
; -2.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.892 ns                   ; 2.758 ns                 ;
; -2.132 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.892 ns                   ; 2.760 ns                 ;
; -2.129 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.662 ns                 ;
; -2.128 ns                               ; frequency[14]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.574 ns                 ;
; -2.101 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.690 ns                 ;
; -2.098 ns                               ; frequency[15]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.604 ns                 ;
; -2.095 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.789 ns                   ; 2.694 ns                 ;
; -2.094 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.697 ns                 ;
; -2.091 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.699 ns                 ;
; -2.090 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.891 ns                   ; 2.801 ns                 ;
; -2.086 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.888 ns                   ; 2.802 ns                 ;
; -2.078 ns                               ; frequency[22]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.720 ns                   ; 5.642 ns                 ;
; -2.065 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.810 ns                   ; 2.745 ns                 ;
; -2.065 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.810 ns                   ; 2.745 ns                 ;
; -2.065 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.810 ns                   ; 2.745 ns                 ;
; -2.063 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.892 ns                   ; 2.829 ns                 ;
; -2.053 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM31                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.738 ns                 ;
; -2.052 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.739 ns                 ;
; -2.045 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.896 ns                   ; 2.851 ns                 ;
; -2.028 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.896 ns                   ; 2.868 ns                 ;
; -2.019 ns                               ; frequency[21]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.683 ns                 ;
; -2.019 ns                               ; AD_state[5]                                                                                                                                            ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.762 ns                   ; 2.743 ns                 ;
; -2.018 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.773 ns                 ;
; -2.013 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.795 ns                   ; 2.782 ns                 ;
; -2.010 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.888 ns                   ; 2.878 ns                 ;
; -2.006 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.785 ns                 ;
; -2.005 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.789 ns                   ; 2.784 ns                 ;
; -2.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.786 ns                 ;
; -2.001 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.793 ns                   ; 2.792 ns                 ;
; -2.000 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.775 ns                   ; 2.775 ns                 ;
; -1.984 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.792 ns                   ; 2.808 ns                 ;
; -1.983 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.896 ns                   ; 2.913 ns                 ;
; -1.970 ns                               ; register[15]                                                                                                                                           ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.821 ns                 ;
; -1.966 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.875 ns                   ; 2.909 ns                 ;
; -1.964 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.827 ns                 ;
; -1.958 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.833 ns                 ;
; -1.955 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.892 ns                   ; 2.937 ns                 ;
; -1.954 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.837 ns                 ;
; -1.948 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.865 ns                   ; 2.917 ns                 ;
; -1.947 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.858 ns                   ; 2.911 ns                 ;
; -1.944 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.866 ns                   ; 2.922 ns                 ;
; -1.943 ns                               ; frequency[26]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.694 ns                   ; 5.751 ns                 ;
; -1.943 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.847 ns                 ;
; -1.940 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.851 ns                 ;
; -1.934 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.811 ns                   ; 2.877 ns                 ;
; -1.933 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.858 ns                 ;
; -1.932 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.859 ns                 ;
; -1.931 ns                               ; frequency[25]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.694 ns                   ; 5.763 ns                 ;
; -1.930 ns                               ; frequency[23]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.772 ns                 ;
; -1.930 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.861 ns                 ;
; -1.919 ns                               ; frequency[30]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 5.812 ns                 ;
; -1.919 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.871 ns                 ;
; -1.917 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.857 ns                   ; 2.940 ns                 ;
; -1.916 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.874 ns                 ;
; -1.913 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.878 ns                 ;
; -1.912 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.879 ns                 ;
; -1.909 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.882 ns                 ;
; -1.905 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.886 ns                 ;
; -1.904 ns                               ; rx_avail[5]                                                                                                                                            ; Tx_control_3[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.795 ns                   ; 2.891 ns                 ;
; -1.903 ns                               ; register[1]                                                                                                                                            ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.888 ns                 ;
; -1.901 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.838 ns                   ; 2.937 ns                 ;
; -1.898 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.791 ns                   ; 2.893 ns                 ;
; -1.891 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.887 ns                   ; 2.996 ns                 ;
; -1.882 ns                               ; frequency[25]                                                                                                                                          ; SPI:Alex_SPI_Tx|spi_state.000_OTERM51                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.703 ns                   ; 5.821 ns                 ;
; -1.879 ns                               ; frequency[14]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.823 ns                 ;
; -1.875 ns                               ; frequency[30]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[9]                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.731 ns                   ; 5.856 ns                 ;
; -1.873 ns                               ; frequency[22]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.720 ns                   ; 5.847 ns                 ;
; -1.863 ns                               ; frequency[13]                                                                                                                                          ; SPI:Alex_SPI_Tx|previous_Alex_data[10]                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.702 ns                   ; 5.839 ns                 ;
; -1.863 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.789 ns                   ; 2.926 ns                 ;
; -1.858 ns                               ; AD_state[1]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.790 ns                   ; 2.932 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; -1.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.759 ns                   ; 2.913 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.736 ns                 ;
; -2.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[9]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.736 ns                 ;
; -2.577 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[3]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.748 ns                 ;
; -2.576 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[0]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.749 ns                 ;
; -2.433 ns                               ; rx_avail[10]                                                                                                                                           ; Tx_control_3[6]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.892 ns                 ;
; -2.432 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[1]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.893 ns                 ;
; -2.430 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[6]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.895 ns                 ;
; -2.425 ns                               ; rx_avail[4]                                                                                                                                            ; Tx_control_3[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 0.900 ns                 ;
; -2.205 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[5]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 1.119 ns                 ;
; -2.119 ns                               ; rx_avail[7]                                                                                                                                            ; Tx_control_3[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.206 ns                 ;
; -2.097 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM113                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.228 ns                 ;
; -2.058 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.267 ns                 ;
; -2.007 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[1]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.318 ns                 ;
; -1.982 ns                               ; AD_state[6]                                                                                                                                            ; AD_state[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.343 ns                 ;
; -1.980 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.345 ns                 ;
; -1.931 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[4]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 1.393 ns                 ;
; -1.816 ns                               ; rx_avail[11]                                                                                                                                           ; Tx_control_3[7]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.509 ns                 ;
; -1.744 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.581 ns                 ;
; -1.743 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.329 ns                   ; 1.586 ns                 ;
; -1.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[10]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.350 ns                   ; 1.630 ns                 ;
; -1.717 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.608 ns                 ;
; -1.543 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 1.783 ns                 ;
; -1.523 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 1.801 ns                 ;
; -1.508 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[7]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.329 ns                   ; 1.821 ns                 ;
; -1.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[8]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.341 ns                   ; 1.917 ns                 ;
; -1.417 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.908 ns                 ;
; -1.415 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.910 ns                 ;
; -1.404 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.921 ns                 ;
; -1.398 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 1.927 ns                 ;
; -1.350 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.360 ns                   ; 2.010 ns                 ;
; -1.350 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.360 ns                   ; 2.010 ns                 ;
; -1.350 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.360 ns                   ; 2.010 ns                 ;
; -1.350 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.360 ns                   ; 2.010 ns                 ;
; -1.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.322 ns                   ; 1.974 ns                 ;
; -1.319 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.425 ns                   ; 2.106 ns                 ;
; -1.317 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.007 ns                 ;
; -1.180 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 2.176 ns                 ;
; -1.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.322 ns                   ; 2.149 ns                 ;
; -1.146 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.178 ns                 ;
; -1.128 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.196 ns                 ;
; -1.107 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[0]_OTERM115                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.219 ns                 ;
; -1.107 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.219 ns                 ;
; -1.100 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.225 ns                 ;
; -1.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.256 ns                 ;
; -1.063 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.262 ns                 ;
; -1.059 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.265 ns                 ;
; -1.000 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 2.358 ns                 ;
; -0.988 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.374 ns                 ;
; -0.988 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.374 ns                 ;
; -0.987 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.425 ns                   ; 2.438 ns                 ;
; -0.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.426 ns                   ; 2.448 ns                 ;
; -0.975 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.345 ns                   ; 2.370 ns                 ;
; -0.975 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.345 ns                   ; 2.370 ns                 ;
; -0.969 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.429 ns                   ; 2.460 ns                 ;
; -0.958 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[11]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.359 ns                   ; 2.401 ns                 ;
; -0.955 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.370 ns                 ;
; -0.944 ns                               ; AD_state[5]                                                                                                                                            ; register[8]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.381 ns                 ;
; -0.930 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.394 ns                 ;
; -0.923 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.402 ns                 ;
; -0.920 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.429 ns                   ; 2.509 ns                 ;
; -0.910 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.416 ns                 ;
; -0.907 ns                               ; rx_avail[9]                                                                                                                                            ; Tx_control_3[5]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.306 ns                   ; 2.399 ns                 ;
; -0.906 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.316 ns                   ; 2.410 ns                 ;
; -0.895 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.428 ns                 ;
; -0.890 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.434 ns                 ;
; -0.890 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.408 ns                   ; 2.518 ns                 ;
; -0.880 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.445 ns                 ;
; -0.878 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.446 ns                 ;
; -0.877 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.448 ns                 ;
; -0.871 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.391 ns                   ; 2.520 ns                 ;
; -0.870 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.455 ns                 ;
; -0.868 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.399 ns                   ; 2.531 ns                 ;
; -0.865 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.460 ns                 ;
; -0.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.425 ns                   ; 2.566 ns                 ;
; -0.856 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.307 ns                   ; 2.451 ns                 ;
; -0.851 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.474 ns                 ;
; -0.843 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.480 ns                 ;
; -0.836 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.489 ns                 ;
; -0.832 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.492 ns                 ;
; -0.830 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.495 ns                 ;
; -0.821 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.505 ns                 ;
; -0.760 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.425 ns                   ; 2.665 ns                 ;
; -0.749 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.576 ns                 ;
; -0.744 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.581 ns                 ;
; -0.740 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.322 ns                   ; 2.582 ns                 ;
; -0.738 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.322 ns                   ; 2.584 ns                 ;
; -0.725 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.600 ns                 ;
; -0.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.605 ns                 ;
; -0.704 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.621 ns                 ;
; -0.686 ns                               ; Tx_data[3]                                                                                                                                             ; register[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.318 ns                   ; 1.632 ns                 ;
; -0.668 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.426 ns                   ; 2.758 ns                 ;
; -0.666 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.426 ns                   ; 2.760 ns                 ;
; -0.663 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.662 ns                 ;
; -0.635 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.690 ns                 ;
; -0.629 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.694 ns                 ;
; -0.628 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.697 ns                 ;
; -0.625 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.699 ns                 ;
; -0.624 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.425 ns                   ; 2.801 ns                 ;
; -0.620 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.422 ns                   ; 2.802 ns                 ;
; -0.599 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.344 ns                   ; 2.745 ns                 ;
; -0.599 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.344 ns                   ; 2.745 ns                 ;
; -0.599 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.344 ns                   ; 2.745 ns                 ;
; -0.597 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.426 ns                   ; 2.829 ns                 ;
; -0.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM31                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.738 ns                 ;
; -0.586 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.739 ns                 ;
; -0.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.430 ns                   ; 2.851 ns                 ;
; -0.562 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.430 ns                   ; 2.868 ns                 ;
; -0.553 ns                               ; AD_state[5]                                                                                                                                            ; register[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.296 ns                   ; 2.743 ns                 ;
; -0.552 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.773 ns                 ;
; -0.547 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.329 ns                   ; 2.782 ns                 ;
; -0.544 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.422 ns                   ; 2.878 ns                 ;
; -0.540 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.785 ns                 ;
; -0.539 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.784 ns                 ;
; -0.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.786 ns                 ;
; -0.535 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 2.792 ns                 ;
; -0.534 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.309 ns                   ; 2.775 ns                 ;
; -0.518 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.808 ns                 ;
; -0.517 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.430 ns                   ; 2.913 ns                 ;
; -0.504 ns                               ; register[15]                                                                                                                                           ; register[15]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.821 ns                 ;
; -0.500 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.409 ns                   ; 2.909 ns                 ;
; -0.498 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[3]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.827 ns                 ;
; -0.492 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.833 ns                 ;
; -0.489 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.426 ns                   ; 2.937 ns                 ;
; -0.488 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.837 ns                 ;
; -0.482 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.399 ns                   ; 2.917 ns                 ;
; -0.481 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.392 ns                   ; 2.911 ns                 ;
; -0.478 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.400 ns                   ; 2.922 ns                 ;
; -0.477 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.847 ns                 ;
; -0.474 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.851 ns                 ;
; -0.468 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.345 ns                   ; 2.877 ns                 ;
; -0.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.858 ns                 ;
; -0.466 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.859 ns                 ;
; -0.464 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.861 ns                 ;
; -0.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.871 ns                 ;
; -0.451 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.391 ns                   ; 2.940 ns                 ;
; -0.450 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.874 ns                 ;
; -0.447 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.878 ns                 ;
; -0.446 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.879 ns                 ;
; -0.443 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.882 ns                 ;
; -0.439 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.886 ns                 ;
; -0.438 ns                               ; rx_avail[5]                                                                                                                                            ; Tx_control_3[1]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.329 ns                   ; 2.891 ns                 ;
; -0.437 ns                               ; register[1]                                                                                                                                            ; register[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.888 ns                 ;
; -0.435 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.372 ns                   ; 2.937 ns                 ;
; -0.432 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.893 ns                 ;
; -0.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.421 ns                   ; 2.996 ns                 ;
; -0.397 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.926 ns                 ;
; -0.392 ns                               ; AD_state[1]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 2.932 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.380 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.293 ns                   ; 2.913 ns                 ;
; -0.350 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.973 ns                 ;
; -0.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 2.975 ns                 ;
; -0.348 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.978 ns                 ;
; -0.344 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 2.982 ns                 ;
; -0.340 ns                               ; AD_state[1]                                                                                                                                            ; AD_state[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 2.985 ns                 ;
; -0.327 ns                               ; AD_state[3]                                                                                                                                            ; register[10]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.343 ns                   ; 3.016 ns                 ;
; -0.321 ns                               ; q[1]                                                                                                                                                   ; register[1]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.004 ns                 ;
; -0.320 ns                               ; AD_state[4]                                                                                                                                            ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.358 ns                   ; 3.038 ns                 ;
; -0.301 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 3.022 ns                 ;
; -0.291 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.408 ns                   ; 3.117 ns                 ;
; -0.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.035 ns                 ;
; -0.277 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 3.046 ns                 ;
; -0.271 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.399 ns                   ; 3.128 ns                 ;
; -0.269 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.391 ns                   ; 3.122 ns                 ;
; -0.268 ns                               ; AD_state[4]                                                                                                                                            ; register[0]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.356 ns                   ; 3.088 ns                 ;
; -0.267 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.058 ns                 ;
; -0.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[4]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 3.059 ns                 ;
; -0.260 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[0]_OTERM117                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.294 ns                   ; 3.034 ns                 ;
; -0.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 3.067 ns                 ;
; -0.257 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.340 ns                   ; 3.083 ns                 ;
; -0.251 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 3.073 ns                 ;
; -0.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 3.076 ns                 ;
; -0.244 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 3.079 ns                 ;
; -0.244 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.322 ns                   ; 3.078 ns                 ;
; -0.242 ns                               ; register[4]                                                                                                                                            ; register[4]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.083 ns                 ;
; -0.242 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.083 ns                 ;
; -0.240 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.085 ns                 ;
; -0.232 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.422 ns                   ; 3.190 ns                 ;
; -0.231 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.325 ns                   ; 3.094 ns                 ;
; -0.229 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.324 ns                   ; 3.095 ns                 ;
; -0.229 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.323 ns                   ; 3.094 ns                 ;
; -0.226 ns                               ; AD_state[6]                                                                                                                                            ; AD_state[0]_OTERM117                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 3.101 ns                 ;
; -0.226 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM31                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.422 ns                   ; 3.196 ns                 ;
; -0.225 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.429 ns                   ; 3.204 ns                 ;
; -0.218 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.342 ns                   ; 3.124 ns                 ;
; -0.213 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 3.113 ns                 ;
; -0.199 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.409 ns                   ; 3.210 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                   ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -2.728 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.736 ns                 ;
; -2.728 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[9]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.736 ns                 ;
; -2.716 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[3]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.748 ns                 ;
; -2.715 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[0]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.749 ns                 ;
; -2.572 ns                               ; rx_avail[10]                                                                                                                                           ; Tx_control_3[6]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.892 ns                 ;
; -2.571 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[1]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.893 ns                 ;
; -2.569 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[6]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.895 ns                 ;
; -2.564 ns                               ; rx_avail[4]                                                                                                                                            ; Tx_control_3[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 0.900 ns                 ;
; -2.344 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[5]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 1.119 ns                 ;
; -2.258 ns                               ; rx_avail[7]                                                                                                                                            ; Tx_control_3[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.206 ns                 ;
; -2.236 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM113                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.228 ns                 ;
; -2.197 ns                               ; AD_state[6]                                                                                                                                            ; register[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.267 ns                 ;
; -2.146 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[1]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.318 ns                 ;
; -2.121 ns                               ; AD_state[6]                                                                                                                                            ; AD_state[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.343 ns                 ;
; -2.119 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.345 ns                 ;
; -2.070 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[4]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 1.393 ns                 ;
; -1.955 ns                               ; rx_avail[11]                                                                                                                                           ; Tx_control_3[7]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.509 ns                 ;
; -1.883 ns                               ; rx_avail[8]                                                                                                                                            ; Tx_control_3[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.581 ns                 ;
; -1.882 ns                               ; q[7]                                                                                                                                                   ; q[8]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.468 ns                   ; 1.586 ns                 ;
; -1.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[10]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.489 ns                   ; 1.630 ns                 ;
; -1.856 ns                               ; q[4]                                                                                                                                                   ; q[5]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.608 ns                 ;
; -1.682 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 1.783 ns                 ;
; -1.662 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 1.801 ns                 ;
; -1.647 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[7]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.468 ns                   ; 1.821 ns                 ;
; -1.563 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[8]                           ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.480 ns                   ; 1.917 ns                 ;
; -1.556 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.908 ns                 ;
; -1.554 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.910 ns                 ;
; -1.543 ns                               ; loop_counter[4]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.921 ns                 ;
; -1.537 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 1.927 ns                 ;
; -1.489 ns                               ; AD_state[6]                                                                                                                                            ; register[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 2.010 ns                 ;
; -1.489 ns                               ; AD_state[6]                                                                                                                                            ; register[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 2.010 ns                 ;
; -1.489 ns                               ; AD_state[6]                                                                                                                                            ; register[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 2.010 ns                 ;
; -1.489 ns                               ; AD_state[6]                                                                                                                                            ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.499 ns                   ; 2.010 ns                 ;
; -1.487 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.461 ns                   ; 1.974 ns                 ;
; -1.458 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 2.106 ns                 ;
; -1.456 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.007 ns                 ;
; -1.319 ns                               ; AD_state[6]                                                                                                                                            ; Tx_fifo_enable                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.495 ns                   ; 2.176 ns                 ;
; -1.312 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.461 ns                   ; 2.149 ns                 ;
; -1.285 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.178 ns                 ;
; -1.267 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.196 ns                 ;
; -1.246 ns                               ; AD_state[3]                                                                                                                                            ; AD_state[0]_OTERM115                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.219 ns                 ;
; -1.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.219 ns                 ;
; -1.239 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.225 ns                 ;
; -1.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.256 ns                 ;
; -1.202 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.262 ns                 ;
; -1.198 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.265 ns                 ;
; -1.139 ns                               ; AD_state[6]                                                                                                                                            ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 2.358 ns                 ;
; -1.127 ns                               ; AD_state[6]                                                                                                                                            ; register[2]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.501 ns                   ; 2.374 ns                 ;
; -1.127 ns                               ; AD_state[6]                                                                                                                                            ; register[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.501 ns                   ; 2.374 ns                 ;
; -1.126 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 2.438 ns                 ;
; -1.117 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.565 ns                   ; 2.448 ns                 ;
; -1.114 ns                               ; AD_state[6]                                                                                                                                            ; register[11]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.370 ns                 ;
; -1.114 ns                               ; AD_state[6]                                                                                                                                            ; register[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.370 ns                 ;
; -1.108 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.568 ns                   ; 2.460 ns                 ;
; -1.097 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[11]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.498 ns                   ; 2.401 ns                 ;
; -1.094 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.370 ns                 ;
; -1.083 ns                               ; AD_state[5]                                                                                                                                            ; register[8]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.381 ns                 ;
; -1.069 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.394 ns                 ;
; -1.062 ns                               ; loop_counter[3]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.402 ns                 ;
; -1.059 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.568 ns                   ; 2.509 ns                 ;
; -1.049 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.416 ns                 ;
; -1.046 ns                               ; rx_avail[9]                                                                                                                                            ; Tx_control_3[5]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.445 ns                   ; 2.399 ns                 ;
; -1.045 ns                               ; q[9]                                                                                                                                                   ; q[10]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.455 ns                   ; 2.410 ns                 ;
; -1.034 ns                               ; q[12]                                                                                                                                                  ; q[13]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.428 ns                 ;
; -1.029 ns                               ; q[2]                                                                                                                                                   ; q[3]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.434 ns                 ;
; -1.029 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.547 ns                   ; 2.518 ns                 ;
; -1.019 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.445 ns                 ;
; -1.017 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.446 ns                 ;
; -1.016 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.448 ns                 ;
; -1.010 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.530 ns                   ; 2.520 ns                 ;
; -1.009 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.455 ns                 ;
; -1.007 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.538 ns                   ; 2.531 ns                 ;
; -1.004 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]_OTERM21                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.460 ns                 ;
; -0.998 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 2.566 ns                 ;
; -0.995 ns                               ; q[11]                                                                                                                                                  ; q[12]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.446 ns                   ; 2.451 ns                 ;
; -0.990 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.474 ns                 ;
; -0.982 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.480 ns                 ;
; -0.975 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[2]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.489 ns                 ;
; -0.971 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.492 ns                 ;
; -0.969 ns                               ; q[1]                                                                                                                                                   ; q[2]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.495 ns                 ;
; -0.960 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.505 ns                 ;
; -0.899 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 2.665 ns                 ;
; -0.888 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.576 ns                 ;
; -0.883 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.581 ns                 ;
; -0.879 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.461 ns                   ; 2.582 ns                 ;
; -0.877 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.461 ns                   ; 2.584 ns                 ;
; -0.864 ns                               ; AD_state[0]_OTERM113                                                                                                                                   ; AD_state[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.600 ns                 ;
; -0.859 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.605 ns                 ;
; -0.843 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.621 ns                 ;
; -0.825 ns                               ; Tx_data[3]                                                                                                                                             ; register[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.457 ns                   ; 1.632 ns                 ;
; -0.807 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.565 ns                   ; 2.758 ns                 ;
; -0.805 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.565 ns                   ; 2.760 ns                 ;
; -0.802 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[4]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.662 ns                 ;
; -0.774 ns                               ; loop_counter[2]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.690 ns                 ;
; -0.768 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.694 ns                 ;
; -0.767 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.697 ns                 ;
; -0.764 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.699 ns                 ;
; -0.763 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.564 ns                   ; 2.801 ns                 ;
; -0.759 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.561 ns                   ; 2.802 ns                 ;
; -0.738 ns                               ; AD_state[6]                                                                                                                                            ; register[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.483 ns                   ; 2.745 ns                 ;
; -0.738 ns                               ; AD_state[6]                                                                                                                                            ; register[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.483 ns                   ; 2.745 ns                 ;
; -0.738 ns                               ; AD_state[6]                                                                                                                                            ; register[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.483 ns                   ; 2.745 ns                 ;
; -0.736 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.565 ns                   ; 2.829 ns                 ;
; -0.726 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM31                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.738 ns                 ;
; -0.725 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.739 ns                 ;
; -0.718 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.569 ns                   ; 2.851 ns                 ;
; -0.701 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.569 ns                   ; 2.868 ns                 ;
; -0.692 ns                               ; AD_state[5]                                                                                                                                            ; register[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.435 ns                   ; 2.743 ns                 ;
; -0.691 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.773 ns                 ;
; -0.686 ns                               ; q[0]                                                                                                                                                   ; q[1]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.468 ns                   ; 2.782 ns                 ;
; -0.683 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.561 ns                   ; 2.878 ns                 ;
; -0.679 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.785 ns                 ;
; -0.678 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.784 ns                 ;
; -0.677 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.786 ns                 ;
; -0.674 ns                               ; AD_state[6]                                                                                                                                            ; register[12]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.466 ns                   ; 2.792 ns                 ;
; -0.673 ns                               ; q[6]                                                                                                                                                   ; q[7]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.448 ns                   ; 2.775 ns                 ;
; -0.657 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.808 ns                 ;
; -0.656 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.569 ns                   ; 2.913 ns                 ;
; -0.643 ns                               ; register[15]                                                                                                                                           ; register[15]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.821 ns                 ;
; -0.639 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.548 ns                   ; 2.909 ns                 ;
; -0.637 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[3]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.827 ns                 ;
; -0.631 ns                               ; q[3]                                                                                                                                                   ; q[4]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.833 ns                 ;
; -0.628 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.565 ns                   ; 2.937 ns                 ;
; -0.627 ns                               ; loop_counter[1]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.837 ns                 ;
; -0.621 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.538 ns                   ; 2.917 ns                 ;
; -0.620 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.531 ns                   ; 2.911 ns                 ;
; -0.617 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.539 ns                   ; 2.922 ns                 ;
; -0.616 ns                               ; q[14]                                                                                                                                                  ; q[15]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.847 ns                 ;
; -0.613 ns                               ; AD_state[0]_OTERM117                                                                                                                                   ; AD_state[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.851 ns                 ;
; -0.607 ns                               ; q[13]                                                                                                                                                  ; q[14]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.484 ns                   ; 2.877 ns                 ;
; -0.606 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.858 ns                 ;
; -0.605 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]_OTERM23                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.859 ns                 ;
; -0.603 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.861 ns                 ;
; -0.592 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.871 ns                 ;
; -0.590 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.530 ns                   ; 2.940 ns                 ;
; -0.589 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.874 ns                 ;
; -0.586 ns                               ; loop_counter[0]                                                                                                                                        ; loop_counter[3]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.878 ns                 ;
; -0.585 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.879 ns                 ;
; -0.582 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.882 ns                 ;
; -0.578 ns                               ; AD_state[4]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.886 ns                 ;
; -0.577 ns                               ; rx_avail[5]                                                                                                                                            ; Tx_control_3[1]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.468 ns                   ; 2.891 ns                 ;
; -0.576 ns                               ; register[1]                                                                                                                                            ; register[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.888 ns                 ;
; -0.574 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.511 ns                   ; 2.937 ns                 ;
; -0.571 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.893 ns                 ;
; -0.564 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.560 ns                   ; 2.996 ns                 ;
; -0.536 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.926 ns                 ;
; -0.531 ns                               ; AD_state[1]                                                                                                                                            ; AD_state[0]_OTERM119                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 2.932 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.519 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.432 ns                   ; 2.913 ns                 ;
; -0.489 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.973 ns                 ;
; -0.487 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[1]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 2.975 ns                 ;
; -0.487 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.978 ns                 ;
; -0.483 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 2.982 ns                 ;
; -0.479 ns                               ; AD_state[1]                                                                                                                                            ; AD_state[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 2.985 ns                 ;
; -0.466 ns                               ; AD_state[3]                                                                                                                                            ; register[10]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.482 ns                   ; 3.016 ns                 ;
; -0.460 ns                               ; q[1]                                                                                                                                                   ; register[1]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.004 ns                 ;
; -0.459 ns                               ; AD_state[4]                                                                                                                                            ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.497 ns                   ; 3.038 ns                 ;
; -0.440 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 3.022 ns                 ;
; -0.430 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.547 ns                   ; 3.117 ns                 ;
; -0.429 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]_OTERM33                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]_OTERM25                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.035 ns                 ;
; -0.416 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 3.046 ns                 ;
; -0.410 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.538 ns                   ; 3.128 ns                 ;
; -0.408 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.530 ns                   ; 3.122 ns                 ;
; -0.407 ns                               ; AD_state[4]                                                                                                                                            ; register[0]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.495 ns                   ; 3.088 ns                 ;
; -0.406 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]_OTERM41                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.058 ns                 ;
; -0.403 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[4]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 3.059 ns                 ;
; -0.399 ns                               ; AD_state[2]                                                                                                                                            ; AD_state[0]_OTERM117                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.433 ns                   ; 3.034 ns                 ;
; -0.396 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 3.067 ns                 ;
; -0.396 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.479 ns                   ; 3.083 ns                 ;
; -0.390 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 3.073 ns                 ;
; -0.389 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 3.076 ns                 ;
; -0.383 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 3.079 ns                 ;
; -0.383 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM43                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.461 ns                   ; 3.078 ns                 ;
; -0.381 ns                               ; register[4]                                                                                                                                            ; register[4]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.083 ns                 ;
; -0.381 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.083 ns                 ;
; -0.379 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.085 ns                 ;
; -0.371 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]_OTERM39                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.561 ns                   ; 3.190 ns                 ;
; -0.370 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]_OTERM35                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]_OTERM29                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.464 ns                   ; 3.094 ns                 ;
; -0.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff_OTERM47                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.463 ns                   ; 3.095 ns                 ;
; -0.368 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.462 ns                   ; 3.094 ns                 ;
; -0.365 ns                               ; AD_state[6]                                                                                                                                            ; AD_state[0]_OTERM117                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.466 ns                   ; 3.101 ns                 ;
; -0.365 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]_OTERM31                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.561 ns                   ; 3.196 ns                 ;
; -0.364 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.568 ns                   ; 3.204 ns                 ;
; -0.357 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.481 ns                   ; 3.124 ns                 ;
; -0.352 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]_OTERM27                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.465 ns                   ; 3.113 ns                 ;
; -0.338 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]_OTERM37                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.548 ns                   ; 3.210 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                    ;                                                                                                                                                         ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.719 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 1.062 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.946 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.188 ns                 ;
; 1.217 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.466 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.472 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.689 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.691 ns                 ;
; 1.693 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.694 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.696 ns                 ;
; 1.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.779 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.781 ns                 ;
; 1.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.811 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.156 ns                 ;
; 1.874 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.876 ns                 ;
; 1.887 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.889 ns                 ;
; 1.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.919 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.921 ns                 ;
; 1.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.923 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.925 ns                 ;
; 1.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.947 ns                 ;
; 1.951 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.953 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.969 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.971 ns                 ;
; 1.973 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.975 ns                 ;
; 2.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.026 ns                 ;
; 2.031 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.033 ns                 ;
; 2.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.052 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.054 ns                 ;
; 2.087 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.433 ns                 ;
; 2.110 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.112 ns                 ;
; 2.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.137 ns                 ;
; 2.136 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.481 ns                 ;
; 2.141 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.143 ns                 ;
; 2.141 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.143 ns                 ;
; 2.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.553 ns                 ;
; 2.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.229 ns                 ;
; 2.253 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.255 ns                 ;
; 2.284 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.630 ns                 ;
; 2.295 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.297 ns                 ;
; 2.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.399 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.401 ns                 ;
; 2.420 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.422 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.450 ns                 ;
; 2.485 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.487 ns                 ;
; 2.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.838 ns                 ;
; 2.542 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 2.887 ns                 ;
; 2.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.915 ns                 ;
; 2.604 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.606 ns                 ;
; 2.674 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.676 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.775 ns                 ;
; 2.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.161 ns                 ;
; 2.821 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.825 ns                 ;
; 2.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.210 ns                 ;
; 2.866 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.212 ns                 ;
; 2.892 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.238 ns                 ;
; 3.023 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.369 ns                 ;
; 3.073 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.418 ns                 ;
; 3.100 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.446 ns                 ;
; 3.151 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.496 ns                 ;
; 3.153 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.498 ns                 ;
; 3.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.519 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.181 ns                 ;
; 3.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.228 ns                 ;
; 3.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.230 ns                 ;
; 3.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.251 ns                 ;
; 3.336 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.345 ns                   ; 3.681 ns                 ;
; 3.341 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.687 ns                 ;
; 3.343 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.689 ns                 ;
; 3.364 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.710 ns                 ;
; 3.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.413 ns                 ;
; 3.415 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.761 ns                 ;
; 3.417 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.763 ns                 ;
; 3.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.784 ns                 ;
; 3.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.088 ns                 ;
; 3.457 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.089 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.500 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.504 ns                 ;
; 3.526 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.872 ns                 ;
; 3.573 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.205 ns                 ;
; 3.600 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.946 ns                 ;
; 3.605 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.607 ns                 ;
; 3.607 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.609 ns                 ;
; 3.628 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.630 ns                 ;
; 3.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.267 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.712 ns                 ;
; 3.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 5.388 ns                 ;
; 3.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 5.396 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.790 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.792 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.809 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.813 ns                 ;
; 3.863 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.495 ns                 ;
; 3.889 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.521 ns                 ;
; 3.893 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 5.523 ns                 ;
; 3.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 5.539 ns                 ;
; 3.923 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.557 ns                 ;
; 3.936 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.568 ns                 ;
; 3.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.581 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.975 ns                 ;
; 3.981 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.613 ns                 ;
; 4.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.737 ns                 ;
; 4.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.747 ns                 ;
; 4.137 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.771 ns                 ;
; 4.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.807 ns                 ;
; 4.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.826 ns                 ;
; 4.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.826 ns                 ;
; 4.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.833 ns                 ;
; 4.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.859 ns                 ;
; 4.246 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 5.876 ns                 ;
; 4.252 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.884 ns                 ;
; 4.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.976 ns                 ;
; 4.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.983 ns                 ;
; 4.350 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.984 ns                 ;
; 4.351 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 5.985 ns                 ;
; 4.357 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 5.989 ns                 ;
; 4.388 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 6.018 ns                 ;
; 4.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.078 ns                 ;
; 4.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 6.086 ns                 ;
; 4.457 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 6.087 ns                 ;
; 4.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.111 ns                 ;
; 4.479 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.111 ns                 ;
; 4.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.144 ns                 ;
; 4.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.164 ns                 ;
; 4.634 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 6.268 ns                 ;
; 4.635 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 6.269 ns                 ;
; 4.636 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.634 ns                   ; 6.270 ns                 ;
; 4.688 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.320 ns                 ;
; 4.708 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 6.338 ns                 ;
; 4.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.630 ns                   ; 6.339 ns                 ;
; 4.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.406 ns                 ;
; 4.784 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.416 ns                 ;
; 4.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.417 ns                 ;
; 4.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.418 ns                 ;
; 4.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.419 ns                 ;
; 4.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.434 ns                 ;
; 4.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.434 ns                 ;
; 4.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.632 ns                   ; 6.439 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.905 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.815 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.829 ns                 ;
; 2.821 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.835 ns                 ;
; 2.821 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.835 ns                 ;
; 2.821 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.835 ns                 ;
; 2.821 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 2.835 ns                 ;
; 3.144 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.157 ns                 ;
; 3.144 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.157 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.410 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.424 ns                 ;
; 3.416 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.430 ns                 ;
; 3.416 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.430 ns                 ;
; 3.416 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.430 ns                 ;
; 3.416 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.430 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.016 ns                   ; 3.489 ns                 ;
; 3.473 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.016 ns                   ; 3.489 ns                 ;
; 3.739 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.752 ns                 ;
; 3.739 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 3.752 ns                 ;
; 4.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.016 ns                   ; 4.084 ns                 ;
; 4.068 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.016 ns                   ; 4.084 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 11.433 ns  ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 10.138 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 9.842 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 7.179 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.452 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.292 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 6.244 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.178 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 6.066 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.845 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.837 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.833 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 5.818 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 5.709 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.694 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.682 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.621 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.565 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.553 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.533 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.489 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.458 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.455 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.443 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.432 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.401 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.398 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.397 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 5.358 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 5.356 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 5.292 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.290 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.205 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.205 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.204 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.038 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 5.009 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 5.002 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 4.825 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.450 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.430 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.968 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.616 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 3.221 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 1.849 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 1.277 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 0.068 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 21.779 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.624 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.305 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.271 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.088 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 21.085 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.976 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.846 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.686 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.618 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; IFCLK      ;
; N/A   ; None         ; 20.612 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.266 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.259 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.247 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 20.204 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.081 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.964 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.915 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.834 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.784 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.770 ns  ; CC~reg0                                                                                                                        ; CC             ; IFCLK      ;
; N/A   ; None         ; 19.634 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 19.465 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; IFCLK      ;
; N/A   ; None         ; 19.385 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 19.243 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 19.204 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; IFCLK      ;
; N/A   ; None         ; 19.088 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.832 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; IFCLK      ;
; N/A   ; None         ; 18.786 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; IFCLK      ;
; N/A   ; None         ; 18.769 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.735 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.582 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; IFCLK      ;
; N/A   ; None         ; 18.552 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.549 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.532 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 18.440 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.377 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 18.310 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.150 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.082 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; CLK_12MHZ  ;
; N/A   ; None         ; 18.076 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 18.058 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 18.024 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.841 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.838 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.730 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.729 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.723 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.711 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.668 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.607 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 17.599 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.545 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.439 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.428 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.379 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.371 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; PCLK_12MHZ ;
; N/A   ; None         ; 17.365 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM17                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.298 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.248 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.234 ns  ; CC~reg0                                                                                                                        ; CC             ; CLK_12MHZ  ;
; N/A   ; None         ; 17.098 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 17.019 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM13                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.012 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM7                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 17.000 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.957 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM11                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.929 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.849 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 16.834 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM15                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.717 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM9                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.710 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 16.668 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.668 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; CLK_12MHZ  ;
; N/A   ; None         ; 16.587 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM3                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.537 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM1                                             ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.523 ns  ; CC~reg0                                                                                                                        ; CC             ; PCLK_12MHZ ;
; N/A   ; None         ; 16.387 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM19                                            ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.296 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; CLK_12MHZ  ;
; N/A   ; None         ; 16.250 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; CLK_12MHZ  ;
; N/A   ; None         ; 16.218 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; PCLK_12MHZ ;
; N/A   ; None         ; 16.138 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 16.046 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; CLK_12MHZ  ;
; N/A   ; None         ; 15.957 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; PCLK_12MHZ ;
; N/A   ; None         ; 15.870 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; IFCLK      ;
; N/A   ; None         ; 15.585 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; PCLK_12MHZ ;
; N/A   ; None         ; 15.539 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; PCLK_12MHZ ;
; N/A   ; None         ; 15.335 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; PCLK_12MHZ ;
; N/A   ; None         ; 13.661 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 13.639 ns  ; conf[0]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 13.406 ns  ; conf[1]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 13.334 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; CLK_12MHZ  ;
; N/A   ; None         ; 12.623 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; PCLK_12MHZ ;
; N/A   ; None         ; 12.161 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 12.009 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 12.001 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 11.963 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 11.681 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 11.667 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 11.636 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 11.389 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 11.219 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 11.185 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 11.138 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 11.109 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 11.103 ns  ; JCLK_OK                                                                                                                        ; CLK_MCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 10.851 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 10.836 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 10.783 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 10.764 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 10.728 ns  ; DEBUG_LED0~reg0                                                                                                                ; DEBUG_LED0     ; IFCLK      ;
; N/A   ; None         ; 10.486 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 10.392 ns  ; PCLK_OK                                                                                                                        ; CLK_MCLK       ; PCLK_12MHZ ;
; N/A   ; None         ; 9.003 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.542 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.542 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.541 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 8.538 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 8.533 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 8.532 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 8.522 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 8.508 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.508 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.508 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.499 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.431 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 8.431 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 8.431 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 8.411 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 8.092 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 8.075 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 8.073 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 8.063 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 8.059 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 8.058 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 8.053 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 8.043 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 7.993 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 7.909 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 7.791 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 7.703 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 7.701 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 7.700 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 7.695 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 7.692 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 7.677 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 7.669 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
; N/A   ; None         ; 7.356 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 7.347 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 7.338 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
; N/A   ; None         ; 7.040 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 9.277 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.705 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.788 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 4.987 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 2.451 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 1.740 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 0.198 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.197 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -2.338 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -2.733 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.049 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.444 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.702 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.184 ns  ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.743 ns  ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.772 ns  ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -4.938 ns  ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.939 ns  ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.939 ns  ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.024 ns  ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.026 ns  ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.090 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.092 ns  ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.132 ns  ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.135 ns  ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.166 ns  ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.177 ns  ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.189 ns  ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.192 ns  ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.223 ns  ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.267 ns  ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.287 ns  ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.299 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.355 ns  ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.416 ns  ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.428 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.443 ns  ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.552 ns  ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -5.567 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -5.571 ns  ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -5.579 ns  ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.800 ns  ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.912 ns  ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.978 ns  ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.026 ns  ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -6.186 ns  ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.913 ns  ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -9.576 ns  ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -9.872 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -11.167 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Mon Oct 29 21:01:50 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "JCLK_OK" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected gated clock "CLK_MCLK~258" as buffer
    Info: Detected gated clock "CLK_MCLK~257" as buffer
    Info: Detected ripple clock "PCLK_OK" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~259" as buffer
    Info: Detected gated clock "BCLK~190" as buffer
    Info: Detected gated clock "BCLK~191" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.208 ns for clock "IFCLK" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5" and destination register "SPI:Alex_SPI_Tx|data_count[1]"
    Info: Fmax is 60.91 MHz (period= 16.418 ns)
    Info: + Largest register to register requirement is 9.943 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.210 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.038 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.116 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 3; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.467 ns) + CELL(0.651 ns) = 4.234 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 5: + IC(0.355 ns) + CELL(0.206 ns) = 4.795 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 6: + IC(0.747 ns) + CELL(0.000 ns) = 5.542 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 7: + IC(0.879 ns) + CELL(0.970 ns) = 7.391 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(1.107 ns) + CELL(0.000 ns) = 8.498 ns; Loc. = CLKCTRL_G7; Fanout = 147; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.874 ns) + CELL(0.666 ns) = 10.038 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
                Info: Total cell delay = 4.593 ns ( 45.76 % )
                Info: Total interconnect delay = 5.445 ns ( 54.24 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 10.248 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.770 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'conf[0]'
                Info: 6: + IC(0.424 ns) + CELL(0.202 ns) = 6.396 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'CLK_MCLK~257'
                Info: 7: + IC(0.368 ns) + CELL(0.623 ns) = 7.387 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 8: + IC(0.355 ns) + CELL(0.206 ns) = 7.948 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 9: + IC(0.747 ns) + CELL(0.000 ns) = 8.695 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 10: + IC(0.887 ns) + CELL(0.666 ns) = 10.248 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
                Info: Total cell delay = 4.767 ns ( 46.52 % )
                Info: Total interconnect delay = 5.481 ns ( 53.48 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
        Info: 2: + IC(1.129 ns) + CELL(0.651 ns) = 1.780 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_RESYN232_BDD233'
        Info: 3: + IC(0.378 ns) + CELL(0.319 ns) = 2.477 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_BDD155'
        Info: 4: + IC(0.361 ns) + CELL(0.370 ns) = 3.208 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 6; COMB Node = 'Alex_Tx_data[3]'
        Info: 5: + IC(0.394 ns) + CELL(0.206 ns) = 3.808 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~187_RESYN130_BDD131'
        Info: 6: + IC(1.072 ns) + CELL(0.647 ns) = 5.527 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 4; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 7: + IC(0.770 ns) + CELL(0.614 ns) = 6.911 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|data_count[1]_OTERM77'
        Info: 8: + IC(0.364 ns) + CELL(0.460 ns) = 7.735 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
        Info: Total cell delay = 3.267 ns ( 42.24 % )
        Info: Total interconnect delay = 4.468 ns ( 57.76 % )
Info: Slack time is 33.257 ns for clock "PCLK_12MHZ" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5" and destination register "SPI:Alex_SPI_Tx|data_count[1]"
    Info: Fmax is 74.15 MHz (period= 13.486 ns)
    Info: + Largest register to register requirement is 40.992 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.256 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.257 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.624 ns) = 3.014 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 3: + IC(0.747 ns) + CELL(0.000 ns) = 3.761 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 4: + IC(0.879 ns) + CELL(0.970 ns) = 5.610 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 5: + IC(1.107 ns) + CELL(0.000 ns) = 6.717 ns; Loc. = CLKCTRL_G7; Fanout = 147; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 6: + IC(0.874 ns) + CELL(0.666 ns) = 8.257 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
                Info: Total cell delay = 3.255 ns ( 39.42 % )
                Info: Total interconnect delay = 5.002 ns ( 60.58 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 7.001 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.947 ns) + CELL(0.970 ns) = 2.912 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'PCLK_OK'
                Info: 3: + IC(1.138 ns) + CELL(0.651 ns) = 4.701 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 4: + IC(0.747 ns) + CELL(0.000 ns) = 5.448 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 5: + IC(0.887 ns) + CELL(0.666 ns) = 7.001 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
                Info: Total cell delay = 3.282 ns ( 46.88 % )
                Info: Total interconnect delay = 3.719 ns ( 53.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
        Info: 2: + IC(1.129 ns) + CELL(0.651 ns) = 1.780 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_RESYN232_BDD233'
        Info: 3: + IC(0.378 ns) + CELL(0.319 ns) = 2.477 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_BDD155'
        Info: 4: + IC(0.361 ns) + CELL(0.370 ns) = 3.208 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 6; COMB Node = 'Alex_Tx_data[3]'
        Info: 5: + IC(0.394 ns) + CELL(0.206 ns) = 3.808 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~187_RESYN130_BDD131'
        Info: 6: + IC(1.072 ns) + CELL(0.647 ns) = 5.527 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 4; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 7: + IC(0.770 ns) + CELL(0.614 ns) = 6.911 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|data_count[1]_OTERM77'
        Info: 8: + IC(0.364 ns) + CELL(0.460 ns) = 7.735 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
        Info: Total cell delay = 3.267 ns ( 42.24 % )
        Info: Total interconnect delay = 4.468 ns ( 57.76 % )
Info: Slack time is 33.808 ns for clock "CLK_12MHZ" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5" and destination register "SPI:Alex_SPI_Tx|data_count[1]"
    Info: Fmax is 72.65 MHz (period= 13.764 ns)
    Info: + Largest register to register requirement is 41.543 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.117 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 8.829 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.834 ns) + CELL(0.206 ns) = 3.025 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 4: + IC(0.747 ns) + CELL(0.000 ns) = 4.333 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 6.182 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.107 ns) + CELL(0.000 ns) = 7.289 ns; Loc. = CLKCTRL_G7; Fanout = 147; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 8.829 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
                Info: Total cell delay = 3.033 ns ( 34.35 % )
                Info: Total interconnect delay = 5.796 ns ( 65.65 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 7.712 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.312 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 3; REG Node = 'JCLK_OK'
                Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 4.851 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 4: + IC(0.355 ns) + CELL(0.206 ns) = 5.412 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 5: + IC(0.747 ns) + CELL(0.000 ns) = 6.159 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 6: + IC(0.887 ns) + CELL(0.666 ns) = 7.712 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
                Info: Total cell delay = 3.197 ns ( 41.45 % )
                Info: Total interconnect delay = 4.515 ns ( 58.55 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
        Info: 2: + IC(1.129 ns) + CELL(0.651 ns) = 1.780 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_RESYN232_BDD233'
        Info: 3: + IC(0.378 ns) + CELL(0.319 ns) = 2.477 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_BDD155'
        Info: 4: + IC(0.361 ns) + CELL(0.370 ns) = 3.208 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 6; COMB Node = 'Alex_Tx_data[3]'
        Info: 5: + IC(0.394 ns) + CELL(0.206 ns) = 3.808 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 2; COMB Node = 'SPI:Alex_SPI_Tx|Equal0~187_RESYN130_BDD131'
        Info: 6: + IC(1.072 ns) + CELL(0.647 ns) = 5.527 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 4; COMB Node = 'SPI:Alex_SPI_Tx|Selector0~16'
        Info: 7: + IC(0.770 ns) + CELL(0.614 ns) = 6.911 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|data_count[1]_OTERM77'
        Info: 8: + IC(0.364 ns) + CELL(0.460 ns) = 7.735 ns; Loc. = LCFF_X18_Y11_N1; Fanout = 9; REG Node = 'SPI:Alex_SPI_Tx|data_count[1]'
        Info: Total cell delay = 3.267 ns ( 42.24 % )
        Info: Total interconnect delay = 4.468 ns ( 57.76 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 10.652 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]"
    Info: Fmax is 98.22 MHz (period= 10.181 ns)
    Info: + Largest register to register requirement is 20.911 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.342 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.943 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.282 ns) + CELL(0.666 ns) = 2.943 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
                Info: Total cell delay = 1.661 ns ( 56.44 % )
                Info: Total interconnect delay = 1.282 ns ( 43.56 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.601 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.940 ns) + CELL(0.666 ns) = 2.601 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 63.86 % )
                Info: Total interconnect delay = 0.940 ns ( 36.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(0.770 ns) + CELL(0.534 ns) = 1.304 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(4.013 ns) + CELL(0.650 ns) = 5.967 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 4: + IC(3.978 ns) + CELL(0.206 ns) = 10.151 ns; Loc. = LCCOMB_X3_Y14_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]_OTERM69'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.259 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.498 ns ( 14.60 % )
        Info: Total interconnect delay = 8.761 ns ( 85.40 % )
Info: Slack time is 16.499 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]"
    Info: Fmax is 230.73 MHz (period= 4.334 ns)
    Info: + Largest register to register requirement is 20.583 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.014 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.084 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.444 ns) + CELL(0.544 ns) = 0.988 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(1.056 ns) + CELL(0.206 ns) = 2.250 ns; Loc. = LCCOMB_X22_Y1_N2; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.979 ns) + CELL(0.855 ns) = 4.084 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]'
        Info: Total cell delay = 1.605 ns ( 39.30 % )
        Info: Total interconnect delay = 2.479 ns ( 60.70 % )
Info: Minimum slack time is -5.081 ns for clock "IFCLK" between source register "frequency[29]" and destination register "SPI:Alex_SPI_Tx|previous_Alex_data[1]"
    Info: + Shortest register to register delay is 2.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N29; Fanout = 5; REG Node = 'frequency[29]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 5; COMB Node = 'LPF_select:Alex_LPF_select|LPF[4]~205'
        Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 0.967 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 4; COMB Node = 'LPF_select:Alex_LPF_select|LessThan0~931'
        Info: 4: + IC(1.076 ns) + CELL(0.499 ns) = 2.542 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LPF[1]~214'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.650 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 1; REG Node = 'SPI:Alex_SPI_Tx|previous_Alex_data[1]'
        Info: Total cell delay = 1.206 ns ( 45.51 % )
        Info: Total interconnect delay = 1.444 ns ( 54.49 % )
    Info: - Smallest register to register requirement is 7.731 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.729 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.193 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.770 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'conf[0]'
                Info: 6: + IC(0.424 ns) + CELL(0.202 ns) = 6.396 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'CLK_MCLK~257'
                Info: 7: + IC(0.368 ns) + CELL(0.623 ns) = 7.387 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 8: + IC(0.355 ns) + CELL(0.206 ns) = 7.948 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 9: + IC(0.747 ns) + CELL(0.000 ns) = 8.695 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 10.544 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 11: + IC(1.107 ns) + CELL(0.000 ns) = 11.651 ns; Loc. = CLKCTRL_G7; Fanout = 147; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 12: + IC(0.876 ns) + CELL(0.666 ns) = 13.193 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 1; REG Node = 'SPI:Alex_SPI_Tx|previous_Alex_data[1]'
                Info: Total cell delay = 5.737 ns ( 43.49 % )
                Info: Total interconnect delay = 7.456 ns ( 56.51 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 5.464 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.878 ns) + CELL(0.666 ns) = 5.464 ns; Loc. = LCFF_X19_Y8_N29; Fanout = 5; REG Node = 'frequency[29]'
                Info: Total cell delay = 2.766 ns ( 50.62 % )
                Info: Total interconnect delay = 2.698 ns ( 49.38 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 1141 path(s). See Report window for details.
Info: Minimum slack time is -2.589 ns for clock "PCLK_12MHZ" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y14_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X8_Y14_N26; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X8_Y14_N27; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 3.325 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.323 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 10.615 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.947 ns) + CELL(0.970 ns) = 2.912 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 3; REG Node = 'PCLK_OK'
                Info: 3: + IC(1.138 ns) + CELL(0.651 ns) = 4.701 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 4: + IC(0.747 ns) + CELL(0.000 ns) = 5.448 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 7.297 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 6: + IC(0.438 ns) + CELL(0.206 ns) = 7.941 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 7: + IC(1.092 ns) + CELL(0.000 ns) = 9.033 ns; Loc. = CLKCTRL_G6; Fanout = 256; COMB Node = 'BCLK~191clkctrl'
                Info: 8: + IC(0.916 ns) + CELL(0.666 ns) = 10.615 ns; Loc. = LCFF_X8_Y14_N27; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]'
                Info: Total cell delay = 4.458 ns ( 42.00 % )
                Info: Total interconnect delay = 6.157 ns ( 58.00 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 7.292 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.624 ns) = 3.014 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 3: + IC(1.024 ns) + CELL(0.580 ns) = 4.618 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 4: + IC(1.092 ns) + CELL(0.000 ns) = 5.710 ns; Loc. = CLKCTRL_G6; Fanout = 256; COMB Node = 'BCLK~191clkctrl'
                Info: 5: + IC(0.916 ns) + CELL(0.666 ns) = 7.292 ns; Loc. = LCFF_X8_Y14_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]'
                Info: Total cell delay = 2.865 ns ( 39.29 % )
                Info: Total interconnect delay = 4.427 ns ( 60.71 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 267 path(s). See Report window for details.
Info: Minimum slack time is -2.728 ns for clock "CLK_12MHZ" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]"
    Info: + Shortest register to register delay is 0.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y14_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]'
        Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X8_Y14_N26; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X8_Y14_N27; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]'
        Info: Total cell delay = 0.314 ns ( 42.66 % )
        Info: Total interconnect delay = 0.422 ns ( 57.34 % )
    Info: - Smallest register to register requirement is 3.464 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.462 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 11.326 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.357 ns) + CELL(0.970 ns) = 3.312 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 3; REG Node = 'JCLK_OK'
                Info: 3: + IC(1.169 ns) + CELL(0.370 ns) = 4.851 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 4: + IC(0.355 ns) + CELL(0.206 ns) = 5.412 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 5: + IC(0.747 ns) + CELL(0.000 ns) = 6.159 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
                Info: 6: + IC(0.879 ns) + CELL(0.970 ns) = 8.008 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.438 ns) + CELL(0.206 ns) = 8.652 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 8: + IC(1.092 ns) + CELL(0.000 ns) = 9.744 ns; Loc. = CLKCTRL_G6; Fanout = 256; COMB Node = 'BCLK~191clkctrl'
                Info: 9: + IC(0.916 ns) + CELL(0.666 ns) = 11.326 ns; Loc. = LCFF_X8_Y14_N27; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[2]'
                Info: Total cell delay = 4.373 ns ( 38.61 % )
                Info: Total interconnect delay = 6.953 ns ( 61.39 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.864 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.834 ns) + CELL(0.206 ns) = 3.025 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
                Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
                Info: 4: + IC(1.024 ns) + CELL(0.580 ns) = 5.190 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'BCLK~191'
                Info: 5: + IC(1.092 ns) + CELL(0.000 ns) = 6.282 ns; Loc. = CLKCTRL_G6; Fanout = 256; COMB Node = 'BCLK~191clkctrl'
                Info: 6: + IC(0.916 ns) + CELL(0.666 ns) = 7.864 ns; Loc. = LCFF_X8_Y14_N31; Fanout = 1; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe9a[2]'
                Info: Total cell delay = 2.643 ns ( 33.61 % )
                Info: Total interconnect delay = 5.221 ns ( 66.39 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 306 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.938 ns) + CELL(0.666 ns) = 2.599 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.91 % )
                Info: Total interconnect delay = 0.938 ns ( 36.09 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.599 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.938 ns) + CELL(0.666 ns) = 2.599 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.91 % )
                Info: Total interconnect delay = 0.938 ns ( 36.09 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 905 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.447 ns) + CELL(0.460 ns) = 0.907 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.72 % )
        Info: Total interconnect delay = 0.447 ns ( 49.28 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.30 % )
                Info: Total interconnect delay = 1.047 ns ( 36.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 11.433 ns
    Info: + Longest pin to register delay is 14.416 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.222 ns) + CELL(0.615 ns) = 8.831 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(0.669 ns) + CELL(0.624 ns) = 10.124 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(3.978 ns) + CELL(0.206 ns) = 14.308 ns; Loc. = LCCOMB_X3_Y14_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]_OTERM69'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 14.416 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.547 ns ( 17.67 % )
        Info: Total interconnect delay = 11.869 ns ( 82.33 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.282 ns) + CELL(0.666 ns) = 2.943 ns; Loc. = LCFF_X3_Y14_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 56.44 % )
        Info: Total interconnect delay = 1.282 ns ( 43.56 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5" is 21.779 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 10.248 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.770 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'conf[0]'
        Info: 6: + IC(0.424 ns) + CELL(0.202 ns) = 6.396 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'CLK_MCLK~257'
        Info: 7: + IC(0.368 ns) + CELL(0.623 ns) = 7.387 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
        Info: 8: + IC(0.355 ns) + CELL(0.206 ns) = 7.948 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
        Info: 9: + IC(0.747 ns) + CELL(0.000 ns) = 8.695 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
        Info: 10: + IC(0.887 ns) + CELL(0.666 ns) = 10.248 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
        Info: Total cell delay = 4.767 ns ( 46.52 % )
        Info: Total interconnect delay = 5.481 ns ( 53.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM5'
        Info: 2: + IC(1.129 ns) + CELL(0.651 ns) = 1.780 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_RESYN232_BDD233'
        Info: 3: + IC(0.378 ns) + CELL(0.319 ns) = 2.477 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 1; COMB Node = 'Alex_Tx_data[3]_RESYN154_BDD155'
        Info: 4: + IC(0.361 ns) + CELL(0.370 ns) = 3.208 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 6; COMB Node = 'Alex_Tx_data[3]'
        Info: 5: + IC(4.923 ns) + CELL(3.096 ns) = 11.227 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 4.436 ns ( 39.51 % )
        Info: Total interconnect delay = 6.791 ns ( 60.49 % )
Info: Longest tpd from source pin "CLK_12MHZ" to destination pin "CLK_MCLK" is 9.277 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
    Info: 2: + IC(1.834 ns) + CELL(0.206 ns) = 3.025 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
    Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 3.586 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
    Info: 4: + IC(2.435 ns) + CELL(3.256 ns) = 9.277 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.653 ns ( 50.16 % )
    Info: Total interconnect delay = 4.624 ns ( 49.84 % )
Info: th for register "q[0]" (data pin = "DOUT", clock pin = "IFCLK") is 4.987 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 13.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 101; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 3.920 ns; Loc. = CLKCTRL_G3; Fanout = 405; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.880 ns) + CELL(0.970 ns) = 5.770 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 2; REG Node = 'conf[0]'
        Info: 6: + IC(0.424 ns) + CELL(0.202 ns) = 6.396 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'CLK_MCLK~257'
        Info: 7: + IC(0.368 ns) + CELL(0.623 ns) = 7.387 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'CLK_MCLK~258'
        Info: 8: + IC(0.355 ns) + CELL(0.206 ns) = 7.948 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 3; COMB Node = 'CLK_MCLK~259'
        Info: 9: + IC(0.747 ns) + CELL(0.000 ns) = 8.695 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~259clkctrl'
        Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 10.544 ns; Loc. = LCFF_X30_Y10_N19; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 11: + IC(0.438 ns) + CELL(0.206 ns) = 11.188 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 2; COMB Node = 'BCLK~191'
        Info: 12: + IC(1.092 ns) + CELL(0.000 ns) = 12.280 ns; Loc. = CLKCTRL_G6; Fanout = 256; COMB Node = 'BCLK~191clkctrl'
        Info: 13: + IC(0.906 ns) + CELL(0.666 ns) = 13.852 ns; Loc. = LCFF_X15_Y12_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 5.943 ns ( 42.90 % )
        Info: Total interconnect delay = 7.909 ns ( 57.10 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(7.717 ns) + CELL(0.460 ns) = 9.171 ns; Loc. = LCFF_X15_Y12_N15; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.454 ns ( 15.85 % )
        Info: Total interconnect delay = 7.717 ns ( 84.15 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 113 megabytes of memory during processing
    Info: Processing ended: Mon Oct 29 21:01:54 2007
    Info: Elapsed time: 00:00:04


