// Seed: 2458464151
module module_0;
  assign module_2.id_8 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  wor   id_5,
    output uwire id_6,
    output wand  id_7,
    input  tri0  id_8,
    output wor   id_9,
    input  tri   id_10
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input supply0 id_1,
    input wor id_2
);
  if (id_0) assign id_4 = -1;
  else logic id_5, id_6;
  assign id_5 = id_4;
  wand id_7;
  for (id_8 = !{-1{-1}}; 1; id_7 = id_1) assign id_4.id_6 = id_0;
  always id_6 <= "";
  module_0 modCall_1 ();
endmodule
