
RTOS_LAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a0c  0800db88  0800db88  0001db88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e594  0800e594  000206e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e594  0800e594  0001e594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e59c  0800e59c  000206e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e59c  0800e59c  0001e59c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e5a4  0800e5a4  0001e5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e4  20000000  0800e5a8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d88  200006e8  0800ec8c  000206e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004470  0800ec8c  00024470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000206e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020714  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cafd  00000000  00000000  00020757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bf9  00000000  00000000  0003d254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001808  00000000  00000000  00040e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001296  00000000  00000000  00042658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a843  00000000  00000000  000438ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019de2  00000000  00000000  0006e131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010028c  00000000  00000000  00087f13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007790  00000000  00000000  001881a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0018f930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e8 	.word	0x200006e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800db6c 	.word	0x0800db6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ec 	.word	0x200006ec
 80001cc:	0800db6c 	.word	0x0800db6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
   idle_hook_count++;
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <vApplicationIdleHook+0x20>)
 8000eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eae:	1c50      	adds	r0, r2, #1
 8000eb0:	f143 0100 	adc.w	r1, r3, #0
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <vApplicationIdleHook+0x20>)
 8000eb6:	e9c3 0100 	strd	r0, r1, [r3]
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000708 	.word	0x20000708

08000ec8 <init_teller>:
uint16_t total_customer_queue_time = 0;
uint16_t max_customer_queue_time = 0;
uint16_t max_customer_queue_depth = 0;

void init_teller(TELLER_INFO* teller)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	teller->max_wait_time = 0;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
	teller->max_service_time = 0;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	605a      	str	r2, [r3, #4]
	teller->max_break_time = 0;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
	teller->min_break_time = (uint32_t)(-1);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ee8:	60da      	str	r2, [r3, #12]
	teller->total_service_time = 0;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	821a      	strh	r2, [r3, #16]
	teller->total_wait_time = 0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	831a      	strh	r2, [r3, #24]
	teller->total_waits_taken = 0;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	835a      	strh	r2, [r3, #26]
	teller->total_break_time = 0;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2200      	movs	r2, #0
 8000f00:	829a      	strh	r2, [r3, #20]
	teller->total_breaks_taken = 0;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2200      	movs	r2, #0
 8000f06:	82da      	strh	r2, [r3, #22]
	teller->total_customers_serviced = 0;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	825a      	strh	r2, [r3, #18]
	teller->next_available_natural_break_time = rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 8000f0e:	f241 7270 	movw	r2, #6000	; 0x1770
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000f1a:	f04f 0100 	mov.w	r1, #0
 8000f1e:	f001 f853 	bl	8001fc8 <rand_range>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	b292      	uxth	r2, r2
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	839a      	strh	r2, [r3, #28]
	teller->status = status_waiting;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	77da      	strb	r2, [r3, #31]
	teller->forced_break_flag = false;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	779a      	strb	r2, [r3, #30]

}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <reset_and_init_customer>:

void reset_and_init_customer(CUSTOMER_INFO* customer)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	customer->service_time = rand_range(MIN_SERVICE_TIME, MAX_SERVICE_TIME);
 8000f48:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	f04f 0032 	mov.w	r0, #50	; 0x32
 8000f54:	f04f 0100 	mov.w	r1, #0
 8000f58:	f001 f836 	bl	8001fc8 <rand_range>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	b292      	uxth	r2, r2
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	801a      	strh	r2, [r3, #0]
	customer->time_entered_queue = HAL_GetTick();
 8000f66:	f001 fafd 	bl	8002564 <HAL_GetTick>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_GPIO_EXTI_Callback>:
* @brief Callback for S1-S3 SHIELD BUTTONS interrupt.
* @param GPIO_Pin: The GPIO_Pin of the button that generated the interrupt.
* @retval None
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
	TELLER_INFO* teller;

	// First button corresponds to teller01.
	if(GPIO_Pin == S1_SHLD_BUTTON_Pin)
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d101      	bne.n	8000f8c <HAL_GPIO_EXTI_Callback+0x14>
	{
		teller = &teller01_info;
 8000f88:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000f8a:	60fb      	str	r3, [r7, #12]
	}

	// Second button corresponds to teller02.
	if(GPIO_Pin == S2_SHLD_BUTTON_Pin)
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	2b10      	cmp	r3, #16
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		teller = &teller02_info;
 8000f92:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000f94:	60fb      	str	r3, [r7, #12]
	}

	// Third button corresponds to teller03.
	if(GPIO_Pin == S3_SHLD_BUTTON_Pin)
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_GPIO_EXTI_Callback+0x28>
	{
		teller = &teller03_info;
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_GPIO_EXTI_Callback+0x54>)
 8000f9e:	60fb      	str	r3, [r7, #12]
	}

	// Callback is triggered by both the rising AND falling edge, so we just toggle.
	teller->forced_break_flag ^= 1;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	7f9b      	ldrb	r3, [r3, #30]
 8000fa4:	f083 0301 	eor.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	bf14      	ite	ne
 8000fae:	2301      	movne	r3, #1
 8000fb0:	2300      	moveq	r3, #0
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	779a      	strb	r2, [r3, #30]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	20000810 	.word	0x20000810
 8000fc8:	20000830 	.word	0x20000830
 8000fcc:	20000850 	.word	0x20000850

08000fd0 <shiftOut>:
* @param clock_port: The port of the GPIO pin associated with the clock used to operate shift register.
* @param clock_pin: The GPIO clock pin.
* @param value: The value to shift into the data pin.
* @retval None
*/
static inline void shiftOut(GPIO_TypeDef* data_port, uint16_t data_pin, GPIO_TypeDef* clock_port, uint16_t clock_pin, uint8_t value) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	460b      	mov	r3, r1
 8000fde:	817b      	strh	r3, [r7, #10]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	813b      	strh	r3, [r7, #8]
	for(int ii=0x80; ii; ii>>=1) {
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	e01d      	b.n	8001026 <shiftOut+0x56>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_RESET);
 8000fea:	893b      	ldrh	r3, [r7, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f001 fd4f 	bl	8002a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(data_port, data_pin, (value&ii)!=0);
 8000ff6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	bf14      	ite	ne
 8001002:	2301      	movne	r3, #1
 8001004:	2300      	moveq	r3, #0
 8001006:	b2db      	uxtb	r3, r3
 8001008:	461a      	mov	r2, r3
 800100a:	897b      	ldrh	r3, [r7, #10]
 800100c:	4619      	mov	r1, r3
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f001 fd40 	bl	8002a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_SET);
 8001014:	893b      	ldrh	r3, [r7, #8]
 8001016:	2201      	movs	r2, #1
 8001018:	4619      	mov	r1, r3
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f001 fd3a 	bl	8002a94 <HAL_GPIO_WritePin>
	for(int ii=0x80; ii; ii>>=1) {
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	105b      	asrs	r3, r3, #1
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1de      	bne.n	8000fea <shiftOut+0x1a>
	}
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <set_segment_digit>:
* @param digit: The digit to set (four in total)	.
* @param value: The value to set.
* @retval None
*/
static inline void set_segment_digit(uint8_t digit, uint8_t value)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	460a      	mov	r2, r1
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	4613      	mov	r3, r2
 8001046:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2120      	movs	r1, #32
 800104c:	4811      	ldr	r0, [pc, #68]	; (8001094 <set_segment_digit+0x5c>)
 800104e:	f001 fd21 	bl	8002a94 <HAL_GPIO_WritePin>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, value);
 8001052:	79bb      	ldrb	r3, [r7, #6]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800105a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800105e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001062:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001066:	f7ff ffb3 	bl	8000fd0 <shiftOut>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, digit);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001072:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001076:	f44f 7100 	mov.w	r1, #512	; 0x200
 800107a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800107e:	f7ff ffa7 	bl	8000fd0 <shiftOut>
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2120      	movs	r1, #32
 8001086:	4803      	ldr	r0, [pc, #12]	; (8001094 <set_segment_digit+0x5c>)
 8001088:	f001 fd04 	bl	8002a94 <HAL_GPIO_WritePin>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	48000400 	.word	0x48000400

08001098 <set_segment_display>:
*
* @param num: The four digit number to set the display to (MAX: 9999).
* @retval None
*/
void set_segment_display(uint16_t num)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	80fb      	strh	r3, [r7, #6]
	uint8_t digit = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
	uint8_t value;
	while(digit < NUM_SEGMENT_DIGITS)
 80010a6:	e01e      	b.n	80010e6 <set_segment_display+0x4e>
	{
		value = num % 10;
 80010a8:	88fa      	ldrh	r2, [r7, #6]
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <set_segment_display+0x64>)
 80010ac:	fba3 1302 	umull	r1, r3, r3, r2
 80010b0:	08d9      	lsrs	r1, r3, #3
 80010b2:	460b      	mov	r3, r1
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	440b      	add	r3, r1
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	b29b      	uxth	r3, r3
 80010be:	73bb      	strb	r3, [r7, #14]
		set_segment_digit(SEGMENT_DIGIT[digit], SEGMENT_NUM[value]);
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <set_segment_display+0x68>)
 80010c4:	5cd2      	ldrb	r2, [r2, r3]
 80010c6:	7bbb      	ldrb	r3, [r7, #14]
 80010c8:	490e      	ldr	r1, [pc, #56]	; (8001104 <set_segment_display+0x6c>)
 80010ca:	5ccb      	ldrb	r3, [r1, r3]
 80010cc:	4619      	mov	r1, r3
 80010ce:	4610      	mov	r0, r2
 80010d0:	f7ff ffb2 	bl	8001038 <set_segment_digit>
		num /= 10;
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	4a09      	ldr	r2, [pc, #36]	; (80010fc <set_segment_display+0x64>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	08db      	lsrs	r3, r3, #3
 80010de:	80fb      	strh	r3, [r7, #6]
		digit++;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	3301      	adds	r3, #1
 80010e4:	73fb      	strb	r3, [r7, #15]
	while(digit < NUM_SEGMENT_DIGITS)
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	2b03      	cmp	r3, #3
 80010ea:	d9dd      	bls.n	80010a8 <set_segment_display+0x10>
	}
	set_segment_digit(0, 0);
 80010ec:	2100      	movs	r1, #0
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff ffa2 	bl	8001038 <set_segment_digit>
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	cccccccd 	.word	0xcccccccd
 8001100:	0800e1b0 	.word	0x0800e1b0
 8001104:	0800e1b4 	.word	0x0800e1b4

08001108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110c:	f001 f9f6 	bl	80024fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001110:	f000 f88c 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001114:	f000 f95a 	bl	80013cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001118:	f000 f928 	bl	800136c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800111c:	f000 f8d8 	bl	80012d0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize tellers
  init_teller(&teller01_info);
 8001120:	4828      	ldr	r0, [pc, #160]	; (80011c4 <main+0xbc>)
 8001122:	f7ff fed1 	bl	8000ec8 <init_teller>
  init_teller(&teller02_info);
 8001126:	4828      	ldr	r0, [pc, #160]	; (80011c8 <main+0xc0>)
 8001128:	f7ff fece 	bl	8000ec8 <init_teller>
  init_teller(&teller03_info);
 800112c:	4827      	ldr	r0, [pc, #156]	; (80011cc <main+0xc4>)
 800112e:	f7ff fecb 	bl	8000ec8 <init_teller>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001132:	f004 fab1 	bl	8005698 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of Mutex01 */
  Mutex01Handle = osMutexNew(&Mutex01_attributes);
 8001136:	4826      	ldr	r0, [pc, #152]	; (80011d0 <main+0xc8>)
 8001138:	f004 fbc7 	bl	80058ca <osMutexNew>
 800113c:	4603      	mov	r3, r0
 800113e:	4a25      	ldr	r2, [pc, #148]	; (80011d4 <main+0xcc>)
 8001140:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of customerQueue */
  customerQueueHandle = osMessageQueueNew (421, sizeof(uint64_t), &customerQueue_attributes);
 8001142:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <main+0xd0>)
 8001144:	2108      	movs	r1, #8
 8001146:	f240 10a5 	movw	r0, #421	; 0x1a5
 800114a:	f004 fccc 	bl	8005ae6 <osMessageQueueNew>
 800114e:	4603      	mov	r3, r0
 8001150:	4a22      	ldr	r2, [pc, #136]	; (80011dc <main+0xd4>)
 8001152:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateSegment */
  updateSegmentHandle = osThreadNew(StartUpdateSegment, NULL, &updateSegment_attributes);
 8001154:	4a22      	ldr	r2, [pc, #136]	; (80011e0 <main+0xd8>)
 8001156:	2100      	movs	r1, #0
 8001158:	4822      	ldr	r0, [pc, #136]	; (80011e4 <main+0xdc>)
 800115a:	f004 fae7 	bl	800572c <osThreadNew>
 800115e:	4603      	mov	r3, r0
 8001160:	4a21      	ldr	r2, [pc, #132]	; (80011e8 <main+0xe0>)
 8001162:	6013      	str	r3, [r2, #0]

  /* creation of genCustomer */
  genCustomerHandle = osThreadNew(StartGenCustomerTask, NULL, &genCustomer_attributes);
 8001164:	4a21      	ldr	r2, [pc, #132]	; (80011ec <main+0xe4>)
 8001166:	2100      	movs	r1, #0
 8001168:	4821      	ldr	r0, [pc, #132]	; (80011f0 <main+0xe8>)
 800116a:	f004 fadf 	bl	800572c <osThreadNew>
 800116e:	4603      	mov	r3, r0
 8001170:	4a20      	ldr	r2, [pc, #128]	; (80011f4 <main+0xec>)
 8001172:	6013      	str	r3, [r2, #0]

  /* creation of teller01 */
  teller01Handle = osThreadNew(StartTeller01, NULL, &teller01_attributes);
 8001174:	4a20      	ldr	r2, [pc, #128]	; (80011f8 <main+0xf0>)
 8001176:	2100      	movs	r1, #0
 8001178:	4820      	ldr	r0, [pc, #128]	; (80011fc <main+0xf4>)
 800117a:	f004 fad7 	bl	800572c <osThreadNew>
 800117e:	4603      	mov	r3, r0
 8001180:	4a1f      	ldr	r2, [pc, #124]	; (8001200 <main+0xf8>)
 8001182:	6013      	str	r3, [r2, #0]

  /* creation of teller02 */
  teller02Handle = osThreadNew(StartTeller02, NULL, &teller02_attributes);
 8001184:	4a1f      	ldr	r2, [pc, #124]	; (8001204 <main+0xfc>)
 8001186:	2100      	movs	r1, #0
 8001188:	481f      	ldr	r0, [pc, #124]	; (8001208 <main+0x100>)
 800118a:	f004 facf 	bl	800572c <osThreadNew>
 800118e:	4603      	mov	r3, r0
 8001190:	4a1e      	ldr	r2, [pc, #120]	; (800120c <main+0x104>)
 8001192:	6013      	str	r3, [r2, #0]

  /* creation of teller03 */
  teller03Handle = osThreadNew(StartTeller03, NULL, &teller03_attributes);
 8001194:	4a1e      	ldr	r2, [pc, #120]	; (8001210 <main+0x108>)
 8001196:	2100      	movs	r1, #0
 8001198:	481e      	ldr	r0, [pc, #120]	; (8001214 <main+0x10c>)
 800119a:	f004 fac7 	bl	800572c <osThreadNew>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a1d      	ldr	r2, [pc, #116]	; (8001218 <main+0x110>)
 80011a2:	6013      	str	r3, [r2, #0]

  /* creation of simMonitorInfo */
  simMonitorInfoHandle = osThreadNew(StartSimMonitorInfo, NULL, &simMonitorInfo_attributes);
 80011a4:	4a1d      	ldr	r2, [pc, #116]	; (800121c <main+0x114>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	481d      	ldr	r0, [pc, #116]	; (8001220 <main+0x118>)
 80011aa:	f004 fabf 	bl	800572c <osThreadNew>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a1c      	ldr	r2, [pc, #112]	; (8001224 <main+0x11c>)
 80011b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // Grab reference point to get an accurate reading of simulated time.
  SIMULATED_TIME_START = HAL_GetTick();
 80011b4:	f001 f9d6 	bl	8002564 <HAL_GetTick>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4a1b      	ldr	r2, [pc, #108]	; (8001228 <main+0x120>)
 80011bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80011be:	f004 fa8f 	bl	80056e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80011c2:	e7fe      	b.n	80011c2 <main+0xba>
 80011c4:	20000810 	.word	0x20000810
 80011c8:	20000830 	.word	0x20000830
 80011cc:	20000850 	.word	0x20000850
 80011d0:	0800e1a0 	.word	0x0800e1a0
 80011d4:	20000808 	.word	0x20000808
 80011d8:	0800e188 	.word	0x0800e188
 80011dc:	20000804 	.word	0x20000804
 80011e0:	0800e0b0 	.word	0x0800e0b0
 80011e4:	080017e9 	.word	0x080017e9
 80011e8:	200007ec 	.word	0x200007ec
 80011ec:	0800e0d4 	.word	0x0800e0d4
 80011f0:	08001839 	.word	0x08001839
 80011f4:	200007f0 	.word	0x200007f0
 80011f8:	0800e0f8 	.word	0x0800e0f8
 80011fc:	080018d1 	.word	0x080018d1
 8001200:	200007f4 	.word	0x200007f4
 8001204:	0800e11c 	.word	0x0800e11c
 8001208:	080018f5 	.word	0x080018f5
 800120c:	200007f8 	.word	0x200007f8
 8001210:	0800e140 	.word	0x0800e140
 8001214:	08001919 	.word	0x08001919
 8001218:	200007fc 	.word	0x200007fc
 800121c:	0800e164 	.word	0x0800e164
 8001220:	0800193d 	.word	0x0800193d
 8001224:	20000800 	.word	0x20000800
 8001228:	2000080c 	.word	0x2000080c

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b096      	sub	sp, #88	; 0x58
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	2244      	movs	r2, #68	; 0x44
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f008 f821 	bl	8009282 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800124e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001252:	f001 fc5d 	bl	8002b10 <HAL_PWREx_ControlVoltageScaling>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800125c:	f000 fe14 	bl	8001e88 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001260:	2302      	movs	r3, #2
 8001262:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001264:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001268:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800126a:	2310      	movs	r3, #16
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126e:	2302      	movs	r3, #2
 8001270:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001272:	2302      	movs	r3, #2
 8001274:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001276:	2301      	movs	r3, #1
 8001278:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800127a:	230a      	movs	r3, #10
 800127c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800127e:	2307      	movs	r3, #7
 8001280:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001286:	2302      	movs	r3, #2
 8001288:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4618      	mov	r0, r3
 8001290:	f001 fc94 	bl	8002bbc <HAL_RCC_OscConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800129a:	f000 fdf5 	bl	8001e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	230f      	movs	r3, #15
 80012a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a2:	2303      	movs	r3, #3
 80012a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	2104      	movs	r1, #4
 80012b6:	4618      	mov	r0, r3
 80012b8:	f002 f85c 	bl	8003374 <HAL_RCC_ClockConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012c2:	f000 fde1 	bl	8001e88 <Error_Handler>
  }
}
 80012c6:	bf00      	nop
 80012c8:	3758      	adds	r7, #88	; 0x58
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ee:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <MX_TIM2_Init+0x98>)
 80012f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <MX_TIM2_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <MX_TIM2_Init+0x98>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_TIM2_Init+0x98>)
 8001304:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001308:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <MX_TIM2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <MX_TIM2_Init+0x98>)
 8001312:	2200      	movs	r2, #0
 8001314:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001316:	4814      	ldr	r0, [pc, #80]	; (8001368 <MX_TIM2_Init+0x98>)
 8001318:	f002 ff3e 	bl	8004198 <HAL_TIM_Base_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001322:	f000 fdb1 	bl	8001e88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800132a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	4619      	mov	r1, r3
 8001332:	480d      	ldr	r0, [pc, #52]	; (8001368 <MX_TIM2_Init+0x98>)
 8001334:	f003 f8fa 	bl	800452c <HAL_TIM_ConfigClockSource>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800133e:	f000 fda3 	bl	8001e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <MX_TIM2_Init+0x98>)
 8001350:	f003 fb12 	bl	8004978 <HAL_TIMEx_MasterConfigSynchronization>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800135a:	f000 fd95 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000718 	.word	0x20000718

0800136c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001372:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <MX_USART2_UART_Init+0x5c>)
 8001374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800137c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001392:	220c      	movs	r2, #12
 8001394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_USART2_UART_Init+0x58>)
 80013b0:	f003 fb88 	bl	8004ac4 <HAL_UART_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013ba:	f000 fd65 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000764 	.word	0x20000764
 80013c8:	40004400 	.word	0x40004400

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	4b57      	ldr	r3, [pc, #348]	; (8001540 <MX_GPIO_Init+0x174>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	4a56      	ldr	r2, [pc, #344]	; (8001540 <MX_GPIO_Init+0x174>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ee:	4b54      	ldr	r3, [pc, #336]	; (8001540 <MX_GPIO_Init+0x174>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013fa:	4b51      	ldr	r3, [pc, #324]	; (8001540 <MX_GPIO_Init+0x174>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	4a50      	ldr	r2, [pc, #320]	; (8001540 <MX_GPIO_Init+0x174>)
 8001400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001406:	4b4e      	ldr	r3, [pc, #312]	; (8001540 <MX_GPIO_Init+0x174>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <MX_GPIO_Init+0x174>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	4a4a      	ldr	r2, [pc, #296]	; (8001540 <MX_GPIO_Init+0x174>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_GPIO_Init+0x174>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142a:	4b45      	ldr	r3, [pc, #276]	; (8001540 <MX_GPIO_Init+0x174>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142e:	4a44      	ldr	r2, [pc, #272]	; (8001540 <MX_GPIO_Init+0x174>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_GPIO_Init+0x174>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SHLD_D7_SEG7_Clock_Pin|SHLD_D8_SEG7_Data_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144c:	f001 fb22 	bl	8002a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	2120      	movs	r1, #32
 8001454:	483b      	ldr	r0, [pc, #236]	; (8001544 <MX_GPIO_Init+0x178>)
 8001456:	f001 fb1d 	bl	8002a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800145a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001460:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	4835      	ldr	r0, [pc, #212]	; (8001548 <MX_GPIO_Init+0x17c>)
 8001472:	f001 f965 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_SHLD_BUTTON_Pin S2_SHLD_BUTTON_Pin */
  GPIO_InitStruct.Pin = S1_SHLD_BUTTON_Pin|S2_SHLD_BUTTON_Pin;
 8001476:	2312      	movs	r3, #18
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800147a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800147e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148e:	f001 f957 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001492:	2320      	movs	r3, #32
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2301      	movs	r3, #1
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	4619      	mov	r1, r3
 80014a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ac:	f001 f948 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pin : S3_SHLD_BUTTON_Pin */
  GPIO_InitStruct.Pin = S3_SHLD_BUTTON_Pin;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014b4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80014b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(S3_SHLD_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	4619      	mov	r1, r3
 80014c4:	481f      	ldr	r0, [pc, #124]	; (8001544 <MX_GPIO_Init+0x178>)
 80014c6:	f001 f93b 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHLD_D7_SEG7_Clock_Pin SHLD_D8_SEG7_Data_Pin */
  GPIO_InitStruct.Pin = SHLD_D7_SEG7_Clock_Pin|SHLD_D8_SEG7_Data_Pin;
 80014ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014d8:	2301      	movs	r3, #1
 80014da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e6:	f001 f92b 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHLD_D4_SEG7_Latch_Pin */
  GPIO_InitStruct.Pin = SHLD_D4_SEG7_Latch_Pin;
 80014ea:	2320      	movs	r3, #32
 80014ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80014f6:	2301      	movs	r3, #1
 80014f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHLD_D4_SEG7_Latch_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4810      	ldr	r0, [pc, #64]	; (8001544 <MX_GPIO_Init+0x178>)
 8001502:	f001 f91d 	bl	8002740 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  // S1_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2100      	movs	r1, #0
 800150a:	2007      	movs	r0, #7
 800150c:	f001 f8ee 	bl	80026ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001510:	2007      	movs	r0, #7
 8001512:	f001 f907 	bl	8002724 <HAL_NVIC_EnableIRQ>

  // S2_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	200a      	movs	r0, #10
 800151c:	f001 f8e6 	bl	80026ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001520:	200a      	movs	r0, #10
 8001522:	f001 f8ff 	bl	8002724 <HAL_NVIC_EnableIRQ>

  // S3_SHLD_BUTTON
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2100      	movs	r1, #0
 800152a:	2006      	movs	r0, #6
 800152c:	f001 f8de 	bl	80026ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001530:	2006      	movs	r0, #6
 8001532:	f001 f8f7 	bl	8002724 <HAL_NVIC_EnableIRQ>
/* USER CODE END MX_GPIO_Init_2 */
}
 8001536:	bf00      	nop
 8001538:	3728      	adds	r7, #40	; 0x28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	48000400 	.word	0x48000400
 8001548:	48000800 	.word	0x48000800

0800154c <teller_functionality>:

/* USER CODE BEGIN 4 */
void teller_functionality(TELLER_INFO* teller_info, osThreadId_t tellerHandler)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b097      	sub	sp, #92	; 0x5c
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
	uint32_t wait_discrepancy;

	for(;;)
	{
		// Teller starts working.
		teller_info->status = status_working;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	77da      	strb	r2, [r3, #31]

		// Stop teller when the day ends.
		if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 800155c:	f001 f802 	bl	8002564 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	4b9c      	ldr	r3, [pc, #624]	; (80017d4 <teller_functionality+0x288>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 800156a:	3310      	adds	r3, #16
 800156c:	429a      	cmp	r2, r3
 800156e:	d305      	bcc.n	800157c <teller_functionality+0x30>
		{
			teller_info->status = status_done_for_the_day;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2203      	movs	r2, #3
 8001574:	77da      	strb	r2, [r3, #31]
			osThreadSuspend(tellerHandler);
 8001576:	6838      	ldr	r0, [r7, #0]
 8001578:	f004 f96b 	bl	8005852 <osThreadSuspend>
		}

		/* --- First step is to obtain a customer --- */

		// [A: 1/2] We assume the teller will have to wait for a customer...
		teller_info->status = status_waiting;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	77da      	strb	r2, [r3, #31]

		// [A: 2/2] ...so we grab a reference snapshot of the current time to calculate total wait later.
		pre_wait_reference = HAL_GetTick();
 8001582:	f000 ffef 	bl	8002564 <HAL_GetTick>
 8001586:	6578      	str	r0, [r7, #84]	; 0x54

		// Attempt to grab the next customer from the queue.
		osMessageQueueGet(customerQueueHandle, &current_customer, 0, osWaitForever);
 8001588:	4b93      	ldr	r3, [pc, #588]	; (80017d8 <teller_functionality+0x28c>)
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	f107 0108 	add.w	r1, r7, #8
 8001590:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001594:	2200      	movs	r2, #0
 8001596:	f004 fb79 	bl	8005c8c <osMessageQueueGet>

		// If the teller was able to unblock, it means a customer was successfully obtained -> teller is no longer waiting
		wait_discrepancy = HAL_GetTick() - pre_wait_reference;
 800159a:	f000 ffe3 	bl	8002564 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	653b      	str	r3, [r7, #80]	; 0x50
		teller_info->status = status_working;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	77da      	strb	r2, [r3, #31]

		// This is time the customer had to wait in the queue before being serviced.
		customer_time_spent_in_queue = HAL_GetTick() - current_customer.time_entered_queue;
 80015ac:	f000 ffda 	bl	8002564 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c

		// [B: 1/2] If the time discrepancy is too high, it probably means the teller had to wait...
		if(wait_discrepancy > TELLER_WAIT_TOLERANCE)
 80015b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015ba:	2b0a      	cmp	r3, #10
 80015bc:	d91c      	bls.n	80015f8 <teller_functionality+0xac>
		{
			// [B: 2/2] ...so update the teller's wait statistics.
			teller_info->total_wait_time += (wait_discrepancy - TELLER_WAIT_TOLERANCE);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	8b1a      	ldrh	r2, [r3, #24]
 80015c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	3b0a      	subs	r3, #10
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	831a      	strh	r2, [r3, #24]
			teller_info->total_waits_taken++;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	8b5b      	ldrh	r3, [r3, #26]
 80015d6:	3301      	adds	r3, #1
 80015d8:	b29a      	uxth	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	835a      	strh	r2, [r3, #26]
			teller_info->max_wait_time = MAX(teller_info->max_wait_time, (wait_discrepancy - TELLER_WAIT_TOLERANCE));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80015e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015e6:	3b0a      	subs	r3, #10
 80015e8:	647b      	str	r3, [r7, #68]	; 0x44
 80015ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80015ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ee:	429a      	cmp	r2, r3
 80015f0:	bf38      	it	cc
 80015f2:	461a      	movcc	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	601a      	str	r2, [r3, #0]
		}

		/* --- Move on to process customer --- */

		// Record statistic about customer.
		teller_info->total_customers_serviced++;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8a5b      	ldrh	r3, [r3, #18]
 80015fc:	3301      	adds	r3, #1
 80015fe:	b29a      	uxth	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	825a      	strh	r2, [r3, #18]
		teller_info->total_service_time += current_customer.service_time;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	8a1a      	ldrh	r2, [r3, #16]
 8001608:	893b      	ldrh	r3, [r7, #8]
 800160a:	4413      	add	r3, r2
 800160c:	b29a      	uxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	821a      	strh	r2, [r3, #16]
		teller_info->max_service_time = MAX(teller_info->max_service_time, current_customer.service_time);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	643b      	str	r3, [r7, #64]	; 0x40
 8001618:	893b      	ldrh	r3, [r7, #8]
 800161a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800161c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800161e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001620:	429a      	cmp	r2, r3
 8001622:	bf38      	it	cc
 8001624:	461a      	movcc	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	605a      	str	r2, [r3, #4]


		// Access global variables to update customer queue time statistics.
		osMutexAcquire(Mutex01Handle, osWaitForever);
 800162a:	4b6c      	ldr	r3, [pc, #432]	; (80017dc <teller_functionality+0x290>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001632:	4618      	mov	r0, r3
 8001634:	f004 f9cf 	bl	80059d6 <osMutexAcquire>
		max_customer_queue_time = MAX(max_customer_queue_time, customer_time_spent_in_queue);
 8001638:	4b69      	ldr	r3, [pc, #420]	; (80017e0 <teller_functionality+0x294>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800163e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001640:	63bb      	str	r3, [r7, #56]	; 0x38
 8001642:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001646:	4293      	cmp	r3, r2
 8001648:	bf38      	it	cc
 800164a:	4613      	movcc	r3, r2
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b64      	ldr	r3, [pc, #400]	; (80017e0 <teller_functionality+0x294>)
 8001650:	801a      	strh	r2, [r3, #0]
		total_customer_queue_time += customer_time_spent_in_queue;
 8001652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001654:	b29a      	uxth	r2, r3
 8001656:	4b63      	ldr	r3, [pc, #396]	; (80017e4 <teller_functionality+0x298>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	b29a      	uxth	r2, r3
 800165e:	4b61      	ldr	r3, [pc, #388]	; (80017e4 <teller_functionality+0x298>)
 8001660:	801a      	strh	r2, [r3, #0]
		osMutexRelease(Mutex01Handle);
 8001662:	4b5e      	ldr	r3, [pc, #376]	; (80017dc <teller_functionality+0x290>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f004 fa00 	bl	8005a6c <osMutexRelease>

		// Simulate time spent servicing customer.
		osDelay(current_customer.service_time);
 800166c:	893b      	ldrh	r3, [r7, #8]
 800166e:	4618      	mov	r0, r3
 8001670:	f004 f910 	bl	8005894 <osDelay>


		/* --- Check for breaks only after finishing with a customer --- */

		// Forced break -> takes priority over natural break.
		if(teller_info->forced_break_flag == true)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7f9b      	ldrb	r3, [r3, #30]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d052      	beq.n	8001722 <teller_functionality+0x1d6>
		{
			// Grab reference point
			forced_break_start_time = HAL_GetTick();
 800167c:	f000 ff72 	bl	8002564 <HAL_GetTick>
 8001680:	6238      	str	r0, [r7, #32]
			teller_info->status = status_on_break;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2202      	movs	r2, #2
 8001686:	77da      	strb	r2, [r3, #31]

			// Stay until the forced break is released
			while(teller_info->forced_break_flag == true)
 8001688:	e002      	b.n	8001690 <teller_functionality+0x144>
			{
				osDelay(1);
 800168a:	2001      	movs	r0, #1
 800168c:	f004 f902 	bl	8005894 <osDelay>
			while(teller_info->forced_break_flag == true)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	7f9b      	ldrb	r3, [r3, #30]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d1f8      	bne.n	800168a <teller_functionality+0x13e>
			}

			// Break ends.
			teller_info->status = status_working;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	77da      	strb	r2, [r3, #31]

			// [C: 1/2] Calculate break time and updated statistics...
			break_time = HAL_GetTick() - forced_break_start_time;
 800169e:	f000 ff61 	bl	8002564 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	6a3b      	ldr	r3, [r7, #32]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	637b      	str	r3, [r7, #52]	; 0x34
			teller_info->max_break_time = MAX(teller_info->max_break_time, break_time);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	bf38      	it	cc
 80016bc:	461a      	movcc	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	609a      	str	r2, [r3, #8]
			teller_info->min_break_time = MIN(teller_info->min_break_time, break_time);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ca:	613b      	str	r3, [r7, #16]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	bf28      	it	cs
 80016d4:	461a      	movcs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	60da      	str	r2, [r3, #12]
			teller_info->total_break_time += break_time;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	8a9a      	ldrh	r2, [r3, #20]
 80016de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	4413      	add	r3, r2
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	829a      	strh	r2, [r3, #20]
			teller_info->total_breaks_taken++;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	8adb      	ldrh	r3, [r3, #22]
 80016ee:	3301      	adds	r3, #1
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	82da      	strh	r2, [r3, #22]

			// [C: 2/2] ...teller was just on break, so recalculate next available natural break time
			teller_info->next_available_natural_break_time = HAL_GetTick() + rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 80016f6:	f000 ff35 	bl	8002564 <HAL_GetTick>
 80016fa:	4603      	mov	r3, r0
 80016fc:	b29c      	uxth	r4, r3
 80016fe:	f241 7270 	movw	r2, #6000	; 0x1770
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	f000 fc5b 	bl	8001fc8 <rand_range>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	b293      	uxth	r3, r2
 8001718:	4423      	add	r3, r4
 800171a:	b29a      	uxth	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	839a      	strh	r2, [r3, #28]
 8001720:	e719      	b.n	8001556 <teller_functionality+0xa>


		} // Natural break.
		else if(HAL_GetTick() >= teller_info->next_available_natural_break_time)
 8001722:	f000 ff1f 	bl	8002564 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	8b9b      	ldrh	r3, [r3, #28]
 800172c:	429a      	cmp	r2, r3
 800172e:	f4ff af12 	bcc.w	8001556 <teller_functionality+0xa>
		{

			// Generate a random break duration and update statistics.
			break_time = rand_range(MIN_TELLER_BREAK_TIME, MAX_TELLER_BREAK_TIME);
 8001732:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800173e:	f04f 0100 	mov.w	r1, #0
 8001742:	f000 fc41 	bl	8001fc8 <rand_range>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4613      	mov	r3, r2
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
			teller_info->max_break_time = MAX(teller_info->max_break_time, break_time);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
 8001754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800175a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800175c:	429a      	cmp	r2, r3
 800175e:	bf38      	it	cc
 8001760:	461a      	movcc	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	609a      	str	r2, [r3, #8]
			teller_info->min_break_time = MIN(teller_info->min_break_time, break_time);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28
 800176c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
 8001770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001774:	429a      	cmp	r2, r3
 8001776:	bf28      	it	cs
 8001778:	461a      	movcs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	60da      	str	r2, [r3, #12]
			teller_info->total_break_time += break_time;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	8a9a      	ldrh	r2, [r3, #20]
 8001782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001784:	b29b      	uxth	r3, r3
 8001786:	4413      	add	r3, r2
 8001788:	b29a      	uxth	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	829a      	strh	r2, [r3, #20]
			teller_info->total_breaks_taken++;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	8adb      	ldrh	r3, [r3, #22]
 8001792:	3301      	adds	r3, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	82da      	strh	r2, [r3, #22]

			// Generate next available break.
			teller_info->next_available_natural_break_time = HAL_GetTick() + rand_range(MIN_TELLER_BREAK_WAIT, MAX_TELLER_BREAK_WAIT);
 800179a:	f000 fee3 	bl	8002564 <HAL_GetTick>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29c      	uxth	r4, r3
 80017a2:	f241 7270 	movw	r2, #6000	; 0x1770
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80017ae:	f04f 0100 	mov.w	r1, #0
 80017b2:	f000 fc09 	bl	8001fc8 <rand_range>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	b293      	uxth	r3, r2
 80017bc:	4423      	add	r3, r4
 80017be:	b29a      	uxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	839a      	strh	r2, [r3, #28]

			// Go on break.
			teller_info->status = status_on_break;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2202      	movs	r2, #2
 80017c8:	77da      	strb	r2, [r3, #31]
			osDelay(break_time);
 80017ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017cc:	f004 f862 	bl	8005894 <osDelay>
		teller_info->status = status_working;
 80017d0:	e6c1      	b.n	8001556 <teller_functionality+0xa>
 80017d2:	bf00      	nop
 80017d4:	2000080c 	.word	0x2000080c
 80017d8:	20000804 	.word	0x20000804
 80017dc:	20000808 	.word	0x20000808
 80017e0:	20000712 	.word	0x20000712
 80017e4:	20000710 	.word	0x20000710

080017e8 <StartUpdateSegment>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUpdateSegment */
void StartUpdateSegment(void *argument)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	// Stop generator when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 80017f0:	f000 feb8 	bl	8002564 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <StartUpdateSegment+0x44>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 80017fe:	3310      	adds	r3, #16
 8001800:	429a      	cmp	r2, r3
 8001802:	d304      	bcc.n	800180e <StartUpdateSegment+0x26>
	{
		osThreadSuspend(updateSegmentHandle);
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <StartUpdateSegment+0x48>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f004 f822 	bl	8005852 <osThreadSuspend>
	}

	// [A: 1/2] Constantly update the 7-segment display...
	set_segment_display(osMessageQueueGetCount(customerQueueHandle));
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <StartUpdateSegment+0x4c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f004 fa98 	bl	8005d48 <osMessageQueueGetCount>
 8001818:	4603      	mov	r3, r0
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fc3b 	bl	8001098 <set_segment_display>

	// [A: 2/2] ... need short delay for display to stay updated properly.
    osDelay(1);
 8001822:	2001      	movs	r0, #1
 8001824:	f004 f836 	bl	8005894 <osDelay>
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 8001828:	e7e2      	b.n	80017f0 <StartUpdateSegment+0x8>
 800182a:	bf00      	nop
 800182c:	2000080c 	.word	0x2000080c
 8001830:	200007ec 	.word	0x200007ec
 8001834:	20000804 	.word	0x20000804

08001838 <StartGenCustomerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGenCustomerTask */
void StartGenCustomerTask(void *argument)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	// Stop generator when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 8001840:	f000 fe90 	bl	8002564 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <StartGenCustomerTask+0x88>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 800184e:	3310      	adds	r3, #16
 8001850:	429a      	cmp	r2, r3
 8001852:	d304      	bcc.n	800185e <StartGenCustomerTask+0x26>
	{
		osThreadSuspend(genCustomerHandle);
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <StartGenCustomerTask+0x8c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f003 fffa 	bl	8005852 <osThreadSuspend>
	}

	// New customer arrives after a random time within a set interval.
	delay_until_next_customer_arrival = rand_range(MIN_CUSTOMER_ARRIVAL_DELAY, MAX_CUSTOMER_ARRIVAL_DELAY);
 800185e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	f04f 0064 	mov.w	r0, #100	; 0x64
 800186a:	f04f 0100 	mov.w	r1, #0
 800186e:	f000 fbab 	bl	8001fc8 <rand_range>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	4613      	mov	r3, r2
 8001878:	61fb      	str	r3, [r7, #28]

	// Generate a new customer with randomized service time.
	reset_and_init_customer(&customer_template);
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff fb5e 	bl	8000f40 <reset_and_init_customer>

	// Send customer to queue to be picked up by tellers.
	osMessageQueuePut(customerQueueHandle, &customer_template, 0U, osWaitForever);
 8001884:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <StartGenCustomerTask+0x90>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	f107 010c 	add.w	r1, r7, #12
 800188c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001890:	2200      	movs	r2, #0
 8001892:	f004 f99b 	bl	8005bcc <osMessageQueuePut>

	// Record queue statistics.
	max_customer_queue_depth = MAX(max_customer_queue_depth, osMessageQueueGetCount(customerQueueHandle));
 8001896:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <StartGenCustomerTask+0x94>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	837b      	strh	r3, [r7, #26]
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <StartGenCustomerTask+0x90>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f004 fa51 	bl	8005d48 <osMessageQueueGetCount>
 80018a6:	6178      	str	r0, [r7, #20]
 80018a8:	8b7a      	ldrh	r2, [r7, #26]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	4293      	cmp	r3, r2
 80018ae:	bf38      	it	cc
 80018b0:	4613      	movcc	r3, r2
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <StartGenCustomerTask+0x94>)
 80018b6:	801a      	strh	r2, [r3, #0]

	// Simulate time between customers.
	osDelay(delay_until_next_customer_arrival);
 80018b8:	69f8      	ldr	r0, [r7, #28]
 80018ba:	f003 ffeb 	bl	8005894 <osDelay>
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 80018be:	e7bf      	b.n	8001840 <StartGenCustomerTask+0x8>
 80018c0:	2000080c 	.word	0x2000080c
 80018c4:	200007f0 	.word	0x200007f0
 80018c8:	20000804 	.word	0x20000804
 80018cc:	20000714 	.word	0x20000714

080018d0 <StartTeller01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller01 */
void StartTeller01(void *argument)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller01 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller01_info, teller01Handle);
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <StartTeller01+0x1c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	4804      	ldr	r0, [pc, #16]	; (80018f0 <StartTeller01+0x20>)
 80018e0:	f7ff fe34 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller01 */
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	200007f4 	.word	0x200007f4
 80018f0:	20000810 	.word	0x20000810

080018f4 <StartTeller02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller02 */
void StartTeller02(void *argument)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller02 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller02_info, teller02Handle);
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <StartTeller02+0x1c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4619      	mov	r1, r3
 8001902:	4804      	ldr	r0, [pc, #16]	; (8001914 <StartTeller02+0x20>)
 8001904:	f7ff fe22 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller02 */
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200007f8 	.word	0x200007f8
 8001914:	20000830 	.word	0x20000830

08001918 <StartTeller03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTeller03 */
void StartTeller03(void *argument)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTeller03 */
  /* Infinite loop */

  // All tellers share the same functionality.
  teller_functionality(&teller03_info, teller03Handle);
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <StartTeller03+0x1c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4619      	mov	r1, r3
 8001926:	4804      	ldr	r0, [pc, #16]	; (8001938 <StartTeller03+0x20>)
 8001928:	f7ff fe10 	bl	800154c <teller_functionality>

  /* USER CODE END StartTeller03 */
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200007fc 	.word	0x200007fc
 8001938:	20000850 	.word	0x20000850

0800193c <StartSimMonitorInfo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSimMonitorInfo */
void StartSimMonitorInfo(void *argument)
{
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	b09b      	sub	sp, #108	; 0x6c
 8001940:	af06      	add	r7, sp, #24
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t total_wait_time;
  uint32_t total_num_waits;

  for(;;)
  {
	current_time_ms = HAL_GetTick();
 8001944:	f000 fe0e 	bl	8002564 <HAL_GetTick>
 8001948:	64f8      	str	r0, [r7, #76]	; 0x4c

	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 800194a:	f000 fe0b 	bl	8002564 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	4b2f      	ldr	r3, [pc, #188]	; (8001a10 <StartSimMonitorInfo+0xd4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 8001958:	3310      	adds	r3, #16
 800195a:	429a      	cmp	r2, r3
 800195c:	d31b      	bcc.n	8001996 <StartSimMonitorInfo+0x5a>
	{
		while((eTaskGetState(teller01Handle) != eSuspended) ||
 800195e:	e002      	b.n	8001966 <StartSimMonitorInfo+0x2a>
				(eTaskGetState(teller02Handle) != eSuspended) ||
				(eTaskGetState(teller03Handle) != eSuspended))
		{
			osDelay(1);
 8001960:	2001      	movs	r0, #1
 8001962:	f003 ff97 	bl	8005894 <osDelay>
		while((eTaskGetState(teller01Handle) != eSuspended) ||
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <StartSimMonitorInfo+0xd8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f005 fcca 	bl	8007304 <eTaskGetState>
 8001970:	4603      	mov	r3, r0
				(eTaskGetState(teller02Handle) != eSuspended) ||
 8001972:	2b03      	cmp	r3, #3
 8001974:	d1f4      	bne.n	8001960 <StartSimMonitorInfo+0x24>
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <StartSimMonitorInfo+0xdc>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f005 fcc2 	bl	8007304 <eTaskGetState>
 8001980:	4603      	mov	r3, r0
		while((eTaskGetState(teller01Handle) != eSuspended) ||
 8001982:	2b03      	cmp	r3, #3
 8001984:	d1ec      	bne.n	8001960 <StartSimMonitorInfo+0x24>
				(eTaskGetState(teller03Handle) != eSuspended))
 8001986:	4b25      	ldr	r3, [pc, #148]	; (8001a1c <StartSimMonitorInfo+0xe0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f005 fcba 	bl	8007304 <eTaskGetState>
 8001990:	4603      	mov	r3, r0
				(eTaskGetState(teller02Handle) != eSuspended) ||
 8001992:	2b03      	cmp	r3, #3
 8001994:	d1e4      	bne.n	8001960 <StartSimMonitorInfo+0x24>
		}
	}

	sim_hours = MS_TO_SIM_HOURS(current_time_ms);
 8001996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001998:	4a21      	ldr	r2, [pc, #132]	; (8001a20 <StartSimMonitorInfo+0xe4>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	09db      	lsrs	r3, r3, #7
 80019a0:	64bb      	str	r3, [r7, #72]	; 0x48
	sim_min = MS_TO_SIM_MIN(current_time_ms);
 80019a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019a4:	4a1f      	ldr	r2, [pc, #124]	; (8001a24 <StartSimMonitorInfo+0xe8>)
 80019a6:	fba2 2303 	umull	r2, r3, r2, r3
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	647b      	str	r3, [r7, #68]	; 0x44

	teller01_info_str = STATUS_TO_STR[teller01_info.status];
 80019ae:	4b1e      	ldr	r3, [pc, #120]	; (8001a28 <StartSimMonitorInfo+0xec>)
 80019b0:	7fdb      	ldrb	r3, [r3, #31]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4b1d      	ldr	r3, [pc, #116]	; (8001a2c <StartSimMonitorInfo+0xf0>)
 80019b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ba:	643b      	str	r3, [r7, #64]	; 0x40
	teller02_info_str = STATUS_TO_STR[teller02_info.status];
 80019bc:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <StartSimMonitorInfo+0xf4>)
 80019be:	7fdb      	ldrb	r3, [r3, #31]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <StartSimMonitorInfo+0xf0>)
 80019c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c8:	63fb      	str	r3, [r7, #60]	; 0x3c
	teller03_info_str = STATUS_TO_STR[teller03_info.status];
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <StartSimMonitorInfo+0xf8>)
 80019cc:	7fdb      	ldrb	r3, [r3, #31]
 80019ce:	461a      	mov	r2, r3
 80019d0:	4b16      	ldr	r3, [pc, #88]	; (8001a2c <StartSimMonitorInfo+0xf0>)
 80019d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d6:	63bb      	str	r3, [r7, #56]	; 0x38

	// [A: 1/2] Build up the real time data...
	monitor_data_size = sprintf((char*)monitor_buffer, "\r\n\r\nCURRENT TIME: %02ld:%02ld%s\r\nCustomers in queue: %ld\r\nTeller01 status: %s\r\nTeller02 status: %s\r\nTeller03 status: %s\r\n\r\n\r\n",
															(((sim_hours + 8) % 12) + 1),
 80019d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019da:	f103 0108 	add.w	r1, r3, #8
 80019de:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <StartSimMonitorInfo+0xfc>)
 80019e0:	fba3 2301 	umull	r2, r3, r3, r1
 80019e4:	08da      	lsrs	r2, r3, #3
 80019e6:	4613      	mov	r3, r2
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	4413      	add	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	1aca      	subs	r2, r1, r3
	monitor_data_size = sprintf((char*)monitor_buffer, "\r\n\r\nCURRENT TIME: %02ld:%02ld%s\r\nCustomers in queue: %ld\r\nTeller01 status: %s\r\nTeller02 status: %s\r\nTeller03 status: %s\r\n\r\n\r\n",
 80019f0:	1c56      	adds	r6, r2, #1
 80019f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019f4:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <StartSimMonitorInfo+0x100>)
 80019f6:	fba3 1302 	umull	r1, r3, r3, r2
 80019fa:	095c      	lsrs	r4, r3, #5
 80019fc:	4623      	mov	r3, r4
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	1b1b      	subs	r3, r3, r4
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	1ad4      	subs	r4, r2, r3
 8001a06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d81b      	bhi.n	8001a44 <StartSimMonitorInfo+0x108>
 8001a0c:	4d0c      	ldr	r5, [pc, #48]	; (8001a40 <StartSimMonitorInfo+0x104>)
 8001a0e:	e01a      	b.n	8001a46 <StartSimMonitorInfo+0x10a>
 8001a10:	2000080c 	.word	0x2000080c
 8001a14:	200007f4 	.word	0x200007f4
 8001a18:	200007f8 	.word	0x200007f8
 8001a1c:	200007fc 	.word	0x200007fc
 8001a20:	057619f1 	.word	0x057619f1
 8001a24:	51eb851f 	.word	0x51eb851f
 8001a28:	20000810 	.word	0x20000810
 8001a2c:	20000000 	.word	0x20000000
 8001a30:	20000830 	.word	0x20000830
 8001a34:	20000850 	.word	0x20000850
 8001a38:	aaaaaaab 	.word	0xaaaaaaab
 8001a3c:	88888889 	.word	0x88888889
 8001a40:	0800dc20 	.word	0x0800dc20
 8001a44:	4da1      	ldr	r5, [pc, #644]	; (8001ccc <StartSimMonitorInfo+0x390>)
 8001a46:	4ba2      	ldr	r3, [pc, #648]	; (8001cd0 <StartSimMonitorInfo+0x394>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f004 f97c 	bl	8005d48 <osMessageQueueGetCount>
 8001a50:	4602      	mov	r2, r0
 8001a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a54:	9304      	str	r3, [sp, #16]
 8001a56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a58:	9303      	str	r3, [sp, #12]
 8001a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a5c:	9302      	str	r3, [sp, #8]
 8001a5e:	9201      	str	r2, [sp, #4]
 8001a60:	9500      	str	r5, [sp, #0]
 8001a62:	4623      	mov	r3, r4
 8001a64:	4632      	mov	r2, r6
 8001a66:	499b      	ldr	r1, [pc, #620]	; (8001cd4 <StartSimMonitorInfo+0x398>)
 8001a68:	489b      	ldr	r0, [pc, #620]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001a6a:	f007 fba7 	bl	80091bc <sprintf>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4a9a      	ldr	r2, [pc, #616]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001a72:	6013      	str	r3, [r2, #0]
															teller01_info_str,
															teller02_info_str,
															teller03_info_str);

	// [A: 2/2] ... and print it.
	HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001a74:	4b99      	ldr	r3, [pc, #612]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	2364      	movs	r3, #100	; 0x64
 8001a7c:	4996      	ldr	r1, [pc, #600]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001a7e:	4898      	ldr	r0, [pc, #608]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001a80:	f003 f86e 	bl	8004b60 <HAL_UART_Transmit>


	// Stop when the day ends.
	if(HAL_GetTick() >= (TOTAL_SIM_TIME_MS + SIMULATED_TIME_START))
 8001a84:	f000 fd6e 	bl	8002564 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	4b96      	ldr	r3, [pc, #600]	; (8001ce4 <StartSimMonitorInfo+0x3a8>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f503 4324 	add.w	r3, r3, #41984	; 0xa400
 8001a92:	3310      	adds	r3, #16
 8001a94:	429a      	cmp	r2, r3
 8001a96:	f0c0 81ca 	bcc.w	8001e2e <StartSimMonitorInfo+0x4f2>
	{
		/* --- At the end of the day, gather all statistics --- */

		// The total number of customers served during the day.
		total_customers_served = teller01_info.total_customers_serviced +
 8001a9a:	4b93      	ldr	r3, [pc, #588]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001a9c:	8a5b      	ldrh	r3, [r3, #18]
 8001a9e:	461a      	mov	r2, r3
								 teller02_info.total_customers_serviced +
 8001aa0:	4b92      	ldr	r3, [pc, #584]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001aa2:	8a5b      	ldrh	r3, [r3, #18]
		total_customers_served = teller01_info.total_customers_serviced +
 8001aa4:	4413      	add	r3, r2
								 teller03_info.total_customers_serviced;
 8001aa6:	4a92      	ldr	r2, [pc, #584]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001aa8:	8a52      	ldrh	r2, [r2, #18]
								 teller02_info.total_customers_serviced +
 8001aaa:	4413      	add	r3, r2
		total_customers_served = teller01_info.total_customers_serviced +
 8001aac:	637b      	str	r3, [r7, #52]	; 0x34

		monitor_data_size = sprintf((char*)monitor_buffer, "Total number of customers served during the day: %ld\r\n", total_customers_served);
 8001aae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ab0:	4990      	ldr	r1, [pc, #576]	; (8001cf4 <StartSimMonitorInfo+0x3b8>)
 8001ab2:	4889      	ldr	r0, [pc, #548]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001ab4:	f007 fb82 	bl	80091bc <sprintf>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4a88      	ldr	r2, [pc, #544]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001abc:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001abe:	4b87      	ldr	r3, [pc, #540]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	2364      	movs	r3, #100	; 0x64
 8001ac6:	4984      	ldr	r1, [pc, #528]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001ac8:	4885      	ldr	r0, [pc, #532]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001aca:	f003 f849 	bl	8004b60 <HAL_UART_Transmit>

		// The number of customers served by Teller 1, by Teller 2, and by Teller 3.
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_customers_serviced,
 8001ace:	4b86      	ldr	r3, [pc, #536]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001ad0:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001ad2:	461a      	mov	r2, r3
				teller02_info.total_customers_serviced,
 8001ad4:	4b85      	ldr	r3, [pc, #532]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001ad6:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001ad8:	4619      	mov	r1, r3
				teller03_info.total_customers_serviced);
 8001ada:	4b85      	ldr	r3, [pc, #532]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001adc:	8a5b      	ldrh	r3, [r3, #18]
		monitor_data_size = sprintf((char*)monitor_buffer, "The number of customers served by\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4985      	ldr	r1, [pc, #532]	; (8001cf8 <StartSimMonitorInfo+0x3bc>)
 8001ae4:	487c      	ldr	r0, [pc, #496]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001ae6:	f007 fb69 	bl	80091bc <sprintf>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4a7b      	ldr	r2, [pc, #492]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001aee:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001af0:	4b7a      	ldr	r3, [pc, #488]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	2364      	movs	r3, #100	; 0x64
 8001af8:	4977      	ldr	r1, [pc, #476]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001afa:	4879      	ldr	r0, [pc, #484]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001afc:	f003 f830 	bl	8004b60 <HAL_UART_Transmit>

		// The average time each customer spends waiting in the queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends waiting in the queue: %ld seconds\r\n",
				MS_TO_SIM_SEC((total_customer_queue_time / total_customers_served)));
 8001b00:	4b7e      	ldr	r3, [pc, #504]	; (8001cfc <StartSimMonitorInfo+0x3c0>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends waiting in the queue: %ld seconds\r\n",
 8001b12:	4a7b      	ldr	r2, [pc, #492]	; (8001d00 <StartSimMonitorInfo+0x3c4>)
 8001b14:	fba2 2303 	umull	r2, r3, r2, r3
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4979      	ldr	r1, [pc, #484]	; (8001d04 <StartSimMonitorInfo+0x3c8>)
 8001b1e:	486e      	ldr	r0, [pc, #440]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001b20:	f007 fb4c 	bl	80091bc <sprintf>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4a6d      	ldr	r2, [pc, #436]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001b28:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001b2a:	4b6c      	ldr	r3, [pc, #432]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	2364      	movs	r3, #100	; 0x64
 8001b32:	4969      	ldr	r1, [pc, #420]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001b34:	486a      	ldr	r0, [pc, #424]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001b36:	f003 f813 	bl	8004b60 <HAL_UART_Transmit>

		// The average time each customer spends with the teller.
		total_service_time = teller01_info.total_service_time +
 8001b3a:	4b6b      	ldr	r3, [pc, #428]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001b3c:	8a1b      	ldrh	r3, [r3, #16]
 8001b3e:	461a      	mov	r2, r3
							 teller02_info.total_service_time +
 8001b40:	4b6a      	ldr	r3, [pc, #424]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001b42:	8a1b      	ldrh	r3, [r3, #16]
		total_service_time = teller01_info.total_service_time +
 8001b44:	4413      	add	r3, r2
							 teller03_info.total_service_time;
 8001b46:	4a6a      	ldr	r2, [pc, #424]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001b48:	8a12      	ldrh	r2, [r2, #16]
							 teller02_info.total_service_time +
 8001b4a:	4413      	add	r3, r2
		total_service_time = teller01_info.total_service_time +
 8001b4c:	633b      	str	r3, [r7, #48]	; 0x30

		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends with the teller: %ld seconds\r\n",
				MS_TO_SIM_SEC(total_service_time / total_customers_served));
 8001b4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b52:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time each customer spends with the teller: %ld seconds\r\n",
 8001b5c:	4a68      	ldr	r2, [pc, #416]	; (8001d00 <StartSimMonitorInfo+0x3c4>)
 8001b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	461a      	mov	r2, r3
 8001b66:	4968      	ldr	r1, [pc, #416]	; (8001d08 <StartSimMonitorInfo+0x3cc>)
 8001b68:	485b      	ldr	r0, [pc, #364]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001b6a:	f007 fb27 	bl	80091bc <sprintf>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	4a5a      	ldr	r2, [pc, #360]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001b72:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001b74:	4b59      	ldr	r3, [pc, #356]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	2364      	movs	r3, #100	; 0x64
 8001b7c:	4956      	ldr	r1, [pc, #344]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001b7e:	4858      	ldr	r0, [pc, #352]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001b80:	f002 ffee 	bl	8004b60 <HAL_UART_Transmit>

		// The average time tellers wait for customers.
		total_wait_time = teller01_info.total_wait_time +
 8001b84:	4b58      	ldr	r3, [pc, #352]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001b86:	8b1b      	ldrh	r3, [r3, #24]
 8001b88:	461a      	mov	r2, r3
						  teller02_info.total_wait_time +
 8001b8a:	4b58      	ldr	r3, [pc, #352]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001b8c:	8b1b      	ldrh	r3, [r3, #24]
		total_wait_time = teller01_info.total_wait_time +
 8001b8e:	4413      	add	r3, r2
						  teller03_info.total_wait_time;
 8001b90:	4a57      	ldr	r2, [pc, #348]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001b92:	8b12      	ldrh	r2, [r2, #24]
						  teller02_info.total_wait_time +
 8001b94:	4413      	add	r3, r2
		total_wait_time = teller01_info.total_wait_time +
 8001b96:	62fb      	str	r3, [r7, #44]	; 0x2c

		total_num_waits = teller01_info.total_waits_taken +
 8001b98:	4b53      	ldr	r3, [pc, #332]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001b9a:	8b5b      	ldrh	r3, [r3, #26]
 8001b9c:	461a      	mov	r2, r3
						  teller02_info.total_waits_taken +
 8001b9e:	4b53      	ldr	r3, [pc, #332]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001ba0:	8b5b      	ldrh	r3, [r3, #26]
		total_num_waits = teller01_info.total_waits_taken +
 8001ba2:	4413      	add	r3, r2
						  teller03_info.total_waits_taken;
 8001ba4:	4a52      	ldr	r2, [pc, #328]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001ba6:	8b52      	ldrh	r2, [r2, #26]
						  teller02_info.total_waits_taken +
 8001ba8:	4413      	add	r3, r2
		total_num_waits = teller01_info.total_waits_taken +
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28

		monitor_data_size = sprintf((char*)monitor_buffer, "The average time tellers wait for customers: %ld seconds\r\n",
				MS_TO_SIM_SEC(total_wait_time / total_num_waits));
 8001bac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The average time tellers wait for customers: %ld seconds\r\n",
 8001bba:	4a51      	ldr	r2, [pc, #324]	; (8001d00 <StartSimMonitorInfo+0x3c4>)
 8001bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc0:	089b      	lsrs	r3, r3, #2
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	4951      	ldr	r1, [pc, #324]	; (8001d0c <StartSimMonitorInfo+0x3d0>)
 8001bc6:	4844      	ldr	r0, [pc, #272]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001bc8:	f007 faf8 	bl	80091bc <sprintf>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4a43      	ldr	r2, [pc, #268]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001bd0:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001bd2:	4b42      	ldr	r3, [pc, #264]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	2364      	movs	r3, #100	; 0x64
 8001bda:	493f      	ldr	r1, [pc, #252]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001bdc:	4840      	ldr	r0, [pc, #256]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001bde:	f002 ffbf 	bl	8004b60 <HAL_UART_Transmit>

		// The maximum customer wait time in the queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum customer wait time in the queue: %d seconds\r\n",
 8001be2:	4b4b      	ldr	r3, [pc, #300]	; (8001d10 <StartSimMonitorInfo+0x3d4>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	494a      	ldr	r1, [pc, #296]	; (8001d14 <StartSimMonitorInfo+0x3d8>)
 8001bea:	483b      	ldr	r0, [pc, #236]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001bec:	f007 fae6 	bl	80091bc <sprintf>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a3a      	ldr	r2, [pc, #232]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001bf4:	6013      	str	r3, [r2, #0]
				max_customer_queue_time);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001bf6:	4b39      	ldr	r3, [pc, #228]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	2364      	movs	r3, #100	; 0x64
 8001bfe:	4936      	ldr	r1, [pc, #216]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001c00:	4837      	ldr	r0, [pc, #220]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001c02:	f002 ffad 	bl	8004b60 <HAL_UART_Transmit>

		// The maximum wait time for tellers waiting for customers.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum wait time for tellers waiting for customers: %ld seconds\r\n",
				MAX(MAX(teller01_info.max_wait_time, teller02_info.max_wait_time), teller03_info.max_wait_time));
 8001c06:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	623b      	str	r3, [r7, #32]
 8001c12:	6a3a      	ldr	r2, [r7, #32]
 8001c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c16:	4293      	cmp	r3, r2
 8001c18:	bf38      	it	cc
 8001c1a:	4613      	movcc	r3, r2
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	4b34      	ldr	r3, [pc, #208]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	61bb      	str	r3, [r7, #24]
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	bf38      	it	cc
 8001c2c:	4613      	movcc	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum wait time for tellers waiting for customers: %ld seconds\r\n",
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4939      	ldr	r1, [pc, #228]	; (8001d18 <StartSimMonitorInfo+0x3dc>)
 8001c32:	4829      	ldr	r0, [pc, #164]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001c34:	f007 fac2 	bl	80091bc <sprintf>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	4a28      	ldr	r2, [pc, #160]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001c3c:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001c3e:	4b27      	ldr	r3, [pc, #156]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	2364      	movs	r3, #100	; 0x64
 8001c46:	4924      	ldr	r1, [pc, #144]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001c48:	4825      	ldr	r0, [pc, #148]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001c4a:	f002 ff89 	bl	8004b60 <HAL_UART_Transmit>

		// The maximum transaction time for the tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum transaction time for the tellers: %ld seconds\r\n",
				MAX(MAX(teller01_info.max_service_time, teller02_info.max_service_time), teller03_info.max_service_time));
 8001c4e:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <StartSimMonitorInfo+0x3ac>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	4b25      	ldr	r3, [pc, #148]	; (8001cec <StartSimMonitorInfo+0x3b0>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	bf38      	it	cc
 8001c62:	4613      	movcc	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <StartSimMonitorInfo+0x3b4>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	4293      	cmp	r3, r2
 8001c72:	bf38      	it	cc
 8001c74:	4613      	movcc	r3, r2
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum transaction time for the tellers: %ld seconds\r\n",
 8001c76:	461a      	mov	r2, r3
 8001c78:	4928      	ldr	r1, [pc, #160]	; (8001d1c <StartSimMonitorInfo+0x3e0>)
 8001c7a:	4817      	ldr	r0, [pc, #92]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001c7c:	f007 fa9e 	bl	80091bc <sprintf>
 8001c80:	4603      	mov	r3, r0
 8001c82:	4a16      	ldr	r2, [pc, #88]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001c84:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001c86:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	2364      	movs	r3, #100	; 0x64
 8001c8e:	4912      	ldr	r1, [pc, #72]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001c90:	4813      	ldr	r0, [pc, #76]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001c92:	f002 ff65 	bl	8004b60 <HAL_UART_Transmit>

		// The maximum depth of the customer queue.
		monitor_data_size = sprintf((char*)monitor_buffer, "The maximum depth of the customer queue: %d\r\n",
 8001c96:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <StartSimMonitorInfo+0x3e4>)
 8001c98:	881b      	ldrh	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	4921      	ldr	r1, [pc, #132]	; (8001d24 <StartSimMonitorInfo+0x3e8>)
 8001c9e:	480e      	ldr	r0, [pc, #56]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001ca0:	f007 fa8c 	bl	80091bc <sprintf>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	4a0d      	ldr	r2, [pc, #52]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001ca8:	6013      	str	r3, [r2, #0]
				max_customer_queue_depth);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001caa:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <StartSimMonitorInfo+0x3a0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	2364      	movs	r3, #100	; 0x64
 8001cb2:	4909      	ldr	r1, [pc, #36]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <StartSimMonitorInfo+0x3a4>)
 8001cb6:	f002 ff53 	bl	8004b60 <HAL_UART_Transmit>

		// The idle hook count.
		monitor_data_size = sprintf((char*)monitor_buffer, "The idle hook count: %" PRIu64 "\r\n",
 8001cba:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <StartSimMonitorInfo+0x3ec>)
 8001cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc0:	491a      	ldr	r1, [pc, #104]	; (8001d2c <StartSimMonitorInfo+0x3f0>)
 8001cc2:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <StartSimMonitorInfo+0x39c>)
 8001cc4:	f007 fa7a 	bl	80091bc <sprintf>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	e031      	b.n	8001d30 <StartSimMonitorInfo+0x3f4>
 8001ccc:	0800dc24 	.word	0x0800dc24
 8001cd0:	20000804 	.word	0x20000804
 8001cd4:	0800dc28 	.word	0x0800dc28
 8001cd8:	20000870 	.word	0x20000870
 8001cdc:	20000a64 	.word	0x20000a64
 8001ce0:	20000764 	.word	0x20000764
 8001ce4:	2000080c 	.word	0x2000080c
 8001ce8:	20000810 	.word	0x20000810
 8001cec:	20000830 	.word	0x20000830
 8001cf0:	20000850 	.word	0x20000850
 8001cf4:	0800dca8 	.word	0x0800dca8
 8001cf8:	0800dce0 	.word	0x0800dce0
 8001cfc:	20000710 	.word	0x20000710
 8001d00:	cccccccd 	.word	0xcccccccd
 8001d04:	0800dd34 	.word	0x0800dd34
 8001d08:	0800dd80 	.word	0x0800dd80
 8001d0c:	0800ddc8 	.word	0x0800ddc8
 8001d10:	20000712 	.word	0x20000712
 8001d14:	0800de04 	.word	0x0800de04
 8001d18:	0800de40 	.word	0x0800de40
 8001d1c:	0800de88 	.word	0x0800de88
 8001d20:	20000714 	.word	0x20000714
 8001d24:	0800dec4 	.word	0x0800dec4
 8001d28:	20000708 	.word	0x20000708
 8001d2c:	0800def4 	.word	0x0800def4
 8001d30:	4a41      	ldr	r2, [pc, #260]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001d32:	6013      	str	r3, [r2, #0]
				idle_hook_count);
		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001d34:	4b40      	ldr	r3, [pc, #256]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	2364      	movs	r3, #100	; 0x64
 8001d3c:	493f      	ldr	r1, [pc, #252]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001d3e:	4840      	ldr	r0, [pc, #256]	; (8001e40 <StartSimMonitorInfo+0x504>)
 8001d40:	f002 ff0e 	bl	8004b60 <HAL_UART_Transmit>

		// Number of breaks for each of the three tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_breaks_taken,
 8001d44:	4b3f      	ldr	r3, [pc, #252]	; (8001e44 <StartSimMonitorInfo+0x508>)
 8001d46:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d48:	461a      	mov	r2, r3
				teller02_info.total_breaks_taken,
 8001d4a:	4b3f      	ldr	r3, [pc, #252]	; (8001e48 <StartSimMonitorInfo+0x50c>)
 8001d4c:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d4e:	4619      	mov	r1, r3
				teller03_info.total_breaks_taken);
 8001d50:	4b3e      	ldr	r3, [pc, #248]	; (8001e4c <StartSimMonitorInfo+0x510>)
 8001d52:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Number of breaks for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	460b      	mov	r3, r1
 8001d58:	493d      	ldr	r1, [pc, #244]	; (8001e50 <StartSimMonitorInfo+0x514>)
 8001d5a:	4838      	ldr	r0, [pc, #224]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001d5c:	f007 fa2e 	bl	80091bc <sprintf>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4a35      	ldr	r2, [pc, #212]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001d64:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	2364      	movs	r3, #100	; 0x64
 8001d6e:	4933      	ldr	r1, [pc, #204]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001d70:	4833      	ldr	r0, [pc, #204]	; (8001e40 <StartSimMonitorInfo+0x504>)
 8001d72:	f002 fef5 	bl	8004b60 <HAL_UART_Transmit>

		// Average break time for each of the three tellers.
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
				teller01_info.total_break_time / teller01_info.total_breaks_taken,
 8001d76:	4b33      	ldr	r3, [pc, #204]	; (8001e44 <StartSimMonitorInfo+0x508>)
 8001d78:	8a9a      	ldrh	r2, [r3, #20]
 8001d7a:	4b32      	ldr	r3, [pc, #200]	; (8001e44 <StartSimMonitorInfo+0x508>)
 8001d7c:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	4619      	mov	r1, r3
				teller02_info.total_break_time / teller02_info.total_breaks_taken,
 8001d86:	4b30      	ldr	r3, [pc, #192]	; (8001e48 <StartSimMonitorInfo+0x50c>)
 8001d88:	8a9a      	ldrh	r2, [r3, #20]
 8001d8a:	4b2f      	ldr	r3, [pc, #188]	; (8001e48 <StartSimMonitorInfo+0x50c>)
 8001d8c:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	4618      	mov	r0, r3
				teller03_info.total_break_time / teller03_info.total_breaks_taken);
 8001d96:	4b2d      	ldr	r3, [pc, #180]	; (8001e4c <StartSimMonitorInfo+0x510>)
 8001d98:	8a9a      	ldrh	r2, [r3, #20]
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <StartSimMonitorInfo+0x510>)
 8001d9c:	8adb      	ldrh	r3, [r3, #22]
		monitor_data_size = sprintf((char*)monitor_buffer, "Average break time for each of the three tellers\r\n\tTeller01: %d\r\n\tTeller02: %d\r\n\tTeller03: %d\r\n",
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	4603      	mov	r3, r0
 8001da8:	460a      	mov	r2, r1
 8001daa:	492a      	ldr	r1, [pc, #168]	; (8001e54 <StartSimMonitorInfo+0x518>)
 8001dac:	4823      	ldr	r0, [pc, #140]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001dae:	f007 fa05 	bl	80091bc <sprintf>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4a20      	ldr	r2, [pc, #128]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001db6:	6013      	str	r3, [r2, #0]

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001db8:	4b1f      	ldr	r3, [pc, #124]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	2364      	movs	r3, #100	; 0x64
 8001dc0:	491e      	ldr	r1, [pc, #120]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001dc2:	481f      	ldr	r0, [pc, #124]	; (8001e40 <StartSimMonitorInfo+0x504>)
 8001dc4:	f002 fecc 	bl	8004b60 <HAL_UART_Transmit>

		// Longest break time for each of the three tellers
		monitor_data_size = sprintf((char*)monitor_buffer, "Longest break time for each of the three tellers\r\n\tTeller01: %ld\r\n\tTeller02: %ld\r\n\tTeller03: %ld\r\n",
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <StartSimMonitorInfo+0x508>)
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	4b1e      	ldr	r3, [pc, #120]	; (8001e48 <StartSimMonitorInfo+0x50c>)
 8001dce:	6899      	ldr	r1, [r3, #8]
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	; (8001e4c <StartSimMonitorInfo+0x510>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	491f      	ldr	r1, [pc, #124]	; (8001e58 <StartSimMonitorInfo+0x51c>)
 8001dda:	4818      	ldr	r0, [pc, #96]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001ddc:	f007 f9ee 	bl	80091bc <sprintf>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4a15      	ldr	r2, [pc, #84]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001de4:	6013      	str	r3, [r2, #0]
				teller01_info.max_break_time,
				teller02_info.max_break_time,
				teller03_info.max_break_time);

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001de6:	4b14      	ldr	r3, [pc, #80]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	2364      	movs	r3, #100	; 0x64
 8001dee:	4913      	ldr	r1, [pc, #76]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001df0:	4813      	ldr	r0, [pc, #76]	; (8001e40 <StartSimMonitorInfo+0x504>)
 8001df2:	f002 feb5 	bl	8004b60 <HAL_UART_Transmit>

		// Shortest break time for each of the three tellers
		monitor_data_size = sprintf((char*)monitor_buffer, "Shortest break time for each of the three tellers\r\n\tTeller01: %ld\r\n\tTeller02: %ld\r\n\tTeller03: %ld\r\n",
 8001df6:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <StartSimMonitorInfo+0x508>)
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <StartSimMonitorInfo+0x50c>)
 8001dfc:	68d9      	ldr	r1, [r3, #12]
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <StartSimMonitorInfo+0x510>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	460b      	mov	r3, r1
 8001e06:	4915      	ldr	r1, [pc, #84]	; (8001e5c <StartSimMonitorInfo+0x520>)
 8001e08:	480c      	ldr	r0, [pc, #48]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001e0a:	f007 f9d7 	bl	80091bc <sprintf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4a09      	ldr	r2, [pc, #36]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001e12:	6013      	str	r3, [r2, #0]
				teller01_info.min_break_time,
				teller02_info.min_break_time,
				teller03_info.min_break_time);

		HAL_UART_Transmit(&huart2, monitor_buffer, monitor_data_size, 100U);
 8001e14:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <StartSimMonitorInfo+0x4fc>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	2364      	movs	r3, #100	; 0x64
 8001e1c:	4907      	ldr	r1, [pc, #28]	; (8001e3c <StartSimMonitorInfo+0x500>)
 8001e1e:	4808      	ldr	r0, [pc, #32]	; (8001e40 <StartSimMonitorInfo+0x504>)
 8001e20:	f002 fe9e 	bl	8004b60 <HAL_UART_Transmit>

		osThreadSuspend(simMonitorInfoHandle);
 8001e24:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <StartSimMonitorInfo+0x524>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f003 fd12 	bl	8005852 <osThreadSuspend>
	}

	// Update monitor info every one minute of simulated time.
    osDelay(100);
 8001e2e:	2064      	movs	r0, #100	; 0x64
 8001e30:	f003 fd30 	bl	8005894 <osDelay>
	current_time_ms = HAL_GetTick();
 8001e34:	e586      	b.n	8001944 <StartSimMonitorInfo+0x8>
 8001e36:	bf00      	nop
 8001e38:	20000a64 	.word	0x20000a64
 8001e3c:	20000870 	.word	0x20000870
 8001e40:	20000764 	.word	0x20000764
 8001e44:	20000810 	.word	0x20000810
 8001e48:	20000830 	.word	0x20000830
 8001e4c:	20000850 	.word	0x20000850
 8001e50:	0800df10 	.word	0x0800df10
 8001e54:	0800df70 	.word	0x0800df70
 8001e58:	0800dfd0 	.word	0x0800dfd0
 8001e5c:	0800e034 	.word	0x0800e034
 8001e60:	20000800 	.word	0x20000800

08001e64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d101      	bne.n	8001e7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e76:	f000 fb61 	bl	800253c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40001000 	.word	0x40001000

08001e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e8c:	b672      	cpsid	i
}
 8001e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e90:	e7fe      	b.n	8001e90 <Error_Handler+0x8>

08001e92 <rotl>:

#include <stdint.h>
#include "rng.h"

static inline uint64_t rotl(const uint64_t x, int k)
{
 8001e92:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
	return (x << k) | (x >> (64 - k));
 8001ea0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	f1a1 0620 	sub.w	r6, r1, #32
 8001eaa:	f1c1 0020 	rsb	r0, r1, #32
 8001eae:	fa03 f901 	lsl.w	r9, r3, r1
 8001eb2:	fa02 f606 	lsl.w	r6, r2, r6
 8001eb6:	ea49 0906 	orr.w	r9, r9, r6
 8001eba:	fa22 f000 	lsr.w	r0, r2, r0
 8001ebe:	ea49 0900 	orr.w	r9, r9, r0
 8001ec2:	fa02 f801 	lsl.w	r8, r2, r1
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4249      	negs	r1, r1
 8001eca:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001ece:	f1c1 0620 	rsb	r6, r1, #32
 8001ed2:	f1a1 0020 	sub.w	r0, r1, #32
 8001ed6:	fa22 f401 	lsr.w	r4, r2, r1
 8001eda:	fa03 f606 	lsl.w	r6, r3, r6
 8001ede:	4334      	orrs	r4, r6
 8001ee0:	fa23 f000 	lsr.w	r0, r3, r0
 8001ee4:	4304      	orrs	r4, r0
 8001ee6:	fa23 f501 	lsr.w	r5, r3, r1
 8001eea:	ea48 0a04 	orr.w	sl, r8, r4
 8001eee:	ea49 0b05 	orr.w	fp, r9, r5
 8001ef2:	4654      	mov	r4, sl
 8001ef4:	465d      	mov	r5, fp
 8001ef6:	4622      	mov	r2, r4
 8001ef8:	462b      	mov	r3, r5
}
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001f06:	4770      	bx	lr

08001f08 <generate_random_u64>:

// setting the seeds
static uint64_t s[2] = {SEED1, SEED2};

uint64_t generate_random_u64(void)
{
 8001f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f0c:	b08b      	sub	sp, #44	; 0x2c
 8001f0e:	af00      	add	r7, sp, #0
	const uint64_t s0 = s[0];
 8001f10:	4b2c      	ldr	r3, [pc, #176]	; (8001fc4 <generate_random_u64+0xbc>)
 8001f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f16:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t s1 = s[1];
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	; (8001fc4 <generate_random_u64+0xbc>)
 8001f1c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001f20:	e9c7 2306 	strd	r2, r3, [r7, #24]
	const uint64_t result = rotl(s0 + s1, 17) + s0;
 8001f24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f2c:	1886      	adds	r6, r0, r2
 8001f2e:	60be      	str	r6, [r7, #8]
 8001f30:	eb41 0303 	adc.w	r3, r1, r3
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	2211      	movs	r2, #17
 8001f38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f3c:	f7ff ffa9 	bl	8001e92 <rotl>
 8001f40:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f44:	1816      	adds	r6, r2, r0
 8001f46:	603e      	str	r6, [r7, #0]
 8001f48:	414b      	adcs	r3, r1
 8001f4a:	607b      	str	r3, [r7, #4]
 8001f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f50:	e9c7 2304 	strd	r2, r3, [r7, #16]

	s1 ^= s0;
 8001f54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f58:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f5c:	ea80 0a02 	eor.w	sl, r0, r2
 8001f60:	ea81 0b03 	eor.w	fp, r1, r3
 8001f64:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	s[0] = rotl(s0, 49) ^ s1 ^ (s1 << 21); // a, b
 8001f68:	2231      	movs	r2, #49	; 0x31
 8001f6a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f6e:	f7ff ff90 	bl	8001e92 <rotl>
 8001f72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f76:	ea80 0402 	eor.w	r4, r0, r2
 8001f7a:	ea81 0503 	eor.w	r5, r1, r3
 8001f7e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	054b      	lsls	r3, r1, #21
 8001f8c:	ea43 23d0 	orr.w	r3, r3, r0, lsr #11
 8001f90:	0542      	lsls	r2, r0, #21
 8001f92:	ea84 0802 	eor.w	r8, r4, r2
 8001f96:	ea85 0903 	eor.w	r9, r5, r3
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <generate_random_u64+0xbc>)
 8001f9c:	e9c3 8900 	strd	r8, r9, [r3]
	s[1] = rotl(s1, 28); // c
 8001fa0:	221c      	movs	r2, #28
 8001fa2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001fa6:	f7ff ff74 	bl	8001e92 <rotl>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4905      	ldr	r1, [pc, #20]	; (8001fc4 <generate_random_u64+0xbc>)
 8001fb0:	e9c1 2302 	strd	r2, r3, [r1, #8]

	return result;
 8001fb4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001fb8:	4610      	mov	r0, r2
 8001fba:	4619      	mov	r1, r3
 8001fbc:	372c      	adds	r7, #44	; 0x2c
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fc4:	20000010 	.word	0x20000010

08001fc8 <rand_range>:

uint64_t rand_range(uint64_t start_inclusive, uint64_t end_inclusive)
{
 8001fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fcc:	b08a      	sub	sp, #40	; 0x28
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001fd4:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint64_t rand_num;
	do
	{
		rand_num = start_inclusive + generate_random_u64() / ((uint64_t)(-1) / (end_inclusive - start_inclusive + 1) + 1);
 8001fd8:	f7ff ff96 	bl	8001f08 <generate_random_u64>
 8001fdc:	e9c7 0100 	strd	r0, r1, [r7]
 8001fe0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001fe4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fe8:	1a84      	subs	r4, r0, r2
 8001fea:	eb61 0503 	sbc.w	r5, r1, r3
 8001fee:	1c63      	adds	r3, r4, #1
 8001ff0:	60bb      	str	r3, [r7, #8]
 8001ff2:	f145 0300 	adc.w	r3, r5, #0
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002000:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002004:	f7fe fdd0 	bl	8000ba8 <__aeabi_uldivmod>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	f112 0a01 	adds.w	sl, r2, #1
 8002010:	f143 0b00 	adc.w	fp, r3, #0
 8002014:	4652      	mov	r2, sl
 8002016:	465b      	mov	r3, fp
 8002018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800201c:	f7fe fdc4 	bl	8000ba8 <__aeabi_uldivmod>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800202c:	eb12 0800 	adds.w	r8, r2, r0
 8002030:	eb43 0901 	adc.w	r9, r3, r1
 8002034:	e9c7 8908 	strd	r8, r9, [r7, #32]
	}
	while(rand_num > end_inclusive);
 8002038:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800203c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002040:	4290      	cmp	r0, r2
 8002042:	eb71 0303 	sbcs.w	r3, r1, r3
 8002046:	d3c7      	bcc.n	8001fd8 <rand_range+0x10>

	return rand_num;
 8002048:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
}
 800204c:	4610      	mov	r0, r2
 800204e:	4619      	mov	r1, r3
 8002050:	3728      	adds	r7, #40	; 0x28
 8002052:	46bd      	mov	sp, r7
 8002054:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <HAL_MspInit+0x4c>)
 8002060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002062:	4a10      	ldr	r2, [pc, #64]	; (80020a4 <HAL_MspInit+0x4c>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6613      	str	r3, [r2, #96]	; 0x60
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <HAL_MspInit+0x4c>)
 800206c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <HAL_MspInit+0x4c>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	4a0a      	ldr	r2, [pc, #40]	; (80020a4 <HAL_MspInit+0x4c>)
 800207c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002080:	6593      	str	r3, [r2, #88]	; 0x58
 8002082:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <HAL_MspInit+0x4c>)
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	210f      	movs	r1, #15
 8002092:	f06f 0001 	mvn.w	r0, #1
 8002096:	f000 fb29 	bl	80026ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000

080020a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b8:	d10b      	bne.n	80020d2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_TIM_Base_MspInit+0x38>)
 80020bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020be:	4a08      	ldr	r2, [pc, #32]	; (80020e0 <HAL_TIM_Base_MspInit+0x38>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6593      	str	r3, [r2, #88]	; 0x58
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <HAL_TIM_Base_MspInit+0x38>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80020d2:	bf00      	nop
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000

080020e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b0ac      	sub	sp, #176	; 0xb0
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	2288      	movs	r2, #136	; 0x88
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f007 f8bc 	bl	8009282 <memset>
  if(huart->Instance==USART2)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a21      	ldr	r2, [pc, #132]	; (8002194 <HAL_UART_MspInit+0xb0>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d13b      	bne.n	800218c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002114:	2302      	movs	r3, #2
 8002116:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002118:	2300      	movs	r3, #0
 800211a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4618      	mov	r0, r3
 8002122:	f001 fb7d 	bl	8003820 <HAL_RCCEx_PeriphCLKConfig>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800212c:	f7ff feac 	bl	8001e88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002130:	4b19      	ldr	r3, [pc, #100]	; (8002198 <HAL_UART_MspInit+0xb4>)
 8002132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002134:	4a18      	ldr	r2, [pc, #96]	; (8002198 <HAL_UART_MspInit+0xb4>)
 8002136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213a:	6593      	str	r3, [r2, #88]	; 0x58
 800213c:	4b16      	ldr	r3, [pc, #88]	; (8002198 <HAL_UART_MspInit+0xb4>)
 800213e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <HAL_UART_MspInit+0xb4>)
 800214a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800214c:	4a12      	ldr	r2, [pc, #72]	; (8002198 <HAL_UART_MspInit+0xb4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002154:	4b10      	ldr	r3, [pc, #64]	; (8002198 <HAL_UART_MspInit+0xb4>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002160:	230c      	movs	r3, #12
 8002162:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002172:	2303      	movs	r3, #3
 8002174:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002178:	2307      	movs	r3, #7
 800217a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002182:	4619      	mov	r1, r3
 8002184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002188:	f000 fada 	bl	8002740 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800218c:	bf00      	nop
 800218e:	37b0      	adds	r7, #176	; 0xb0
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40004400 	.word	0x40004400
 8002198:	40021000 	.word	0x40021000

0800219c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08e      	sub	sp, #56	; 0x38
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021aa:	4b34      	ldr	r3, [pc, #208]	; (800227c <HAL_InitTick+0xe0>)
 80021ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ae:	4a33      	ldr	r2, [pc, #204]	; (800227c <HAL_InitTick+0xe0>)
 80021b0:	f043 0310 	orr.w	r3, r3, #16
 80021b4:	6593      	str	r3, [r2, #88]	; 0x58
 80021b6:	4b31      	ldr	r3, [pc, #196]	; (800227c <HAL_InitTick+0xe0>)
 80021b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021c2:	f107 0210 	add.w	r2, r7, #16
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4611      	mov	r1, r2
 80021cc:	4618      	mov	r0, r3
 80021ce:	f001 fa95 	bl	80036fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d103      	bne.n	80021e4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80021dc:	f001 fa62 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 80021e0:	6378      	str	r0, [r7, #52]	; 0x34
 80021e2:	e004      	b.n	80021ee <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80021e4:	f001 fa5e 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 80021e8:	4603      	mov	r3, r0
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f0:	4a23      	ldr	r2, [pc, #140]	; (8002280 <HAL_InitTick+0xe4>)
 80021f2:	fba2 2303 	umull	r2, r3, r2, r3
 80021f6:	0c9b      	lsrs	r3, r3, #18
 80021f8:	3b01      	subs	r3, #1
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80021fc:	4b21      	ldr	r3, [pc, #132]	; (8002284 <HAL_InitTick+0xe8>)
 80021fe:	4a22      	ldr	r2, [pc, #136]	; (8002288 <HAL_InitTick+0xec>)
 8002200:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <HAL_InitTick+0xe8>)
 8002204:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002208:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800220a:	4a1e      	ldr	r2, [pc, #120]	; (8002284 <HAL_InitTick+0xe8>)
 800220c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800220e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002210:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <HAL_InitTick+0xe8>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002216:	4b1b      	ldr	r3, [pc, #108]	; (8002284 <HAL_InitTick+0xe8>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <HAL_InitTick+0xe8>)
 800221e:	2200      	movs	r2, #0
 8002220:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002222:	4818      	ldr	r0, [pc, #96]	; (8002284 <HAL_InitTick+0xe8>)
 8002224:	f001 ffb8 	bl	8004198 <HAL_TIM_Base_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800222e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002232:	2b00      	cmp	r3, #0
 8002234:	d11b      	bne.n	800226e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002236:	4813      	ldr	r0, [pc, #76]	; (8002284 <HAL_InitTick+0xe8>)
 8002238:	f002 f806 	bl	8004248 <HAL_TIM_Base_Start_IT>
 800223c:	4603      	mov	r3, r0
 800223e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002242:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002246:	2b00      	cmp	r3, #0
 8002248:	d111      	bne.n	800226e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800224a:	2036      	movs	r0, #54	; 0x36
 800224c:	f000 fa6a 	bl	8002724 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b0f      	cmp	r3, #15
 8002254:	d808      	bhi.n	8002268 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002256:	2200      	movs	r2, #0
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	2036      	movs	r0, #54	; 0x36
 800225c:	f000 fa46 	bl	80026ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002260:	4a0a      	ldr	r2, [pc, #40]	; (800228c <HAL_InitTick+0xf0>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	e002      	b.n	800226e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800226e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002272:	4618      	mov	r0, r3
 8002274:	3738      	adds	r7, #56	; 0x38
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	431bde83 	.word	0x431bde83
 8002284:	20000a68 	.word	0x20000a68
 8002288:	40001000 	.word	0x40001000
 800228c:	20000024 	.word	0x20000024

08002290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002294:	e7fe      	b.n	8002294 <NMI_Handler+0x4>

08002296 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800229a:	e7fe      	b.n	800229a <HardFault_Handler+0x4>

0800229c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a0:	e7fe      	b.n	80022a0 <MemManage_Handler+0x4>

080022a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a2:	b480      	push	{r7}
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a6:	e7fe      	b.n	80022a6 <BusFault_Handler+0x4>

080022a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ac:	e7fe      	b.n	80022ac <UsageFault_Handler+0x4>

080022ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <TIM6_DAC_IRQHandler+0x10>)
 80022c2:	f002 f831 	bl	8004328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000a68 	.word	0x20000a68

080022d0 <EXTI1_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI1_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80022d4:	2002      	movs	r0, #2
 80022d6:	f000 fbf5 	bl	8002ac4 <HAL_GPIO_EXTI_IRQHandler>
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}

080022de <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80022e2:	2010      	movs	r0, #16
 80022e4:	f000 fbee 	bl	8002ac4 <HAL_GPIO_EXTI_IRQHandler>
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80022f0:	2001      	movs	r0, #1
 80022f2:	f000 fbe7 	bl	8002ac4 <HAL_GPIO_EXTI_IRQHandler>
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0
  return 1;
 80022fe:	2301      	movs	r3, #1
}
 8002300:	4618      	mov	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <_kill>:

int _kill(int pid, int sig)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
 8002312:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002314:	f007 f832 	bl	800937c <__errno>
 8002318:	4603      	mov	r3, r0
 800231a:	2216      	movs	r2, #22
 800231c:	601a      	str	r2, [r3, #0]
  return -1;
 800231e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <_exit>:

void _exit (int status)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002332:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ffe7 	bl	800230a <_kill>
  while (1) {}    /* Make sure we hang here */
 800233c:	e7fe      	b.n	800233c <_exit+0x12>

0800233e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e00a      	b.n	8002366 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002350:	f3af 8000 	nop.w
 8002354:	4601      	mov	r1, r0
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1c5a      	adds	r2, r3, #1
 800235a:	60ba      	str	r2, [r7, #8]
 800235c:	b2ca      	uxtb	r2, r1
 800235e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	3301      	adds	r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	dbf0      	blt.n	8002350 <_read+0x12>
  }

  return len;
 800236e:	687b      	ldr	r3, [r7, #4]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e009      	b.n	800239e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1c5a      	adds	r2, r3, #1
 800238e:	60ba      	str	r2, [r7, #8]
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	3301      	adds	r3, #1
 800239c:	617b      	str	r3, [r7, #20]
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	dbf1      	blt.n	800238a <_write+0x12>
  }
  return len;
 80023a6:	687b      	ldr	r3, [r7, #4]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <_close>:

int _close(int file)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023d8:	605a      	str	r2, [r3, #4]
  return 0;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <_isatty>:

int _isatty(int file)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023f0:	2301      	movs	r3, #1
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023fe:	b480      	push	{r7}
 8002400:	b085      	sub	sp, #20
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002420:	4a14      	ldr	r2, [pc, #80]	; (8002474 <_sbrk+0x5c>)
 8002422:	4b15      	ldr	r3, [pc, #84]	; (8002478 <_sbrk+0x60>)
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800242c:	4b13      	ldr	r3, [pc, #76]	; (800247c <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d102      	bne.n	800243a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002434:	4b11      	ldr	r3, [pc, #68]	; (800247c <_sbrk+0x64>)
 8002436:	4a12      	ldr	r2, [pc, #72]	; (8002480 <_sbrk+0x68>)
 8002438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243a:	4b10      	ldr	r3, [pc, #64]	; (800247c <_sbrk+0x64>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	429a      	cmp	r2, r3
 8002446:	d207      	bcs.n	8002458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002448:	f006 ff98 	bl	800937c <__errno>
 800244c:	4603      	mov	r3, r0
 800244e:	220c      	movs	r2, #12
 8002450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002456:	e009      	b.n	800246c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <_sbrk+0x64>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <_sbrk+0x64>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	4a05      	ldr	r2, [pc, #20]	; (800247c <_sbrk+0x64>)
 8002468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246a:	68fb      	ldr	r3, [r7, #12]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3718      	adds	r7, #24
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20018000 	.word	0x20018000
 8002478:	00000400 	.word	0x00000400
 800247c:	20000ab4 	.word	0x20000ab4
 8002480:	20004470 	.word	0x20004470

08002484 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <SystemInit+0x20>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248e:	4a05      	ldr	r2, [pc, #20]	; (80024a4 <SystemInit+0x20>)
 8002490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024ac:	f7ff ffea 	bl	8002484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b0:	480c      	ldr	r0, [pc, #48]	; (80024e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80024b2:	490d      	ldr	r1, [pc, #52]	; (80024e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024b4:	4a0d      	ldr	r2, [pc, #52]	; (80024ec <LoopForever+0xe>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b8:	e002      	b.n	80024c0 <LoopCopyDataInit>

080024ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024be:	3304      	adds	r3, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c4:	d3f9      	bcc.n	80024ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024c8:	4c0a      	ldr	r4, [pc, #40]	; (80024f4 <LoopForever+0x16>)
  movs r3, #0
 80024ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024cc:	e001      	b.n	80024d2 <LoopFillZerobss>

080024ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d0:	3204      	adds	r2, #4

080024d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d4:	d3fb      	bcc.n	80024ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024d6:	f006 ff57 	bl	8009388 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024da:	f7fe fe15 	bl	8001108 <main>

080024de <LoopForever>:

LoopForever:
    b LoopForever
 80024de:	e7fe      	b.n	80024de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e8:	200006e4 	.word	0x200006e4
  ldr r2, =_sidata
 80024ec:	0800e5a8 	.word	0x0800e5a8
  ldr r2, =_sbss
 80024f0:	200006e8 	.word	0x200006e8
  ldr r4, =_ebss
 80024f4:	20004470 	.word	0x20004470

080024f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024f8:	e7fe      	b.n	80024f8 <ADC1_2_IRQHandler>
	...

080024fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002506:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <HAL_Init+0x3c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a0b      	ldr	r2, [pc, #44]	; (8002538 <HAL_Init+0x3c>)
 800250c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002510:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002512:	2003      	movs	r0, #3
 8002514:	f000 f8df 	bl	80026d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002518:	200f      	movs	r0, #15
 800251a:	f7ff fe3f 	bl	800219c <HAL_InitTick>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	71fb      	strb	r3, [r7, #7]
 8002528:	e001      	b.n	800252e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800252a:	f7ff fd95 	bl	8002058 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800252e:	79fb      	ldrb	r3, [r7, #7]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40022000 	.word	0x40022000

0800253c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_IncTick+0x20>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	461a      	mov	r2, r3
 8002546:	4b06      	ldr	r3, [pc, #24]	; (8002560 <HAL_IncTick+0x24>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4413      	add	r3, r2
 800254c:	4a04      	ldr	r2, [pc, #16]	; (8002560 <HAL_IncTick+0x24>)
 800254e:	6013      	str	r3, [r2, #0]
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000028 	.word	0x20000028
 8002560:	20000ab8 	.word	0x20000ab8

08002564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  return uwTick;
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <HAL_GetTick+0x14>)
 800256a:	681b      	ldr	r3, [r3, #0]
}
 800256c:	4618      	mov	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	20000ab8 	.word	0x20000ab8

0800257c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800258c:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <__NVIC_SetPriorityGrouping+0x44>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002598:	4013      	ands	r3, r2
 800259a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ae:	4a04      	ldr	r2, [pc, #16]	; (80025c0 <__NVIC_SetPriorityGrouping+0x44>)
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	60d3      	str	r3, [r2, #12]
}
 80025b4:	bf00      	nop
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c8:	4b04      	ldr	r3, [pc, #16]	; (80025dc <__NVIC_GetPriorityGrouping+0x18>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	0a1b      	lsrs	r3, r3, #8
 80025ce:	f003 0307 	and.w	r3, r3, #7
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	db0b      	blt.n	800260a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	f003 021f 	and.w	r2, r3, #31
 80025f8:	4907      	ldr	r1, [pc, #28]	; (8002618 <__NVIC_EnableIRQ+0x38>)
 80025fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fe:	095b      	lsrs	r3, r3, #5
 8002600:	2001      	movs	r0, #1
 8002602:	fa00 f202 	lsl.w	r2, r0, r2
 8002606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000e100 	.word	0xe000e100

0800261c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	6039      	str	r1, [r7, #0]
 8002626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262c:	2b00      	cmp	r3, #0
 800262e:	db0a      	blt.n	8002646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	b2da      	uxtb	r2, r3
 8002634:	490c      	ldr	r1, [pc, #48]	; (8002668 <__NVIC_SetPriority+0x4c>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	0112      	lsls	r2, r2, #4
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	440b      	add	r3, r1
 8002640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002644:	e00a      	b.n	800265c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4908      	ldr	r1, [pc, #32]	; (800266c <__NVIC_SetPriority+0x50>)
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	3b04      	subs	r3, #4
 8002654:	0112      	lsls	r2, r2, #4
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	440b      	add	r3, r1
 800265a:	761a      	strb	r2, [r3, #24]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000e100 	.word	0xe000e100
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	; 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	f1c3 0307 	rsb	r3, r3, #7
 800268a:	2b04      	cmp	r3, #4
 800268c:	bf28      	it	cs
 800268e:	2304      	movcs	r3, #4
 8002690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3304      	adds	r3, #4
 8002696:	2b06      	cmp	r3, #6
 8002698:	d902      	bls.n	80026a0 <NVIC_EncodePriority+0x30>
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	3b03      	subs	r3, #3
 800269e:	e000      	b.n	80026a2 <NVIC_EncodePriority+0x32>
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43da      	mvns	r2, r3
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	401a      	ands	r2, r3
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	fa01 f303 	lsl.w	r3, r1, r3
 80026c2:	43d9      	mvns	r1, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c8:	4313      	orrs	r3, r2
         );
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3724      	adds	r7, #36	; 0x24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff ff4c 	bl	800257c <__NVIC_SetPriorityGrouping>
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026fe:	f7ff ff61 	bl	80025c4 <__NVIC_GetPriorityGrouping>
 8002702:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	68b9      	ldr	r1, [r7, #8]
 8002708:	6978      	ldr	r0, [r7, #20]
 800270a:	f7ff ffb1 	bl	8002670 <NVIC_EncodePriority>
 800270e:	4602      	mov	r2, r0
 8002710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002714:	4611      	mov	r1, r2
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff ff80 	bl	800261c <__NVIC_SetPriority>
}
 800271c:	bf00      	nop
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff ff54 	bl	80025e0 <__NVIC_EnableIRQ>
}
 8002738:	bf00      	nop
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800274e:	e17f      	b.n	8002a50 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2101      	movs	r1, #1
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	fa01 f303 	lsl.w	r3, r1, r3
 800275c:	4013      	ands	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 8171 	beq.w	8002a4a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	2b01      	cmp	r3, #1
 8002772:	d005      	beq.n	8002780 <HAL_GPIO_Init+0x40>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d130      	bne.n	80027e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	2203      	movs	r2, #3
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	68da      	ldr	r2, [r3, #12]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027b6:	2201      	movs	r2, #1
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	693a      	ldr	r2, [r7, #16]
 80027c2:	4013      	ands	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	091b      	lsrs	r3, r3, #4
 80027cc:	f003 0201 	and.w	r2, r3, #1
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d118      	bne.n	8002820 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80027f4:	2201      	movs	r2, #1
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	4013      	ands	r3, r2
 8002802:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	08db      	lsrs	r3, r3, #3
 800280a:	f003 0201 	and.w	r2, r3, #1
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b03      	cmp	r3, #3
 800282a:	d017      	beq.n	800285c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	2203      	movs	r2, #3
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	4013      	ands	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0303 	and.w	r3, r3, #3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d123      	bne.n	80028b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	08da      	lsrs	r2, r3, #3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3208      	adds	r2, #8
 8002870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002874:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	220f      	movs	r2, #15
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43db      	mvns	r3, r3
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	4013      	ands	r3, r2
 800288a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	691a      	ldr	r2, [r3, #16]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	08da      	lsrs	r2, r3, #3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3208      	adds	r2, #8
 80028aa:	6939      	ldr	r1, [r7, #16]
 80028ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	2203      	movs	r2, #3
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	43db      	mvns	r3, r3
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4013      	ands	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0203 	and.w	r2, r3, #3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80ac 	beq.w	8002a4a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f2:	4b5f      	ldr	r3, [pc, #380]	; (8002a70 <HAL_GPIO_Init+0x330>)
 80028f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f6:	4a5e      	ldr	r2, [pc, #376]	; (8002a70 <HAL_GPIO_Init+0x330>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6613      	str	r3, [r2, #96]	; 0x60
 80028fe:	4b5c      	ldr	r3, [pc, #368]	; (8002a70 <HAL_GPIO_Init+0x330>)
 8002900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800290a:	4a5a      	ldr	r2, [pc, #360]	; (8002a74 <HAL_GPIO_Init+0x334>)
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	3302      	adds	r3, #2
 8002912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002916:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	220f      	movs	r2, #15
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4013      	ands	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002934:	d025      	beq.n	8002982 <HAL_GPIO_Init+0x242>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4f      	ldr	r2, [pc, #316]	; (8002a78 <HAL_GPIO_Init+0x338>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01f      	beq.n	800297e <HAL_GPIO_Init+0x23e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4e      	ldr	r2, [pc, #312]	; (8002a7c <HAL_GPIO_Init+0x33c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d019      	beq.n	800297a <HAL_GPIO_Init+0x23a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4d      	ldr	r2, [pc, #308]	; (8002a80 <HAL_GPIO_Init+0x340>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d013      	beq.n	8002976 <HAL_GPIO_Init+0x236>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4c      	ldr	r2, [pc, #304]	; (8002a84 <HAL_GPIO_Init+0x344>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00d      	beq.n	8002972 <HAL_GPIO_Init+0x232>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4b      	ldr	r2, [pc, #300]	; (8002a88 <HAL_GPIO_Init+0x348>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <HAL_GPIO_Init+0x22e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4a      	ldr	r2, [pc, #296]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d101      	bne.n	800296a <HAL_GPIO_Init+0x22a>
 8002966:	2306      	movs	r3, #6
 8002968:	e00c      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800296a:	2307      	movs	r3, #7
 800296c:	e00a      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800296e:	2305      	movs	r3, #5
 8002970:	e008      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002972:	2304      	movs	r3, #4
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002976:	2303      	movs	r3, #3
 8002978:	e004      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800297a:	2302      	movs	r3, #2
 800297c:	e002      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002982:	2300      	movs	r3, #0
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	f002 0203 	and.w	r2, r2, #3
 800298a:	0092      	lsls	r2, r2, #2
 800298c:	4093      	lsls	r3, r2
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002994:	4937      	ldr	r1, [pc, #220]	; (8002a74 <HAL_GPIO_Init+0x334>)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029a2:	4b3b      	ldr	r3, [pc, #236]	; (8002a90 <HAL_GPIO_Init+0x350>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029c6:	4a32      	ldr	r2, [pc, #200]	; (8002a90 <HAL_GPIO_Init+0x350>)
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029cc:	4b30      	ldr	r3, [pc, #192]	; (8002a90 <HAL_GPIO_Init+0x350>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029f0:	4a27      	ldr	r2, [pc, #156]	; (8002a90 <HAL_GPIO_Init+0x350>)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029f6:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <HAL_GPIO_Init+0x350>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a1a:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <HAL_GPIO_Init+0x350>)
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a20:	4b1b      	ldr	r3, [pc, #108]	; (8002a90 <HAL_GPIO_Init+0x350>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a44:	4a12      	ldr	r2, [pc, #72]	; (8002a90 <HAL_GPIO_Init+0x350>)
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f47f ae78 	bne.w	8002750 <HAL_GPIO_Init+0x10>
  }
}
 8002a60:	bf00      	nop
 8002a62:	bf00      	nop
 8002a64:	371c      	adds	r7, #28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40010000 	.word	0x40010000
 8002a78:	48000400 	.word	0x48000400
 8002a7c:	48000800 	.word	0x48000800
 8002a80:	48000c00 	.word	0x48000c00
 8002a84:	48001000 	.word	0x48001000
 8002a88:	48001400 	.word	0x48001400
 8002a8c:	48001800 	.word	0x48001800
 8002a90:	40010400 	.word	0x40010400

08002a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	807b      	strh	r3, [r7, #2]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aa4:	787b      	ldrb	r3, [r7, #1]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002aaa:	887a      	ldrh	r2, [r7, #2]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ab0:	e002      	b.n	8002ab8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ab2:	887a      	ldrh	r2, [r7, #2]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ace:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d006      	beq.n	8002ae8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ada:	4a05      	ldr	r2, [pc, #20]	; (8002af0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002adc:	88fb      	ldrh	r3, [r7, #6]
 8002ade:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fa48 	bl	8000f78 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40010400 	.word	0x40010400

08002af4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002af8:	4b04      	ldr	r3, [pc, #16]	; (8002b0c <HAL_PWREx_GetVoltageRange+0x18>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40007000 	.word	0x40007000

08002b10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b1e:	d130      	bne.n	8002b82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b20:	4b23      	ldr	r3, [pc, #140]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b2c:	d038      	beq.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b2e:	4b20      	ldr	r3, [pc, #128]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b36:	4a1e      	ldr	r2, [pc, #120]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b3e:	4b1d      	ldr	r3, [pc, #116]	; (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2232      	movs	r2, #50	; 0x32
 8002b44:	fb02 f303 	mul.w	r3, r2, r3
 8002b48:	4a1b      	ldr	r2, [pc, #108]	; (8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4e:	0c9b      	lsrs	r3, r3, #18
 8002b50:	3301      	adds	r3, #1
 8002b52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b54:	e002      	b.n	8002b5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b5c:	4b14      	ldr	r3, [pc, #80]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b68:	d102      	bne.n	8002b70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f2      	bne.n	8002b56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b70:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7c:	d110      	bne.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e00f      	b.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b82:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b8e:	d007      	beq.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b98:	4a05      	ldr	r2, [pc, #20]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40007000 	.word	0x40007000
 8002bb4:	20000020 	.word	0x20000020
 8002bb8:	431bde83 	.word	0x431bde83

08002bbc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e3ca      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bce:	4b97      	ldr	r3, [pc, #604]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bd8:	4b94      	ldr	r3, [pc, #592]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 80e4 	beq.w	8002db8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d007      	beq.n	8002c06 <HAL_RCC_OscConfig+0x4a>
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	f040 808b 	bne.w	8002d14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	f040 8087 	bne.w	8002d14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c06:	4b89      	ldr	r3, [pc, #548]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <HAL_RCC_OscConfig+0x62>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e3a2      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1a      	ldr	r2, [r3, #32]
 8002c22:	4b82      	ldr	r3, [pc, #520]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <HAL_RCC_OscConfig+0x7c>
 8002c2e:	4b7f      	ldr	r3, [pc, #508]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c36:	e005      	b.n	8002c44 <HAL_RCC_OscConfig+0x88>
 8002c38:	4b7c      	ldr	r3, [pc, #496]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c3e:	091b      	lsrs	r3, r3, #4
 8002c40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d223      	bcs.n	8002c90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 fd87 	bl	8003760 <RCC_SetFlashLatencyFromMSIRange>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e383      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c5c:	4b73      	ldr	r3, [pc, #460]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a72      	ldr	r2, [pc, #456]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c62:	f043 0308 	orr.w	r3, r3, #8
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b70      	ldr	r3, [pc, #448]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	496d      	ldr	r1, [pc, #436]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c7a:	4b6c      	ldr	r3, [pc, #432]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	4968      	ldr	r1, [pc, #416]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	604b      	str	r3, [r1, #4]
 8002c8e:	e025      	b.n	8002cdc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c90:	4b66      	ldr	r3, [pc, #408]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a65      	ldr	r2, [pc, #404]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c96:	f043 0308 	orr.w	r3, r3, #8
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	4b63      	ldr	r3, [pc, #396]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	4960      	ldr	r1, [pc, #384]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cae:	4b5f      	ldr	r3, [pc, #380]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	021b      	lsls	r3, r3, #8
 8002cbc:	495b      	ldr	r1, [pc, #364]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d109      	bne.n	8002cdc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f000 fd47 	bl	8003760 <RCC_SetFlashLatencyFromMSIRange>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e343      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cdc:	f000 fc4a 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	4b52      	ldr	r3, [pc, #328]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	091b      	lsrs	r3, r3, #4
 8002ce8:	f003 030f 	and.w	r3, r3, #15
 8002cec:	4950      	ldr	r1, [pc, #320]	; (8002e30 <HAL_RCC_OscConfig+0x274>)
 8002cee:	5ccb      	ldrb	r3, [r1, r3]
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf8:	4a4e      	ldr	r2, [pc, #312]	; (8002e34 <HAL_RCC_OscConfig+0x278>)
 8002cfa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002cfc:	4b4e      	ldr	r3, [pc, #312]	; (8002e38 <HAL_RCC_OscConfig+0x27c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fa4b 	bl	800219c <HAL_InitTick>
 8002d06:	4603      	mov	r3, r0
 8002d08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d052      	beq.n	8002db6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	e327      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d032      	beq.n	8002d82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d1c:	4b43      	ldr	r3, [pc, #268]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a42      	ldr	r2, [pc, #264]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d28:	f7ff fc1c 	bl	8002564 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d30:	f7ff fc18 	bl	8002564 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e310      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d42:	4b3a      	ldr	r3, [pc, #232]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d4e:	4b37      	ldr	r3, [pc, #220]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a36      	ldr	r2, [pc, #216]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d54:	f043 0308 	orr.w	r3, r3, #8
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	4b34      	ldr	r3, [pc, #208]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	4931      	ldr	r1, [pc, #196]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d6c:	4b2f      	ldr	r3, [pc, #188]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	021b      	lsls	r3, r3, #8
 8002d7a:	492c      	ldr	r1, [pc, #176]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
 8002d80:	e01a      	b.n	8002db8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d82:	4b2a      	ldr	r3, [pc, #168]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a29      	ldr	r2, [pc, #164]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002d88:	f023 0301 	bic.w	r3, r3, #1
 8002d8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d8e:	f7ff fbe9 	bl	8002564 <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d96:	f7ff fbe5 	bl	8002564 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e2dd      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002da8:	4b20      	ldr	r3, [pc, #128]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1f0      	bne.n	8002d96 <HAL_RCC_OscConfig+0x1da>
 8002db4:	e000      	b.n	8002db8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002db6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d074      	beq.n	8002eae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d005      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x21a>
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	2b0c      	cmp	r3, #12
 8002dce:	d10e      	bne.n	8002dee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d10b      	bne.n	8002dee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd6:	4b15      	ldr	r3, [pc, #84]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d064      	beq.n	8002eac <HAL_RCC_OscConfig+0x2f0>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d160      	bne.n	8002eac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e2ba      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002df6:	d106      	bne.n	8002e06 <HAL_RCC_OscConfig+0x24a>
 8002df8:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a0b      	ldr	r2, [pc, #44]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002dfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	e026      	b.n	8002e54 <HAL_RCC_OscConfig+0x298>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e0e:	d115      	bne.n	8002e3c <HAL_RCC_OscConfig+0x280>
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a05      	ldr	r2, [pc, #20]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002e16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	4b03      	ldr	r3, [pc, #12]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a02      	ldr	r2, [pc, #8]	; (8002e2c <HAL_RCC_OscConfig+0x270>)
 8002e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e26:	6013      	str	r3, [r2, #0]
 8002e28:	e014      	b.n	8002e54 <HAL_RCC_OscConfig+0x298>
 8002e2a:	bf00      	nop
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	0800e1c0 	.word	0x0800e1c0
 8002e34:	20000020 	.word	0x20000020
 8002e38:	20000024 	.word	0x20000024
 8002e3c:	4ba0      	ldr	r3, [pc, #640]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a9f      	ldr	r2, [pc, #636]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002e42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e46:	6013      	str	r3, [r2, #0]
 8002e48:	4b9d      	ldr	r3, [pc, #628]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a9c      	ldr	r2, [pc, #624]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d013      	beq.n	8002e84 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7ff fb82 	bl	8002564 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e64:	f7ff fb7e 	bl	8002564 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b64      	cmp	r3, #100	; 0x64
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e276      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e76:	4b92      	ldr	r3, [pc, #584]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x2a8>
 8002e82:	e014      	b.n	8002eae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7ff fb6e 	bl	8002564 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7ff fb6a 	bl	8002564 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b64      	cmp	r3, #100	; 0x64
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e262      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e9e:	4b88      	ldr	r3, [pc, #544]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x2d0>
 8002eaa:	e000      	b.n	8002eae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d060      	beq.n	8002f7c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_OscConfig+0x310>
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d119      	bne.n	8002efa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d116      	bne.n	8002efa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ecc:	4b7c      	ldr	r3, [pc, #496]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x328>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d101      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e23f      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee4:	4b76      	ldr	r3, [pc, #472]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	061b      	lsls	r3, r3, #24
 8002ef2:	4973      	ldr	r1, [pc, #460]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ef8:	e040      	b.n	8002f7c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d023      	beq.n	8002f4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f02:	4b6f      	ldr	r3, [pc, #444]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a6e      	ldr	r2, [pc, #440]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0e:	f7ff fb29 	bl	8002564 <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f16:	f7ff fb25 	bl	8002564 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e21d      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f28:	4b65      	ldr	r3, [pc, #404]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0f0      	beq.n	8002f16 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f34:	4b62      	ldr	r3, [pc, #392]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	061b      	lsls	r3, r3, #24
 8002f42:	495f      	ldr	r1, [pc, #380]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
 8002f48:	e018      	b.n	8002f7c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f4a:	4b5d      	ldr	r3, [pc, #372]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a5c      	ldr	r2, [pc, #368]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f56:	f7ff fb05 	bl	8002564 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f5e:	f7ff fb01 	bl	8002564 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e1f9      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f70:	4b53      	ldr	r3, [pc, #332]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f0      	bne.n	8002f5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0308 	and.w	r3, r3, #8
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d03c      	beq.n	8003002 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d01c      	beq.n	8002fca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f90:	4b4b      	ldr	r3, [pc, #300]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f96:	4a4a      	ldr	r2, [pc, #296]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa0:	f7ff fae0 	bl	8002564 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa8:	f7ff fadc 	bl	8002564 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e1d4      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fba:	4b41      	ldr	r3, [pc, #260]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ef      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x3ec>
 8002fc8:	e01b      	b.n	8003002 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fca:	4b3d      	ldr	r3, [pc, #244]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd0:	4a3b      	ldr	r2, [pc, #236]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002fd2:	f023 0301 	bic.w	r3, r3, #1
 8002fd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fda:	f7ff fac3 	bl	8002564 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe2:	f7ff fabf 	bl	8002564 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e1b7      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ff4:	4b32      	ldr	r3, [pc, #200]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8002ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1ef      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0304 	and.w	r3, r3, #4
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 80a6 	beq.w	800315c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003010:	2300      	movs	r3, #0
 8003012:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003014:	4b2a      	ldr	r3, [pc, #168]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8003016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10d      	bne.n	800303c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003020:	4b27      	ldr	r3, [pc, #156]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8003022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003024:	4a26      	ldr	r2, [pc, #152]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8003026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800302a:	6593      	str	r3, [r2, #88]	; 0x58
 800302c:	4b24      	ldr	r3, [pc, #144]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 800302e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003038:	2301      	movs	r3, #1
 800303a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800303c:	4b21      	ldr	r3, [pc, #132]	; (80030c4 <HAL_RCC_OscConfig+0x508>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d118      	bne.n	800307a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003048:	4b1e      	ldr	r3, [pc, #120]	; (80030c4 <HAL_RCC_OscConfig+0x508>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1d      	ldr	r2, [pc, #116]	; (80030c4 <HAL_RCC_OscConfig+0x508>)
 800304e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003052:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003054:	f7ff fa86 	bl	8002564 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305c:	f7ff fa82 	bl	8002564 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e17a      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800306e:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <HAL_RCC_OscConfig+0x508>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d108      	bne.n	8003094 <HAL_RCC_OscConfig+0x4d8>
 8003082:	4b0f      	ldr	r3, [pc, #60]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 8003084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003092:	e029      	b.n	80030e8 <HAL_RCC_OscConfig+0x52c>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	2b05      	cmp	r3, #5
 800309a:	d115      	bne.n	80030c8 <HAL_RCC_OscConfig+0x50c>
 800309c:	4b08      	ldr	r3, [pc, #32]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a2:	4a07      	ldr	r2, [pc, #28]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 80030a4:	f043 0304 	orr.w	r3, r3, #4
 80030a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030ac:	4b04      	ldr	r3, [pc, #16]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 80030ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b2:	4a03      	ldr	r2, [pc, #12]	; (80030c0 <HAL_RCC_OscConfig+0x504>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030bc:	e014      	b.n	80030e8 <HAL_RCC_OscConfig+0x52c>
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40007000 	.word	0x40007000
 80030c8:	4b9c      	ldr	r3, [pc, #624]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80030ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ce:	4a9b      	ldr	r2, [pc, #620]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80030d0:	f023 0301 	bic.w	r3, r3, #1
 80030d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030d8:	4b98      	ldr	r3, [pc, #608]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80030da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030de:	4a97      	ldr	r2, [pc, #604]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80030e0:	f023 0304 	bic.w	r3, r3, #4
 80030e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d016      	beq.n	800311e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f0:	f7ff fa38 	bl	8002564 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f6:	e00a      	b.n	800310e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030f8:	f7ff fa34 	bl	8002564 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	; 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e12a      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800310e:	4b8b      	ldr	r3, [pc, #556]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d0ed      	beq.n	80030f8 <HAL_RCC_OscConfig+0x53c>
 800311c:	e015      	b.n	800314a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311e:	f7ff fa21 	bl	8002564 <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003124:	e00a      	b.n	800313c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7ff fa1d 	bl	8002564 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f241 3288 	movw	r2, #5000	; 0x1388
 8003134:	4293      	cmp	r3, r2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e113      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800313c:	4b7f      	ldr	r3, [pc, #508]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800313e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1ed      	bne.n	8003126 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800314a:	7ffb      	ldrb	r3, [r7, #31]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d105      	bne.n	800315c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003150:	4b7a      	ldr	r3, [pc, #488]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003154:	4a79      	ldr	r2, [pc, #484]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800315a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80fe 	beq.w	8003362 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316a:	2b02      	cmp	r3, #2
 800316c:	f040 80d0 	bne.w	8003310 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003170:	4b72      	ldr	r3, [pc, #456]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 0203 	and.w	r2, r3, #3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	429a      	cmp	r2, r3
 8003182:	d130      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318e:	3b01      	subs	r3, #1
 8003190:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003192:	429a      	cmp	r2, r3
 8003194:	d127      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d11f      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031b0:	2a07      	cmp	r2, #7
 80031b2:	bf14      	ite	ne
 80031b4:	2201      	movne	r2, #1
 80031b6:	2200      	moveq	r2, #0
 80031b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d113      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c8:	085b      	lsrs	r3, r3, #1
 80031ca:	3b01      	subs	r3, #1
 80031cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d109      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	085b      	lsrs	r3, r3, #1
 80031de:	3b01      	subs	r3, #1
 80031e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d06e      	beq.n	80032c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	2b0c      	cmp	r3, #12
 80031ea:	d069      	beq.n	80032c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031ec:	4b53      	ldr	r3, [pc, #332]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d105      	bne.n	8003204 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031f8:	4b50      	ldr	r3, [pc, #320]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0ad      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003208:	4b4c      	ldr	r3, [pc, #304]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a4b      	ldr	r2, [pc, #300]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800320e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003212:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003214:	f7ff f9a6 	bl	8002564 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321c:	f7ff f9a2 	bl	8002564 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e09a      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322e:	4b43      	ldr	r3, [pc, #268]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f0      	bne.n	800321c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800323a:	4b40      	ldr	r3, [pc, #256]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	4b40      	ldr	r3, [pc, #256]	; (8003340 <HAL_RCC_OscConfig+0x784>)
 8003240:	4013      	ands	r3, r2
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800324a:	3a01      	subs	r2, #1
 800324c:	0112      	lsls	r2, r2, #4
 800324e:	4311      	orrs	r1, r2
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003254:	0212      	lsls	r2, r2, #8
 8003256:	4311      	orrs	r1, r2
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800325c:	0852      	lsrs	r2, r2, #1
 800325e:	3a01      	subs	r2, #1
 8003260:	0552      	lsls	r2, r2, #21
 8003262:	4311      	orrs	r1, r2
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003268:	0852      	lsrs	r2, r2, #1
 800326a:	3a01      	subs	r2, #1
 800326c:	0652      	lsls	r2, r2, #25
 800326e:	4311      	orrs	r1, r2
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003274:	0912      	lsrs	r2, r2, #4
 8003276:	0452      	lsls	r2, r2, #17
 8003278:	430a      	orrs	r2, r1
 800327a:	4930      	ldr	r1, [pc, #192]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800327c:	4313      	orrs	r3, r2
 800327e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003280:	4b2e      	ldr	r3, [pc, #184]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a2d      	ldr	r2, [pc, #180]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003286:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800328a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800328c:	4b2b      	ldr	r3, [pc, #172]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	4a2a      	ldr	r2, [pc, #168]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003292:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003296:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003298:	f7ff f964 	bl	8002564 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a0:	f7ff f960 	bl	8002564 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e058      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032b2:	4b22      	ldr	r3, [pc, #136]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032be:	e050      	b.n	8003362 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e04f      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c4:	4b1d      	ldr	r3, [pc, #116]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d148      	bne.n	8003362 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032d0:	4b1a      	ldr	r3, [pc, #104]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a19      	ldr	r2, [pc, #100]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032dc:	4b17      	ldr	r3, [pc, #92]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4a16      	ldr	r2, [pc, #88]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032e8:	f7ff f93c 	bl	8002564 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f0:	f7ff f938 	bl	8002564 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e030      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003302:	4b0e      	ldr	r3, [pc, #56]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f0      	beq.n	80032f0 <HAL_RCC_OscConfig+0x734>
 800330e:	e028      	b.n	8003362 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	2b0c      	cmp	r3, #12
 8003314:	d023      	beq.n	800335e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a08      	ldr	r2, [pc, #32]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800331c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003322:	f7ff f91f 	bl	8002564 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003328:	e00c      	b.n	8003344 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332a:	f7ff f91b 	bl	8002564 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d905      	bls.n	8003344 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e013      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
 800333c:	40021000 	.word	0x40021000
 8003340:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003344:	4b09      	ldr	r3, [pc, #36]	; (800336c <HAL_RCC_OscConfig+0x7b0>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1ec      	bne.n	800332a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003350:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_RCC_OscConfig+0x7b0>)
 8003352:	68da      	ldr	r2, [r3, #12]
 8003354:	4905      	ldr	r1, [pc, #20]	; (800336c <HAL_RCC_OscConfig+0x7b0>)
 8003356:	4b06      	ldr	r3, [pc, #24]	; (8003370 <HAL_RCC_OscConfig+0x7b4>)
 8003358:	4013      	ands	r3, r2
 800335a:	60cb      	str	r3, [r1, #12]
 800335c:	e001      	b.n	8003362 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3720      	adds	r7, #32
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000
 8003370:	feeefffc 	.word	0xfeeefffc

08003374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0e7      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003388:	4b75      	ldr	r3, [pc, #468]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d910      	bls.n	80033b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003396:	4b72      	ldr	r3, [pc, #456]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 0207 	bic.w	r2, r3, #7
 800339e:	4970      	ldr	r1, [pc, #448]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	4b6e      	ldr	r3, [pc, #440]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d001      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0cf      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d010      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	4b66      	ldr	r3, [pc, #408]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d908      	bls.n	80033e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d4:	4b63      	ldr	r3, [pc, #396]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	4960      	ldr	r1, [pc, #384]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d04c      	beq.n	800348c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d107      	bne.n	800340a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fa:	4b5a      	ldr	r3, [pc, #360]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d121      	bne.n	800344a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e0a6      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d107      	bne.n	8003422 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003412:	4b54      	ldr	r3, [pc, #336]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d115      	bne.n	800344a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e09a      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d107      	bne.n	800343a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800342a:	4b4e      	ldr	r3, [pc, #312]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d109      	bne.n	800344a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e08e      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800343a:	4b4a      	ldr	r3, [pc, #296]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e086      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800344a:	4b46      	ldr	r3, [pc, #280]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f023 0203 	bic.w	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4943      	ldr	r1, [pc, #268]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003458:	4313      	orrs	r3, r2
 800345a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345c:	f7ff f882 	bl	8002564 <HAL_GetTick>
 8003460:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003462:	e00a      	b.n	800347a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003464:	f7ff f87e 	bl	8002564 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e06e      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347a:	4b3a      	ldr	r3, [pc, #232]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 020c 	and.w	r2, r3, #12
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	429a      	cmp	r2, r3
 800348a:	d1eb      	bne.n	8003464 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d010      	beq.n	80034ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	4b31      	ldr	r3, [pc, #196]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d208      	bcs.n	80034ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034a8:	4b2e      	ldr	r3, [pc, #184]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	492b      	ldr	r1, [pc, #172]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034ba:	4b29      	ldr	r3, [pc, #164]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0307 	and.w	r3, r3, #7
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d210      	bcs.n	80034ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c8:	4b25      	ldr	r3, [pc, #148]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f023 0207 	bic.w	r2, r3, #7
 80034d0:	4923      	ldr	r1, [pc, #140]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d8:	4b21      	ldr	r3, [pc, #132]	; (8003560 <HAL_RCC_ClockConfig+0x1ec>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d001      	beq.n	80034ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e036      	b.n	8003558 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0304 	and.w	r3, r3, #4
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d008      	beq.n	8003508 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034f6:	4b1b      	ldr	r3, [pc, #108]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	4918      	ldr	r1, [pc, #96]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003504:	4313      	orrs	r3, r2
 8003506:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d009      	beq.n	8003528 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003514:	4b13      	ldr	r3, [pc, #76]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	4910      	ldr	r1, [pc, #64]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003524:	4313      	orrs	r3, r2
 8003526:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003528:	f000 f824 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 800352c:	4602      	mov	r2, r0
 800352e:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <HAL_RCC_ClockConfig+0x1f0>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	091b      	lsrs	r3, r3, #4
 8003534:	f003 030f 	and.w	r3, r3, #15
 8003538:	490b      	ldr	r1, [pc, #44]	; (8003568 <HAL_RCC_ClockConfig+0x1f4>)
 800353a:	5ccb      	ldrb	r3, [r1, r3]
 800353c:	f003 031f 	and.w	r3, r3, #31
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
 8003544:	4a09      	ldr	r2, [pc, #36]	; (800356c <HAL_RCC_ClockConfig+0x1f8>)
 8003546:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003548:	4b09      	ldr	r3, [pc, #36]	; (8003570 <HAL_RCC_ClockConfig+0x1fc>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4618      	mov	r0, r3
 800354e:	f7fe fe25 	bl	800219c <HAL_InitTick>
 8003552:	4603      	mov	r3, r0
 8003554:	72fb      	strb	r3, [r7, #11]

  return status;
 8003556:	7afb      	ldrb	r3, [r7, #11]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40022000 	.word	0x40022000
 8003564:	40021000 	.word	0x40021000
 8003568:	0800e1c0 	.word	0x0800e1c0
 800356c:	20000020 	.word	0x20000020
 8003570:	20000024 	.word	0x20000024

08003574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	; 0x24
 8003578:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	2300      	movs	r3, #0
 8003580:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003582:	4b3e      	ldr	r3, [pc, #248]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 030c 	and.w	r3, r3, #12
 800358a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800358c:	4b3b      	ldr	r3, [pc, #236]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_RCC_GetSysClockFreq+0x34>
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	d121      	bne.n	80035e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d11e      	bne.n	80035e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035a8:	4b34      	ldr	r3, [pc, #208]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035b4:	4b31      	ldr	r3, [pc, #196]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 80035b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ba:	0a1b      	lsrs	r3, r3, #8
 80035bc:	f003 030f 	and.w	r3, r3, #15
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	e005      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035c4:	4b2d      	ldr	r3, [pc, #180]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	091b      	lsrs	r3, r3, #4
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035d0:	4a2b      	ldr	r2, [pc, #172]	; (8003680 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d10d      	bne.n	80035fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035e4:	e00a      	b.n	80035fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d102      	bne.n	80035f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035ec:	4b25      	ldr	r3, [pc, #148]	; (8003684 <HAL_RCC_GetSysClockFreq+0x110>)
 80035ee:	61bb      	str	r3, [r7, #24]
 80035f0:	e004      	b.n	80035fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d101      	bne.n	80035fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035f8:	4b23      	ldr	r3, [pc, #140]	; (8003688 <HAL_RCC_GetSysClockFreq+0x114>)
 80035fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	2b0c      	cmp	r3, #12
 8003600:	d134      	bne.n	800366c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003602:	4b1e      	ldr	r3, [pc, #120]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d003      	beq.n	800361a <HAL_RCC_GetSysClockFreq+0xa6>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b03      	cmp	r3, #3
 8003616:	d003      	beq.n	8003620 <HAL_RCC_GetSysClockFreq+0xac>
 8003618:	e005      	b.n	8003626 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800361a:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <HAL_RCC_GetSysClockFreq+0x110>)
 800361c:	617b      	str	r3, [r7, #20]
      break;
 800361e:	e005      	b.n	800362c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003620:	4b19      	ldr	r3, [pc, #100]	; (8003688 <HAL_RCC_GetSysClockFreq+0x114>)
 8003622:	617b      	str	r3, [r7, #20]
      break;
 8003624:	e002      	b.n	800362c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	617b      	str	r3, [r7, #20]
      break;
 800362a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800362c:	4b13      	ldr	r3, [pc, #76]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	091b      	lsrs	r3, r3, #4
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	3301      	adds	r3, #1
 8003638:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	0a1b      	lsrs	r3, r3, #8
 8003640:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	fb03 f202 	mul.w	r2, r3, r2
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003652:	4b0a      	ldr	r3, [pc, #40]	; (800367c <HAL_RCC_GetSysClockFreq+0x108>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	0e5b      	lsrs	r3, r3, #25
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	3301      	adds	r3, #1
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800366c:	69bb      	ldr	r3, [r7, #24]
}
 800366e:	4618      	mov	r0, r3
 8003670:	3724      	adds	r7, #36	; 0x24
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
 8003680:	0800e1d8 	.word	0x0800e1d8
 8003684:	00f42400 	.word	0x00f42400
 8003688:	007a1200 	.word	0x007a1200

0800368c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003690:	4b03      	ldr	r3, [pc, #12]	; (80036a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003692:	681b      	ldr	r3, [r3, #0]
}
 8003694:	4618      	mov	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20000020 	.word	0x20000020

080036a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80036a8:	f7ff fff0 	bl	800368c <HAL_RCC_GetHCLKFreq>
 80036ac:	4602      	mov	r2, r0
 80036ae:	4b06      	ldr	r3, [pc, #24]	; (80036c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	0a1b      	lsrs	r3, r3, #8
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	4904      	ldr	r1, [pc, #16]	; (80036cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80036ba:	5ccb      	ldrb	r3, [r1, r3]
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	40021000 	.word	0x40021000
 80036cc:	0800e1d0 	.word	0x0800e1d0

080036d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036d4:	f7ff ffda 	bl	800368c <HAL_RCC_GetHCLKFreq>
 80036d8:	4602      	mov	r2, r0
 80036da:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	0adb      	lsrs	r3, r3, #11
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	4904      	ldr	r1, [pc, #16]	; (80036f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036e6:	5ccb      	ldrb	r3, [r1, r3]
 80036e8:	f003 031f 	and.w	r3, r3, #31
 80036ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40021000 	.word	0x40021000
 80036f8:	0800e1d0 	.word	0x0800e1d0

080036fc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	220f      	movs	r2, #15
 800370a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800370c:	4b12      	ldr	r3, [pc, #72]	; (8003758 <HAL_RCC_GetClockConfig+0x5c>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0203 	and.w	r2, r3, #3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003718:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <HAL_RCC_GetClockConfig+0x5c>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003724:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <HAL_RCC_GetClockConfig+0x5c>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003730:	4b09      	ldr	r3, [pc, #36]	; (8003758 <HAL_RCC_GetClockConfig+0x5c>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	08db      	lsrs	r3, r3, #3
 8003736:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800373e:	4b07      	ldr	r3, [pc, #28]	; (800375c <HAL_RCC_GetClockConfig+0x60>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0207 	and.w	r2, r3, #7
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	601a      	str	r2, [r3, #0]
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	40022000 	.word	0x40022000

08003760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800376c:	4b2a      	ldr	r3, [pc, #168]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003778:	f7ff f9bc 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 800377c:	6178      	str	r0, [r7, #20]
 800377e:	e014      	b.n	80037aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003780:	4b25      	ldr	r3, [pc, #148]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003784:	4a24      	ldr	r2, [pc, #144]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800378a:	6593      	str	r3, [r2, #88]	; 0x58
 800378c:	4b22      	ldr	r3, [pc, #136]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003798:	f7ff f9ac 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 800379c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800379e:	4b1e      	ldr	r3, [pc, #120]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a2:	4a1d      	ldr	r2, [pc, #116]	; (8003818 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b0:	d10b      	bne.n	80037ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2b80      	cmp	r3, #128	; 0x80
 80037b6:	d919      	bls.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2ba0      	cmp	r3, #160	; 0xa0
 80037bc:	d902      	bls.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037be:	2302      	movs	r3, #2
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	e013      	b.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037c4:	2301      	movs	r3, #1
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	e010      	b.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2b80      	cmp	r3, #128	; 0x80
 80037ce:	d902      	bls.n	80037d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80037d0:	2303      	movs	r3, #3
 80037d2:	613b      	str	r3, [r7, #16]
 80037d4:	e00a      	b.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b80      	cmp	r3, #128	; 0x80
 80037da:	d102      	bne.n	80037e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037dc:	2302      	movs	r3, #2
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	e004      	b.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b70      	cmp	r3, #112	; 0x70
 80037e6:	d101      	bne.n	80037ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037e8:	2301      	movs	r3, #1
 80037ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037ec:	4b0b      	ldr	r3, [pc, #44]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f023 0207 	bic.w	r2, r3, #7
 80037f4:	4909      	ldr	r1, [pc, #36]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80037fc:	4b07      	ldr	r3, [pc, #28]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	429a      	cmp	r2, r3
 8003808:	d001      	beq.n	800380e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40021000 	.word	0x40021000
 800381c:	40022000 	.word	0x40022000

08003820 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003828:	2300      	movs	r3, #0
 800382a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800382c:	2300      	movs	r3, #0
 800382e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003838:	2b00      	cmp	r3, #0
 800383a:	d041      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003840:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003844:	d02a      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003846:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800384a:	d824      	bhi.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800384c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003850:	d008      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003852:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003856:	d81e      	bhi.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800385c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003860:	d010      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003862:	e018      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003864:	4b86      	ldr	r3, [pc, #536]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	4a85      	ldr	r2, [pc, #532]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800386e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003870:	e015      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3304      	adds	r3, #4
 8003876:	2100      	movs	r1, #0
 8003878:	4618      	mov	r0, r3
 800387a:	f000 fabb 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 800387e:	4603      	mov	r3, r0
 8003880:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003882:	e00c      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3320      	adds	r3, #32
 8003888:	2100      	movs	r1, #0
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fba6 	bl	8003fdc <RCCEx_PLLSAI2_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003894:	e003      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	74fb      	strb	r3, [r7, #19]
      break;
 800389a:	e000      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800389c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800389e:	7cfb      	ldrb	r3, [r7, #19]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10b      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038a4:	4b76      	ldr	r3, [pc, #472]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038b2:	4973      	ldr	r1, [pc, #460]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038ba:	e001      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038bc:	7cfb      	ldrb	r3, [r7, #19]
 80038be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d041      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038d4:	d02a      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80038d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038da:	d824      	bhi.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038e0:	d008      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038e6:	d81e      	bhi.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80038ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038f0:	d010      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038f2:	e018      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038f4:	4b62      	ldr	r3, [pc, #392]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	4a61      	ldr	r2, [pc, #388]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003900:	e015      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	3304      	adds	r3, #4
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fa73 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 800390e:	4603      	mov	r3, r0
 8003910:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003912:	e00c      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3320      	adds	r3, #32
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f000 fb5e 	bl	8003fdc <RCCEx_PLLSAI2_Config>
 8003920:	4603      	mov	r3, r0
 8003922:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003924:	e003      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	74fb      	strb	r3, [r7, #19]
      break;
 800392a:	e000      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800392c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800392e:	7cfb      	ldrb	r3, [r7, #19]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10b      	bne.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003934:	4b52      	ldr	r3, [pc, #328]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003942:	494f      	ldr	r1, [pc, #316]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800394a:	e001      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80a0 	beq.w	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800395e:	2300      	movs	r3, #0
 8003960:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003962:	4b47      	ldr	r3, [pc, #284]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003972:	2300      	movs	r3, #0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00d      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003978:	4b41      	ldr	r3, [pc, #260]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800397c:	4a40      	ldr	r2, [pc, #256]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003982:	6593      	str	r3, [r2, #88]	; 0x58
 8003984:	4b3e      	ldr	r3, [pc, #248]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003990:	2301      	movs	r3, #1
 8003992:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003994:	4b3b      	ldr	r3, [pc, #236]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a3a      	ldr	r2, [pc, #232]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800399a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800399e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039a0:	f7fe fde0 	bl	8002564 <HAL_GetTick>
 80039a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039a6:	e009      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a8:	f7fe fddc 	bl	8002564 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d902      	bls.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	74fb      	strb	r3, [r7, #19]
        break;
 80039ba:	e005      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039bc:	4b31      	ldr	r3, [pc, #196]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ef      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d15c      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039ce:	4b2c      	ldr	r3, [pc, #176]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01f      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d019      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039ec:	4b24      	ldr	r3, [pc, #144]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039f8:	4b21      	ldr	r3, [pc, #132]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fe:	4a20      	ldr	r2, [pc, #128]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a08:	4b1d      	ldr	r3, [pc, #116]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a0e:	4a1c      	ldr	r2, [pc, #112]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a18:	4a19      	ldr	r2, [pc, #100]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d016      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2a:	f7fe fd9b 	bl	8002564 <HAL_GetTick>
 8003a2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a30:	e00b      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a32:	f7fe fd97 	bl	8002564 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d902      	bls.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	74fb      	strb	r3, [r7, #19]
            break;
 8003a48:	e006      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0ec      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a58:	7cfb      	ldrb	r3, [r7, #19]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a5e:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a6e:	4904      	ldr	r1, [pc, #16]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a76:	e009      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a78:	7cfb      	ldrb	r3, [r7, #19]
 8003a7a:	74bb      	strb	r3, [r7, #18]
 8003a7c:	e006      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a7e:	bf00      	nop
 8003a80:	40021000 	.word	0x40021000
 8003a84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a8c:	7c7b      	ldrb	r3, [r7, #17]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d105      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a92:	4b9e      	ldr	r3, [pc, #632]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a96:	4a9d      	ldr	r2, [pc, #628]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003aaa:	4b98      	ldr	r3, [pc, #608]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab0:	f023 0203 	bic.w	r2, r3, #3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab8:	4994      	ldr	r1, [pc, #592]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003acc:	4b8f      	ldr	r3, [pc, #572]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad2:	f023 020c 	bic.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ada:	498c      	ldr	r1, [pc, #560]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003aee:	4b87      	ldr	r3, [pc, #540]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	4983      	ldr	r1, [pc, #524]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b10:	4b7e      	ldr	r3, [pc, #504]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b16:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1e:	497b      	ldr	r1, [pc, #492]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0310 	and.w	r3, r3, #16
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b32:	4b76      	ldr	r3, [pc, #472]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b40:	4972      	ldr	r1, [pc, #456]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b54:	4b6d      	ldr	r3, [pc, #436]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b62:	496a      	ldr	r1, [pc, #424]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b76:	4b65      	ldr	r3, [pc, #404]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b84:	4961      	ldr	r1, [pc, #388]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b98:	4b5c      	ldr	r3, [pc, #368]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba6:	4959      	ldr	r1, [pc, #356]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bba:	4b54      	ldr	r3, [pc, #336]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bc8:	4950      	ldr	r1, [pc, #320]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bdc:	4b4b      	ldr	r3, [pc, #300]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bea:	4948      	ldr	r1, [pc, #288]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bfe:	4b43      	ldr	r3, [pc, #268]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0c:	493f      	ldr	r1, [pc, #252]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d028      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c20:	4b3a      	ldr	r3, [pc, #232]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c2e:	4937      	ldr	r1, [pc, #220]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c40:	4b32      	ldr	r3, [pc, #200]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	4a31      	ldr	r2, [pc, #196]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c4a:	60d3      	str	r3, [r2, #12]
 8003c4c:	e011      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c56:	d10c      	bne.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f000 f8c8 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 8003c64:	4603      	mov	r3, r0
 8003c66:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c68:	7cfb      	ldrb	r3, [r7, #19]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c6e:	7cfb      	ldrb	r3, [r7, #19]
 8003c70:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d028      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c7e:	4b23      	ldr	r3, [pc, #140]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c84:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8c:	491f      	ldr	r1, [pc, #124]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c9c:	d106      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c9e:	4b1b      	ldr	r3, [pc, #108]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	4a1a      	ldr	r2, [pc, #104]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ca8:	60d3      	str	r3, [r2, #12]
 8003caa:	e011      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cb4:	d10c      	bne.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	2101      	movs	r1, #1
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 f899 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cc6:	7cfb      	ldrb	r3, [r7, #19]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d02b      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cdc:	4b0b      	ldr	r3, [pc, #44]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cea:	4908      	ldr	r1, [pc, #32]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cfa:	d109      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cfc:	4b03      	ldr	r3, [pc, #12]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	4a02      	ldr	r2, [pc, #8]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d06:	60d3      	str	r3, [r2, #12]
 8003d08:	e014      	b.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003d0a:	bf00      	nop
 8003d0c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d18:	d10c      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	2101      	movs	r1, #1
 8003d20:	4618      	mov	r0, r3
 8003d22:	f000 f867 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 8003d26:	4603      	mov	r3, r0
 8003d28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d2a:	7cfb      	ldrb	r3, [r7, #19]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
 8003d32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d02f      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d40:	4b2b      	ldr	r3, [pc, #172]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d4e:	4928      	ldr	r1, [pc, #160]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d5e:	d10d      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3304      	adds	r3, #4
 8003d64:	2102      	movs	r1, #2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 f844 	bl	8003df4 <RCCEx_PLLSAI1_Config>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d70:	7cfb      	ldrb	r3, [r7, #19]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d014      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d76:	7cfb      	ldrb	r3, [r7, #19]
 8003d78:	74bb      	strb	r3, [r7, #18]
 8003d7a:	e011      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3320      	adds	r3, #32
 8003d8a:	2102      	movs	r1, #2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 f925 	bl	8003fdc <RCCEx_PLLSAI2_Config>
 8003d92:	4603      	mov	r3, r0
 8003d94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d96:	7cfb      	ldrb	r3, [r7, #19]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d9c:	7cfb      	ldrb	r3, [r7, #19]
 8003d9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003dac:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dba:	490d      	ldr	r1, [pc, #52]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00b      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003dce:	4b08      	ldr	r3, [pc, #32]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dde:	4904      	ldr	r1, [pc, #16]	; (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003de6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40021000 	.word	0x40021000

08003df4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e02:	4b75      	ldr	r3, [pc, #468]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f003 0303 	and.w	r3, r3, #3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d018      	beq.n	8003e40 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e0e:	4b72      	ldr	r3, [pc, #456]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f003 0203 	and.w	r2, r3, #3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d10d      	bne.n	8003e3a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
       ||
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d009      	beq.n	8003e3a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e26:	4b6c      	ldr	r3, [pc, #432]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	091b      	lsrs	r3, r3, #4
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
       ||
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d047      	beq.n	8003eca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	73fb      	strb	r3, [r7, #15]
 8003e3e:	e044      	b.n	8003eca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d018      	beq.n	8003e7a <RCCEx_PLLSAI1_Config+0x86>
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d825      	bhi.n	8003e98 <RCCEx_PLLSAI1_Config+0xa4>
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d002      	beq.n	8003e56 <RCCEx_PLLSAI1_Config+0x62>
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d009      	beq.n	8003e68 <RCCEx_PLLSAI1_Config+0x74>
 8003e54:	e020      	b.n	8003e98 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e56:	4b60      	ldr	r3, [pc, #384]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d11d      	bne.n	8003e9e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e66:	e01a      	b.n	8003e9e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e68:	4b5b      	ldr	r3, [pc, #364]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d116      	bne.n	8003ea2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e78:	e013      	b.n	8003ea2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e7a:	4b57      	ldr	r3, [pc, #348]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d10f      	bne.n	8003ea6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e86:	4b54      	ldr	r3, [pc, #336]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d109      	bne.n	8003ea6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e96:	e006      	b.n	8003ea6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e9c:	e004      	b.n	8003ea8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e002      	b.n	8003ea8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e000      	b.n	8003ea8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ea6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10d      	bne.n	8003eca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003eae:	4b4a      	ldr	r3, [pc, #296]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6819      	ldr	r1, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	4944      	ldr	r1, [pc, #272]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d17d      	bne.n	8003fcc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ed0:	4b41      	ldr	r3, [pc, #260]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a40      	ldr	r2, [pc, #256]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003eda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003edc:	f7fe fb42 	bl	8002564 <HAL_GetTick>
 8003ee0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ee2:	e009      	b.n	8003ef8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ee4:	f7fe fb3e 	bl	8002564 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d902      	bls.n	8003ef8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	73fb      	strb	r3, [r7, #15]
        break;
 8003ef6:	e005      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ef8:	4b37      	ldr	r3, [pc, #220]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1ef      	bne.n	8003ee4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d160      	bne.n	8003fcc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d111      	bne.n	8003f34 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f10:	4b31      	ldr	r3, [pc, #196]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6892      	ldr	r2, [r2, #8]
 8003f20:	0211      	lsls	r1, r2, #8
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	68d2      	ldr	r2, [r2, #12]
 8003f26:	0912      	lsrs	r2, r2, #4
 8003f28:	0452      	lsls	r2, r2, #17
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	492a      	ldr	r1, [pc, #168]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	610b      	str	r3, [r1, #16]
 8003f32:	e027      	b.n	8003f84 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d112      	bne.n	8003f60 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f3a:	4b27      	ldr	r3, [pc, #156]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f42:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6892      	ldr	r2, [r2, #8]
 8003f4a:	0211      	lsls	r1, r2, #8
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6912      	ldr	r2, [r2, #16]
 8003f50:	0852      	lsrs	r2, r2, #1
 8003f52:	3a01      	subs	r2, #1
 8003f54:	0552      	lsls	r2, r2, #21
 8003f56:	430a      	orrs	r2, r1
 8003f58:	491f      	ldr	r1, [pc, #124]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	610b      	str	r3, [r1, #16]
 8003f5e:	e011      	b.n	8003f84 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f60:	4b1d      	ldr	r3, [pc, #116]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f68:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6892      	ldr	r2, [r2, #8]
 8003f70:	0211      	lsls	r1, r2, #8
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6952      	ldr	r2, [r2, #20]
 8003f76:	0852      	lsrs	r2, r2, #1
 8003f78:	3a01      	subs	r2, #1
 8003f7a:	0652      	lsls	r2, r2, #25
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	4916      	ldr	r1, [pc, #88]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f84:	4b14      	ldr	r3, [pc, #80]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a13      	ldr	r2, [pc, #76]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fe fae8 	bl	8002564 <HAL_GetTick>
 8003f94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f96:	e009      	b.n	8003fac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f98:	f7fe fae4 	bl	8002564 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d902      	bls.n	8003fac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	73fb      	strb	r3, [r7, #15]
          break;
 8003faa:	e005      	b.n	8003fb8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fac:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0ef      	beq.n	8003f98 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003fbe:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc0:	691a      	ldr	r2, [r3, #16]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	4904      	ldr	r1, [pc, #16]	; (8003fd8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40021000 	.word	0x40021000

08003fdc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fea:	4b6a      	ldr	r3, [pc, #424]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d018      	beq.n	8004028 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ff6:	4b67      	ldr	r3, [pc, #412]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	f003 0203 	and.w	r2, r3, #3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d10d      	bne.n	8004022 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
       ||
 800400a:	2b00      	cmp	r3, #0
 800400c:	d009      	beq.n	8004022 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800400e:	4b61      	ldr	r3, [pc, #388]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	091b      	lsrs	r3, r3, #4
 8004014:	f003 0307 	and.w	r3, r3, #7
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
       ||
 800401e:	429a      	cmp	r2, r3
 8004020:	d047      	beq.n	80040b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
 8004026:	e044      	b.n	80040b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b03      	cmp	r3, #3
 800402e:	d018      	beq.n	8004062 <RCCEx_PLLSAI2_Config+0x86>
 8004030:	2b03      	cmp	r3, #3
 8004032:	d825      	bhi.n	8004080 <RCCEx_PLLSAI2_Config+0xa4>
 8004034:	2b01      	cmp	r3, #1
 8004036:	d002      	beq.n	800403e <RCCEx_PLLSAI2_Config+0x62>
 8004038:	2b02      	cmp	r3, #2
 800403a:	d009      	beq.n	8004050 <RCCEx_PLLSAI2_Config+0x74>
 800403c:	e020      	b.n	8004080 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800403e:	4b55      	ldr	r3, [pc, #340]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d11d      	bne.n	8004086 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800404e:	e01a      	b.n	8004086 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004050:	4b50      	ldr	r3, [pc, #320]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004058:	2b00      	cmp	r3, #0
 800405a:	d116      	bne.n	800408a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004060:	e013      	b.n	800408a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004062:	4b4c      	ldr	r3, [pc, #304]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10f      	bne.n	800408e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800406e:	4b49      	ldr	r3, [pc, #292]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d109      	bne.n	800408e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800407e:	e006      	b.n	800408e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
      break;
 8004084:	e004      	b.n	8004090 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004086:	bf00      	nop
 8004088:	e002      	b.n	8004090 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800408a:	bf00      	nop
 800408c:	e000      	b.n	8004090 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800408e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10d      	bne.n	80040b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004096:	4b3f      	ldr	r3, [pc, #252]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6819      	ldr	r1, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	430b      	orrs	r3, r1
 80040ac:	4939      	ldr	r1, [pc, #228]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d167      	bne.n	8004188 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80040b8:	4b36      	ldr	r3, [pc, #216]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a35      	ldr	r2, [pc, #212]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040c4:	f7fe fa4e 	bl	8002564 <HAL_GetTick>
 80040c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040ca:	e009      	b.n	80040e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040cc:	f7fe fa4a 	bl	8002564 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d902      	bls.n	80040e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	73fb      	strb	r3, [r7, #15]
        break;
 80040de:	e005      	b.n	80040ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040e0:	4b2c      	ldr	r3, [pc, #176]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1ef      	bne.n	80040cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d14a      	bne.n	8004188 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d111      	bne.n	800411c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040f8:	4b26      	ldr	r3, [pc, #152]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6892      	ldr	r2, [r2, #8]
 8004108:	0211      	lsls	r1, r2, #8
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68d2      	ldr	r2, [r2, #12]
 800410e:	0912      	lsrs	r2, r2, #4
 8004110:	0452      	lsls	r2, r2, #17
 8004112:	430a      	orrs	r2, r1
 8004114:	491f      	ldr	r1, [pc, #124]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004116:	4313      	orrs	r3, r2
 8004118:	614b      	str	r3, [r1, #20]
 800411a:	e011      	b.n	8004140 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800411c:	4b1d      	ldr	r3, [pc, #116]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004124:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6892      	ldr	r2, [r2, #8]
 800412c:	0211      	lsls	r1, r2, #8
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6912      	ldr	r2, [r2, #16]
 8004132:	0852      	lsrs	r2, r2, #1
 8004134:	3a01      	subs	r2, #1
 8004136:	0652      	lsls	r2, r2, #25
 8004138:	430a      	orrs	r2, r1
 800413a:	4916      	ldr	r1, [pc, #88]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 800413c:	4313      	orrs	r3, r2
 800413e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004140:	4b14      	ldr	r3, [pc, #80]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a13      	ldr	r2, [pc, #76]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7fe fa0a 	bl	8002564 <HAL_GetTick>
 8004150:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004152:	e009      	b.n	8004168 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004154:	f7fe fa06 	bl	8002564 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d902      	bls.n	8004168 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	73fb      	strb	r3, [r7, #15]
          break;
 8004166:	e005      	b.n	8004174 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004168:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0ef      	beq.n	8004154 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004174:	7bfb      	ldrb	r3, [r7, #15]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 800417c:	695a      	ldr	r2, [r3, #20]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	4904      	ldr	r1, [pc, #16]	; (8004194 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004184:	4313      	orrs	r3, r2
 8004186:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004188:	7bfb      	ldrb	r3, [r7, #15]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000

08004198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e049      	b.n	800423e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fd ff72 	bl	80020a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	3304      	adds	r3, #4
 80041d4:	4619      	mov	r1, r3
 80041d6:	4610      	mov	r0, r2
 80041d8:	f000 fa9a 	bl	8004710 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
	...

08004248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d001      	beq.n	8004260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e04f      	b.n	8004300 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a23      	ldr	r2, [pc, #140]	; (800430c <HAL_TIM_Base_Start_IT+0xc4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d01d      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428a:	d018      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1f      	ldr	r2, [pc, #124]	; (8004310 <HAL_TIM_Base_Start_IT+0xc8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d013      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a1e      	ldr	r2, [pc, #120]	; (8004314 <HAL_TIM_Base_Start_IT+0xcc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00e      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1c      	ldr	r2, [pc, #112]	; (8004318 <HAL_TIM_Base_Start_IT+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d009      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1b      	ldr	r2, [pc, #108]	; (800431c <HAL_TIM_Base_Start_IT+0xd4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d004      	beq.n	80042be <HAL_TIM_Base_Start_IT+0x76>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a19      	ldr	r2, [pc, #100]	; (8004320 <HAL_TIM_Base_Start_IT+0xd8>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d115      	bne.n	80042ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	4b17      	ldr	r3, [pc, #92]	; (8004324 <HAL_TIM_Base_Start_IT+0xdc>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b06      	cmp	r3, #6
 80042ce:	d015      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0xb4>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042d6:	d011      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e8:	e008      	b.n	80042fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0201 	orr.w	r2, r2, #1
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	e000      	b.n	80042fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	40012c00 	.word	0x40012c00
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40013400 	.word	0x40013400
 8004320:	40014000 	.word	0x40014000
 8004324:	00010007 	.word	0x00010007

08004328 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d020      	beq.n	800438c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d01b      	beq.n	800438c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f06f 0202 	mvn.w	r2, #2
 800435c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f9ad 	bl	80046d2 <HAL_TIM_IC_CaptureCallback>
 8004378:	e005      	b.n	8004386 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f99f 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f9b0 	bl	80046e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	d020      	beq.n	80043d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	d01b      	beq.n	80043d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f06f 0204 	mvn.w	r2, #4
 80043a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f987 	bl	80046d2 <HAL_TIM_IC_CaptureCallback>
 80043c4:	e005      	b.n	80043d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f979 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f98a 	bl	80046e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d020      	beq.n	8004424 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01b      	beq.n	8004424 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0208 	mvn.w	r2, #8
 80043f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2204      	movs	r2, #4
 80043fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f961 	bl	80046d2 <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f953 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f964 	bl	80046e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 0310 	and.w	r3, r3, #16
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0310 	and.w	r3, r3, #16
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0210 	mvn.w	r2, #16
 8004440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2208      	movs	r2, #8
 8004446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f93b 	bl	80046d2 <HAL_TIM_IC_CaptureCallback>
 800445c:	e005      	b.n	800446a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f92d 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f93e 	bl	80046e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00c      	beq.n	8004494 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d007      	beq.n	8004494 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0201 	mvn.w	r2, #1
 800448c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fd fce8 	bl	8001e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00c      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d007      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 faf2 	bl	8004a9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00c      	beq.n	80044dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80044d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 faea 	bl	8004ab0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00c      	beq.n	8004500 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f8fd 	bl	80046fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f003 0320 	and.w	r3, r3, #32
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00c      	beq.n	8004524 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f003 0320 	and.w	r3, r3, #32
 8004510:	2b00      	cmp	r3, #0
 8004512:	d007      	beq.n	8004524 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f06f 0220 	mvn.w	r2, #32
 800451c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fab2 	bl	8004a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004524:	bf00      	nop
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004536:	2300      	movs	r3, #0
 8004538:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004540:	2b01      	cmp	r3, #1
 8004542:	d101      	bne.n	8004548 <HAL_TIM_ConfigClockSource+0x1c>
 8004544:	2302      	movs	r3, #2
 8004546:	e0b6      	b.n	80046b6 <HAL_TIM_ConfigClockSource+0x18a>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004566:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800456a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004572:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004584:	d03e      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0xd8>
 8004586:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800458a:	f200 8087 	bhi.w	800469c <HAL_TIM_ConfigClockSource+0x170>
 800458e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004592:	f000 8086 	beq.w	80046a2 <HAL_TIM_ConfigClockSource+0x176>
 8004596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800459a:	d87f      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 800459c:	2b70      	cmp	r3, #112	; 0x70
 800459e:	d01a      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0xaa>
 80045a0:	2b70      	cmp	r3, #112	; 0x70
 80045a2:	d87b      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045a4:	2b60      	cmp	r3, #96	; 0x60
 80045a6:	d050      	beq.n	800464a <HAL_TIM_ConfigClockSource+0x11e>
 80045a8:	2b60      	cmp	r3, #96	; 0x60
 80045aa:	d877      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045ac:	2b50      	cmp	r3, #80	; 0x50
 80045ae:	d03c      	beq.n	800462a <HAL_TIM_ConfigClockSource+0xfe>
 80045b0:	2b50      	cmp	r3, #80	; 0x50
 80045b2:	d873      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045b4:	2b40      	cmp	r3, #64	; 0x40
 80045b6:	d058      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x13e>
 80045b8:	2b40      	cmp	r3, #64	; 0x40
 80045ba:	d86f      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045bc:	2b30      	cmp	r3, #48	; 0x30
 80045be:	d064      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x15e>
 80045c0:	2b30      	cmp	r3, #48	; 0x30
 80045c2:	d86b      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045c4:	2b20      	cmp	r3, #32
 80045c6:	d060      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x15e>
 80045c8:	2b20      	cmp	r3, #32
 80045ca:	d867      	bhi.n	800469c <HAL_TIM_ConfigClockSource+0x170>
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d05c      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x15e>
 80045d0:	2b10      	cmp	r3, #16
 80045d2:	d05a      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x15e>
 80045d4:	e062      	b.n	800469c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045e6:	f000 f9a7 	bl	8004938 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	609a      	str	r2, [r3, #8]
      break;
 8004602:	e04f      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004614:	f000 f990 	bl	8004938 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689a      	ldr	r2, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004626:	609a      	str	r2, [r3, #8]
      break;
 8004628:	e03c      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004636:	461a      	mov	r2, r3
 8004638:	f000 f904 	bl	8004844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2150      	movs	r1, #80	; 0x50
 8004642:	4618      	mov	r0, r3
 8004644:	f000 f95d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 8004648:	e02c      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004656:	461a      	mov	r2, r3
 8004658:	f000 f923 	bl	80048a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2160      	movs	r1, #96	; 0x60
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f94d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 8004668:	e01c      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	461a      	mov	r2, r3
 8004678:	f000 f8e4 	bl	8004844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2140      	movs	r1, #64	; 0x40
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f93d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 8004688:	e00c      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4619      	mov	r1, r3
 8004694:	4610      	mov	r0, r2
 8004696:	f000 f934 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 800469a:	e003      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
      break;
 80046a0:	e000      	b.n	80046a4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80046a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
	...

08004710 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a40      	ldr	r2, [pc, #256]	; (8004824 <TIM_Base_SetConfig+0x114>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d013      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800472e:	d00f      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3d      	ldr	r2, [pc, #244]	; (8004828 <TIM_Base_SetConfig+0x118>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d00b      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a3c      	ldr	r2, [pc, #240]	; (800482c <TIM_Base_SetConfig+0x11c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d007      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a3b      	ldr	r2, [pc, #236]	; (8004830 <TIM_Base_SetConfig+0x120>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d003      	beq.n	8004750 <TIM_Base_SetConfig+0x40>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a3a      	ldr	r2, [pc, #232]	; (8004834 <TIM_Base_SetConfig+0x124>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d108      	bne.n	8004762 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	4313      	orrs	r3, r2
 8004760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a2f      	ldr	r2, [pc, #188]	; (8004824 <TIM_Base_SetConfig+0x114>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d01f      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004770:	d01b      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a2c      	ldr	r2, [pc, #176]	; (8004828 <TIM_Base_SetConfig+0x118>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d017      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2b      	ldr	r2, [pc, #172]	; (800482c <TIM_Base_SetConfig+0x11c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d013      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2a      	ldr	r2, [pc, #168]	; (8004830 <TIM_Base_SetConfig+0x120>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00f      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a29      	ldr	r2, [pc, #164]	; (8004834 <TIM_Base_SetConfig+0x124>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00b      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a28      	ldr	r2, [pc, #160]	; (8004838 <TIM_Base_SetConfig+0x128>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a27      	ldr	r2, [pc, #156]	; (800483c <TIM_Base_SetConfig+0x12c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_Base_SetConfig+0x9a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a26      	ldr	r2, [pc, #152]	; (8004840 <TIM_Base_SetConfig+0x130>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d108      	bne.n	80047bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a10      	ldr	r2, [pc, #64]	; (8004824 <TIM_Base_SetConfig+0x114>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00f      	beq.n	8004808 <TIM_Base_SetConfig+0xf8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a12      	ldr	r2, [pc, #72]	; (8004834 <TIM_Base_SetConfig+0x124>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00b      	beq.n	8004808 <TIM_Base_SetConfig+0xf8>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a11      	ldr	r2, [pc, #68]	; (8004838 <TIM_Base_SetConfig+0x128>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d007      	beq.n	8004808 <TIM_Base_SetConfig+0xf8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a10      	ldr	r2, [pc, #64]	; (800483c <TIM_Base_SetConfig+0x12c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d003      	beq.n	8004808 <TIM_Base_SetConfig+0xf8>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a0f      	ldr	r2, [pc, #60]	; (8004840 <TIM_Base_SetConfig+0x130>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d103      	bne.n	8004810 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	615a      	str	r2, [r3, #20]
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40012c00 	.word	0x40012c00
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40000c00 	.word	0x40000c00
 8004834:	40013400 	.word	0x40013400
 8004838:	40014000 	.word	0x40014000
 800483c:	40014400 	.word	0x40014400
 8004840:	40014800 	.word	0x40014800

08004844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f023 0201 	bic.w	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800486e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	011b      	lsls	r3, r3, #4
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f023 030a 	bic.w	r3, r3, #10
 8004880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4313      	orrs	r3, r2
 8004888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	621a      	str	r2, [r3, #32]
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b087      	sub	sp, #28
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f023 0210 	bic.w	r2, r3, #16
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	031b      	lsls	r3, r3, #12
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004902:	b480      	push	{r7}
 8004904:	b085      	sub	sp, #20
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004918:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4313      	orrs	r3, r2
 8004920:	f043 0307 	orr.w	r3, r3, #7
 8004924:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	609a      	str	r2, [r3, #8]
}
 800492c:	bf00      	nop
 800492e:	3714      	adds	r7, #20
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004952:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	021a      	lsls	r2, r3, #8
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	431a      	orrs	r2, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	4313      	orrs	r3, r2
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	609a      	str	r2, [r3, #8]
}
 800496c:	bf00      	nop
 800496e:	371c      	adds	r7, #28
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800498c:	2302      	movs	r3, #2
 800498e:	e068      	b.n	8004a62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a2e      	ldr	r2, [pc, #184]	; (8004a70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d004      	beq.n	80049c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a2d      	ldr	r2, [pc, #180]	; (8004a74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d108      	bne.n	80049d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80049ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1e      	ldr	r2, [pc, #120]	; (8004a70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01d      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a02:	d018      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1b      	ldr	r2, [pc, #108]	; (8004a78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a1a      	ldr	r2, [pc, #104]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00e      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a18      	ldr	r2, [pc, #96]	; (8004a80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d009      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a13      	ldr	r2, [pc, #76]	; (8004a74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d004      	beq.n	8004a36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a14      	ldr	r2, [pc, #80]	; (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d10c      	bne.n	8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40012c00 	.word	0x40012c00
 8004a74:	40013400 	.word	0x40013400
 8004a78:	40000400 	.word	0x40000400
 8004a7c:	40000800 	.word	0x40000800
 8004a80:	40000c00 	.word	0x40000c00
 8004a84:	40014000 	.word	0x40014000

08004a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a90:	bf00      	nop
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e040      	b.n	8004b58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d106      	bne.n	8004aec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7fd fafc 	bl	80020e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2224      	movs	r2, #36	; 0x24
 8004af0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0201 	bic.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 fb6a 	bl	80051e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 f8af 	bl	8004c74 <UART_SetConfig>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d101      	bne.n	8004b20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e01b      	b.n	8004b58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689a      	ldr	r2, [r3, #8]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 fbe9 	bl	8005328 <UART_CheckIdleState>
 8004b56:	4603      	mov	r3, r0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08a      	sub	sp, #40	; 0x28
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b74:	2b20      	cmp	r3, #32
 8004b76:	d178      	bne.n	8004c6a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_UART_Transmit+0x24>
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e071      	b.n	8004c6c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2221      	movs	r2, #33	; 0x21
 8004b94:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b96:	f7fd fce5 	bl	8002564 <HAL_GetTick>
 8004b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	88fa      	ldrh	r2, [r7, #6]
 8004ba0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bb4:	d108      	bne.n	8004bc8 <HAL_UART_Transmit+0x68>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d104      	bne.n	8004bc8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	61bb      	str	r3, [r7, #24]
 8004bc6:	e003      	b.n	8004bd0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bd0:	e030      	b.n	8004c34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	2180      	movs	r1, #128	; 0x80
 8004bdc:	68f8      	ldr	r0, [r7, #12]
 8004bde:	f000 fc4b 	bl	8005478 <UART_WaitOnFlagUntilTimeout>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d004      	beq.n	8004bf2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e03c      	b.n	8004c6c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10b      	bne.n	8004c10 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c04:	b292      	uxth	r2, r2
 8004c06:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	3302      	adds	r3, #2
 8004c0c:	61bb      	str	r3, [r7, #24]
 8004c0e:	e008      	b.n	8004c22 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	781a      	ldrb	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	b292      	uxth	r2, r2
 8004c1a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b29a      	uxth	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1c8      	bne.n	8004bd2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	9300      	str	r3, [sp, #0]
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2200      	movs	r2, #0
 8004c48:	2140      	movs	r1, #64	; 0x40
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f000 fc14 	bl	8005478 <UART_WaitOnFlagUntilTimeout>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d004      	beq.n	8004c60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e005      	b.n	8004c6c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2220      	movs	r2, #32
 8004c64:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	e000      	b.n	8004c6c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004c6a:	2302      	movs	r3, #2
  }
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3720      	adds	r7, #32
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c78:	b08a      	sub	sp, #40	; 0x28
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	431a      	orrs	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	4ba4      	ldr	r3, [pc, #656]	; (8004f34 <UART_SetConfig+0x2c0>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	6812      	ldr	r2, [r2, #0]
 8004caa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cac:	430b      	orrs	r3, r1
 8004cae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	68da      	ldr	r2, [r3, #12]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a99      	ldr	r2, [pc, #612]	; (8004f38 <UART_SetConfig+0x2c4>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d004      	beq.n	8004ce0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a90      	ldr	r2, [pc, #576]	; (8004f3c <UART_SetConfig+0x2c8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d126      	bne.n	8004d4c <UART_SetConfig+0xd8>
 8004cfe:	4b90      	ldr	r3, [pc, #576]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	2b03      	cmp	r3, #3
 8004d0a:	d81b      	bhi.n	8004d44 <UART_SetConfig+0xd0>
 8004d0c:	a201      	add	r2, pc, #4	; (adr r2, 8004d14 <UART_SetConfig+0xa0>)
 8004d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d12:	bf00      	nop
 8004d14:	08004d25 	.word	0x08004d25
 8004d18:	08004d35 	.word	0x08004d35
 8004d1c:	08004d2d 	.word	0x08004d2d
 8004d20:	08004d3d 	.word	0x08004d3d
 8004d24:	2301      	movs	r3, #1
 8004d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2a:	e116      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d32:	e112      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004d34:	2304      	movs	r3, #4
 8004d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3a:	e10e      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d42:	e10a      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004d44:	2310      	movs	r3, #16
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4a:	e106      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a7c      	ldr	r2, [pc, #496]	; (8004f44 <UART_SetConfig+0x2d0>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d138      	bne.n	8004dc8 <UART_SetConfig+0x154>
 8004d56:	4b7a      	ldr	r3, [pc, #488]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5c:	f003 030c 	and.w	r3, r3, #12
 8004d60:	2b0c      	cmp	r3, #12
 8004d62:	d82d      	bhi.n	8004dc0 <UART_SetConfig+0x14c>
 8004d64:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <UART_SetConfig+0xf8>)
 8004d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6a:	bf00      	nop
 8004d6c:	08004da1 	.word	0x08004da1
 8004d70:	08004dc1 	.word	0x08004dc1
 8004d74:	08004dc1 	.word	0x08004dc1
 8004d78:	08004dc1 	.word	0x08004dc1
 8004d7c:	08004db1 	.word	0x08004db1
 8004d80:	08004dc1 	.word	0x08004dc1
 8004d84:	08004dc1 	.word	0x08004dc1
 8004d88:	08004dc1 	.word	0x08004dc1
 8004d8c:	08004da9 	.word	0x08004da9
 8004d90:	08004dc1 	.word	0x08004dc1
 8004d94:	08004dc1 	.word	0x08004dc1
 8004d98:	08004dc1 	.word	0x08004dc1
 8004d9c:	08004db9 	.word	0x08004db9
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004da6:	e0d8      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004da8:	2302      	movs	r3, #2
 8004daa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dae:	e0d4      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004db0:	2304      	movs	r3, #4
 8004db2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004db6:	e0d0      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004db8:	2308      	movs	r3, #8
 8004dba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dbe:	e0cc      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004dc0:	2310      	movs	r3, #16
 8004dc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc6:	e0c8      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a5e      	ldr	r2, [pc, #376]	; (8004f48 <UART_SetConfig+0x2d4>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d125      	bne.n	8004e1e <UART_SetConfig+0x1aa>
 8004dd2:	4b5b      	ldr	r3, [pc, #364]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004ddc:	2b30      	cmp	r3, #48	; 0x30
 8004dde:	d016      	beq.n	8004e0e <UART_SetConfig+0x19a>
 8004de0:	2b30      	cmp	r3, #48	; 0x30
 8004de2:	d818      	bhi.n	8004e16 <UART_SetConfig+0x1a2>
 8004de4:	2b20      	cmp	r3, #32
 8004de6:	d00a      	beq.n	8004dfe <UART_SetConfig+0x18a>
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d814      	bhi.n	8004e16 <UART_SetConfig+0x1a2>
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <UART_SetConfig+0x182>
 8004df0:	2b10      	cmp	r3, #16
 8004df2:	d008      	beq.n	8004e06 <UART_SetConfig+0x192>
 8004df4:	e00f      	b.n	8004e16 <UART_SetConfig+0x1a2>
 8004df6:	2300      	movs	r3, #0
 8004df8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dfc:	e0ad      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004dfe:	2302      	movs	r3, #2
 8004e00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e04:	e0a9      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e06:	2304      	movs	r3, #4
 8004e08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e0c:	e0a5      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e0e:	2308      	movs	r3, #8
 8004e10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e14:	e0a1      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e16:	2310      	movs	r3, #16
 8004e18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e1c:	e09d      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a4a      	ldr	r2, [pc, #296]	; (8004f4c <UART_SetConfig+0x2d8>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d125      	bne.n	8004e74 <UART_SetConfig+0x200>
 8004e28:	4b45      	ldr	r3, [pc, #276]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e32:	2bc0      	cmp	r3, #192	; 0xc0
 8004e34:	d016      	beq.n	8004e64 <UART_SetConfig+0x1f0>
 8004e36:	2bc0      	cmp	r3, #192	; 0xc0
 8004e38:	d818      	bhi.n	8004e6c <UART_SetConfig+0x1f8>
 8004e3a:	2b80      	cmp	r3, #128	; 0x80
 8004e3c:	d00a      	beq.n	8004e54 <UART_SetConfig+0x1e0>
 8004e3e:	2b80      	cmp	r3, #128	; 0x80
 8004e40:	d814      	bhi.n	8004e6c <UART_SetConfig+0x1f8>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <UART_SetConfig+0x1d8>
 8004e46:	2b40      	cmp	r3, #64	; 0x40
 8004e48:	d008      	beq.n	8004e5c <UART_SetConfig+0x1e8>
 8004e4a:	e00f      	b.n	8004e6c <UART_SetConfig+0x1f8>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e52:	e082      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e54:	2302      	movs	r3, #2
 8004e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e5a:	e07e      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e5c:	2304      	movs	r3, #4
 8004e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e62:	e07a      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e64:	2308      	movs	r3, #8
 8004e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e6a:	e076      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e72:	e072      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a35      	ldr	r2, [pc, #212]	; (8004f50 <UART_SetConfig+0x2dc>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d12a      	bne.n	8004ed4 <UART_SetConfig+0x260>
 8004e7e:	4b30      	ldr	r3, [pc, #192]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e8c:	d01a      	beq.n	8004ec4 <UART_SetConfig+0x250>
 8004e8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e92:	d81b      	bhi.n	8004ecc <UART_SetConfig+0x258>
 8004e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e98:	d00c      	beq.n	8004eb4 <UART_SetConfig+0x240>
 8004e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e9e:	d815      	bhi.n	8004ecc <UART_SetConfig+0x258>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d003      	beq.n	8004eac <UART_SetConfig+0x238>
 8004ea4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea8:	d008      	beq.n	8004ebc <UART_SetConfig+0x248>
 8004eaa:	e00f      	b.n	8004ecc <UART_SetConfig+0x258>
 8004eac:	2300      	movs	r3, #0
 8004eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb2:	e052      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eba:	e04e      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004ebc:	2304      	movs	r3, #4
 8004ebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ec2:	e04a      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004ec4:	2308      	movs	r3, #8
 8004ec6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eca:	e046      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004ecc:	2310      	movs	r3, #16
 8004ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ed2:	e042      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a17      	ldr	r2, [pc, #92]	; (8004f38 <UART_SetConfig+0x2c4>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d13a      	bne.n	8004f54 <UART_SetConfig+0x2e0>
 8004ede:	4b18      	ldr	r3, [pc, #96]	; (8004f40 <UART_SetConfig+0x2cc>)
 8004ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ee8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004eec:	d01a      	beq.n	8004f24 <UART_SetConfig+0x2b0>
 8004eee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ef2:	d81b      	bhi.n	8004f2c <UART_SetConfig+0x2b8>
 8004ef4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ef8:	d00c      	beq.n	8004f14 <UART_SetConfig+0x2a0>
 8004efa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004efe:	d815      	bhi.n	8004f2c <UART_SetConfig+0x2b8>
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <UART_SetConfig+0x298>
 8004f04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f08:	d008      	beq.n	8004f1c <UART_SetConfig+0x2a8>
 8004f0a:	e00f      	b.n	8004f2c <UART_SetConfig+0x2b8>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f12:	e022      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004f14:	2302      	movs	r3, #2
 8004f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1a:	e01e      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004f1c:	2304      	movs	r3, #4
 8004f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f22:	e01a      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004f24:	2308      	movs	r3, #8
 8004f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f2a:	e016      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f32:	e012      	b.n	8004f5a <UART_SetConfig+0x2e6>
 8004f34:	efff69f3 	.word	0xefff69f3
 8004f38:	40008000 	.word	0x40008000
 8004f3c:	40013800 	.word	0x40013800
 8004f40:	40021000 	.word	0x40021000
 8004f44:	40004400 	.word	0x40004400
 8004f48:	40004800 	.word	0x40004800
 8004f4c:	40004c00 	.word	0x40004c00
 8004f50:	40005000 	.word	0x40005000
 8004f54:	2310      	movs	r3, #16
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a9f      	ldr	r2, [pc, #636]	; (80051dc <UART_SetConfig+0x568>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d17a      	bne.n	800505a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d824      	bhi.n	8004fb6 <UART_SetConfig+0x342>
 8004f6c:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <UART_SetConfig+0x300>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004f99 	.word	0x08004f99
 8004f78:	08004fb7 	.word	0x08004fb7
 8004f7c:	08004fa1 	.word	0x08004fa1
 8004f80:	08004fb7 	.word	0x08004fb7
 8004f84:	08004fa7 	.word	0x08004fa7
 8004f88:	08004fb7 	.word	0x08004fb7
 8004f8c:	08004fb7 	.word	0x08004fb7
 8004f90:	08004fb7 	.word	0x08004fb7
 8004f94:	08004faf 	.word	0x08004faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f98:	f7fe fb84 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 8004f9c:	61f8      	str	r0, [r7, #28]
        break;
 8004f9e:	e010      	b.n	8004fc2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa0:	4b8f      	ldr	r3, [pc, #572]	; (80051e0 <UART_SetConfig+0x56c>)
 8004fa2:	61fb      	str	r3, [r7, #28]
        break;
 8004fa4:	e00d      	b.n	8004fc2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fa6:	f7fe fae5 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 8004faa:	61f8      	str	r0, [r7, #28]
        break;
 8004fac:	e009      	b.n	8004fc2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fb2:	61fb      	str	r3, [r7, #28]
        break;
 8004fb4:	e005      	b.n	8004fc2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fc0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 80fb 	beq.w	80051c0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	005b      	lsls	r3, r3, #1
 8004fd2:	4413      	add	r3, r2
 8004fd4:	69fa      	ldr	r2, [r7, #28]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d305      	bcc.n	8004fe6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004fe0:	69fa      	ldr	r2, [r7, #28]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d903      	bls.n	8004fee <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004fec:	e0e8      	b.n	80051c0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	461c      	mov	r4, r3
 8004ff4:	4615      	mov	r5, r2
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	022b      	lsls	r3, r5, #8
 8005000:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005004:	0222      	lsls	r2, r4, #8
 8005006:	68f9      	ldr	r1, [r7, #12]
 8005008:	6849      	ldr	r1, [r1, #4]
 800500a:	0849      	lsrs	r1, r1, #1
 800500c:	2000      	movs	r0, #0
 800500e:	4688      	mov	r8, r1
 8005010:	4681      	mov	r9, r0
 8005012:	eb12 0a08 	adds.w	sl, r2, r8
 8005016:	eb43 0b09 	adc.w	fp, r3, r9
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	603b      	str	r3, [r7, #0]
 8005022:	607a      	str	r2, [r7, #4]
 8005024:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005028:	4650      	mov	r0, sl
 800502a:	4659      	mov	r1, fp
 800502c:	f7fb fdbc 	bl	8000ba8 <__aeabi_uldivmod>
 8005030:	4602      	mov	r2, r0
 8005032:	460b      	mov	r3, r1
 8005034:	4613      	mov	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800503e:	d308      	bcc.n	8005052 <UART_SetConfig+0x3de>
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005046:	d204      	bcs.n	8005052 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	60da      	str	r2, [r3, #12]
 8005050:	e0b6      	b.n	80051c0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005058:	e0b2      	b.n	80051c0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005062:	d15e      	bne.n	8005122 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005064:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005068:	2b08      	cmp	r3, #8
 800506a:	d828      	bhi.n	80050be <UART_SetConfig+0x44a>
 800506c:	a201      	add	r2, pc, #4	; (adr r2, 8005074 <UART_SetConfig+0x400>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	08005099 	.word	0x08005099
 8005078:	080050a1 	.word	0x080050a1
 800507c:	080050a9 	.word	0x080050a9
 8005080:	080050bf 	.word	0x080050bf
 8005084:	080050af 	.word	0x080050af
 8005088:	080050bf 	.word	0x080050bf
 800508c:	080050bf 	.word	0x080050bf
 8005090:	080050bf 	.word	0x080050bf
 8005094:	080050b7 	.word	0x080050b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005098:	f7fe fb04 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 800509c:	61f8      	str	r0, [r7, #28]
        break;
 800509e:	e014      	b.n	80050ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050a0:	f7fe fb16 	bl	80036d0 <HAL_RCC_GetPCLK2Freq>
 80050a4:	61f8      	str	r0, [r7, #28]
        break;
 80050a6:	e010      	b.n	80050ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a8:	4b4d      	ldr	r3, [pc, #308]	; (80051e0 <UART_SetConfig+0x56c>)
 80050aa:	61fb      	str	r3, [r7, #28]
        break;
 80050ac:	e00d      	b.n	80050ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ae:	f7fe fa61 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 80050b2:	61f8      	str	r0, [r7, #28]
        break;
 80050b4:	e009      	b.n	80050ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050ba:	61fb      	str	r3, [r7, #28]
        break;
 80050bc:	e005      	b.n	80050ca <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80050c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d077      	beq.n	80051c0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	005a      	lsls	r2, r3, #1
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	085b      	lsrs	r3, r3, #1
 80050da:	441a      	add	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	2b0f      	cmp	r3, #15
 80050ea:	d916      	bls.n	800511a <UART_SetConfig+0x4a6>
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f2:	d212      	bcs.n	800511a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	f023 030f 	bic.w	r3, r3, #15
 80050fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	085b      	lsrs	r3, r3, #1
 8005102:	b29b      	uxth	r3, r3
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	b29a      	uxth	r2, r3
 800510a:	8afb      	ldrh	r3, [r7, #22]
 800510c:	4313      	orrs	r3, r2
 800510e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	8afa      	ldrh	r2, [r7, #22]
 8005116:	60da      	str	r2, [r3, #12]
 8005118:	e052      	b.n	80051c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005120:	e04e      	b.n	80051c0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005122:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005126:	2b08      	cmp	r3, #8
 8005128:	d827      	bhi.n	800517a <UART_SetConfig+0x506>
 800512a:	a201      	add	r2, pc, #4	; (adr r2, 8005130 <UART_SetConfig+0x4bc>)
 800512c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005130:	08005155 	.word	0x08005155
 8005134:	0800515d 	.word	0x0800515d
 8005138:	08005165 	.word	0x08005165
 800513c:	0800517b 	.word	0x0800517b
 8005140:	0800516b 	.word	0x0800516b
 8005144:	0800517b 	.word	0x0800517b
 8005148:	0800517b 	.word	0x0800517b
 800514c:	0800517b 	.word	0x0800517b
 8005150:	08005173 	.word	0x08005173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005154:	f7fe faa6 	bl	80036a4 <HAL_RCC_GetPCLK1Freq>
 8005158:	61f8      	str	r0, [r7, #28]
        break;
 800515a:	e014      	b.n	8005186 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800515c:	f7fe fab8 	bl	80036d0 <HAL_RCC_GetPCLK2Freq>
 8005160:	61f8      	str	r0, [r7, #28]
        break;
 8005162:	e010      	b.n	8005186 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005164:	4b1e      	ldr	r3, [pc, #120]	; (80051e0 <UART_SetConfig+0x56c>)
 8005166:	61fb      	str	r3, [r7, #28]
        break;
 8005168:	e00d      	b.n	8005186 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800516a:	f7fe fa03 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 800516e:	61f8      	str	r0, [r7, #28]
        break;
 8005170:	e009      	b.n	8005186 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005172:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005176:	61fb      	str	r3, [r7, #28]
        break;
 8005178:	e005      	b.n	8005186 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800517a:	2300      	movs	r3, #0
 800517c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005184:	bf00      	nop
    }

    if (pclk != 0U)
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d019      	beq.n	80051c0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	085a      	lsrs	r2, r3, #1
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	441a      	add	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	fbb2 f3f3 	udiv	r3, r2, r3
 800519e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	2b0f      	cmp	r3, #15
 80051a4:	d909      	bls.n	80051ba <UART_SetConfig+0x546>
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051ac:	d205      	bcs.n	80051ba <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	60da      	str	r2, [r3, #12]
 80051b8:	e002      	b.n	80051c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80051cc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3728      	adds	r7, #40	; 0x28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051da:	bf00      	nop
 80051dc:	40008000 	.word	0x40008000
 80051e0:	00f42400 	.word	0x00f42400

080051e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00a      	beq.n	800520e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00a      	beq.n	8005230 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00a      	beq.n	8005252 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	430a      	orrs	r2, r1
 8005250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00a      	beq.n	8005274 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005278:	f003 0310 	and.w	r3, r3, #16
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00a      	beq.n	8005296 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	430a      	orrs	r2, r1
 8005294:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	f003 0320 	and.w	r3, r3, #32
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00a      	beq.n	80052b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d01a      	beq.n	80052fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052e2:	d10a      	bne.n	80052fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	605a      	str	r2, [r3, #4]
  }
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b098      	sub	sp, #96	; 0x60
 800532c:	af02      	add	r7, sp, #8
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005338:	f7fd f914 	bl	8002564 <HAL_GetTick>
 800533c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b08      	cmp	r3, #8
 800534a:	d12e      	bne.n	80053aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800534c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005354:	2200      	movs	r2, #0
 8005356:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f88c 	bl	8005478 <UART_WaitOnFlagUntilTimeout>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d021      	beq.n	80053aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536e:	e853 3f00 	ldrex	r3, [r3]
 8005372:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800537a:	653b      	str	r3, [r7, #80]	; 0x50
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	461a      	mov	r2, r3
 8005382:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005384:	647b      	str	r3, [r7, #68]	; 0x44
 8005386:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800538a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800538c:	e841 2300 	strex	r3, r2, [r1]
 8005390:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1e6      	bne.n	8005366 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2220      	movs	r2, #32
 800539c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e062      	b.n	8005470 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0304 	and.w	r3, r3, #4
 80053b4:	2b04      	cmp	r3, #4
 80053b6:	d149      	bne.n	800544c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053c0:	2200      	movs	r2, #0
 80053c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f856 	bl	8005478 <UART_WaitOnFlagUntilTimeout>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d03c      	beq.n	800544c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	623b      	str	r3, [r7, #32]
   return(result);
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	461a      	mov	r2, r3
 80053ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f0:	633b      	str	r3, [r7, #48]	; 0x30
 80053f2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e6      	bne.n	80053d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3308      	adds	r3, #8
 800540a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	e853 3f00 	ldrex	r3, [r3]
 8005412:	60fb      	str	r3, [r7, #12]
   return(result);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0301 	bic.w	r3, r3, #1
 800541a:	64bb      	str	r3, [r7, #72]	; 0x48
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	3308      	adds	r3, #8
 8005422:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005424:	61fa      	str	r2, [r7, #28]
 8005426:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005428:	69b9      	ldr	r1, [r7, #24]
 800542a:	69fa      	ldr	r2, [r7, #28]
 800542c:	e841 2300 	strex	r3, r2, [r1]
 8005430:	617b      	str	r3, [r7, #20]
   return(result);
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1e5      	bne.n	8005404 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2220      	movs	r2, #32
 800543c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e011      	b.n	8005470 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2220      	movs	r2, #32
 8005450:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2220      	movs	r2, #32
 8005456:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3758      	adds	r7, #88	; 0x58
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	603b      	str	r3, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005488:	e049      	b.n	800551e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005490:	d045      	beq.n	800551e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005492:	f7fd f867 	bl	8002564 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d302      	bcc.n	80054a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e048      	b.n	800553e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d031      	beq.n	800551e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d110      	bne.n	80054ea <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2208      	movs	r2, #8
 80054ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f838 	bl	8005546 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2208      	movs	r2, #8
 80054da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e029      	b.n	800553e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054f8:	d111      	bne.n	800551e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005502:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f000 f81e 	bl	8005546 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2220      	movs	r2, #32
 800550e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e00f      	b.n	800553e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69da      	ldr	r2, [r3, #28]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4013      	ands	r3, r2
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	429a      	cmp	r2, r3
 800552c:	bf0c      	ite	eq
 800552e:	2301      	moveq	r3, #1
 8005530:	2300      	movne	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	79fb      	ldrb	r3, [r7, #7]
 8005538:	429a      	cmp	r2, r3
 800553a:	d0a6      	beq.n	800548a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005546:	b480      	push	{r7}
 8005548:	b095      	sub	sp, #84	; 0x54
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005556:	e853 3f00 	ldrex	r3, [r3]
 800555a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800555c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800555e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005562:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	461a      	mov	r2, r3
 800556a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800556c:	643b      	str	r3, [r7, #64]	; 0x40
 800556e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005570:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005572:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005574:	e841 2300 	strex	r3, r2, [r1]
 8005578:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800557a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1e6      	bne.n	800554e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3308      	adds	r3, #8
 8005586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005588:	6a3b      	ldr	r3, [r7, #32]
 800558a:	e853 3f00 	ldrex	r3, [r3]
 800558e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	f023 0301 	bic.w	r3, r3, #1
 8005596:	64bb      	str	r3, [r7, #72]	; 0x48
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3308      	adds	r3, #8
 800559e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055a8:	e841 2300 	strex	r3, r2, [r1]
 80055ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e5      	bne.n	8005580 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d118      	bne.n	80055ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	e853 3f00 	ldrex	r3, [r3]
 80055c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	f023 0310 	bic.w	r3, r3, #16
 80055d0:	647b      	str	r3, [r7, #68]	; 0x44
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	461a      	mov	r2, r3
 80055d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055da:	61bb      	str	r3, [r7, #24]
 80055dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055de:	6979      	ldr	r1, [r7, #20]
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	613b      	str	r3, [r7, #16]
   return(result);
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1e6      	bne.n	80055bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2220      	movs	r2, #32
 80055f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005602:	bf00      	nop
 8005604:	3754      	adds	r7, #84	; 0x54
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
	...

08005610 <__NVIC_SetPriority>:
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	4603      	mov	r3, r0
 8005618:	6039      	str	r1, [r7, #0]
 800561a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800561c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005620:	2b00      	cmp	r3, #0
 8005622:	db0a      	blt.n	800563a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	b2da      	uxtb	r2, r3
 8005628:	490c      	ldr	r1, [pc, #48]	; (800565c <__NVIC_SetPriority+0x4c>)
 800562a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800562e:	0112      	lsls	r2, r2, #4
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	440b      	add	r3, r1
 8005634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005638:	e00a      	b.n	8005650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	b2da      	uxtb	r2, r3
 800563e:	4908      	ldr	r1, [pc, #32]	; (8005660 <__NVIC_SetPriority+0x50>)
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	f003 030f 	and.w	r3, r3, #15
 8005646:	3b04      	subs	r3, #4
 8005648:	0112      	lsls	r2, r2, #4
 800564a:	b2d2      	uxtb	r2, r2
 800564c:	440b      	add	r3, r1
 800564e:	761a      	strb	r2, [r3, #24]
}
 8005650:	bf00      	nop
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	e000e100 	.word	0xe000e100
 8005660:	e000ed00 	.word	0xe000ed00

08005664 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005668:	4b05      	ldr	r3, [pc, #20]	; (8005680 <SysTick_Handler+0x1c>)
 800566a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800566c:	f002 fb94 	bl	8007d98 <xTaskGetSchedulerState>
 8005670:	4603      	mov	r3, r0
 8005672:	2b01      	cmp	r3, #1
 8005674:	d001      	beq.n	800567a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005676:	f003 fa77 	bl	8008b68 <xPortSysTickHandler>
  }
}
 800567a:	bf00      	nop
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	e000e010 	.word	0xe000e010

08005684 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005688:	2100      	movs	r1, #0
 800568a:	f06f 0004 	mvn.w	r0, #4
 800568e:	f7ff ffbf 	bl	8005610 <__NVIC_SetPriority>
#endif
}
 8005692:	bf00      	nop
 8005694:	bd80      	pop	{r7, pc}
	...

08005698 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800569e:	f3ef 8305 	mrs	r3, IPSR
 80056a2:	603b      	str	r3, [r7, #0]
  return(result);
 80056a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80056aa:	f06f 0305 	mvn.w	r3, #5
 80056ae:	607b      	str	r3, [r7, #4]
 80056b0:	e00c      	b.n	80056cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056b2:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <osKernelInitialize+0x44>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d105      	bne.n	80056c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80056ba:	4b08      	ldr	r3, [pc, #32]	; (80056dc <osKernelInitialize+0x44>)
 80056bc:	2201      	movs	r2, #1
 80056be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	607b      	str	r3, [r7, #4]
 80056c4:	e002      	b.n	80056cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80056c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80056cc:	687b      	ldr	r3, [r7, #4]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	20000abc 	.word	0x20000abc

080056e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056e6:	f3ef 8305 	mrs	r3, IPSR
 80056ea:	603b      	str	r3, [r7, #0]
  return(result);
 80056ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d003      	beq.n	80056fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80056f2:	f06f 0305 	mvn.w	r3, #5
 80056f6:	607b      	str	r3, [r7, #4]
 80056f8:	e010      	b.n	800571c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80056fa:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <osKernelStart+0x48>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d109      	bne.n	8005716 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005702:	f7ff ffbf 	bl	8005684 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005706:	4b08      	ldr	r3, [pc, #32]	; (8005728 <osKernelStart+0x48>)
 8005708:	2202      	movs	r2, #2
 800570a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800570c:	f001 fed6 	bl	80074bc <vTaskStartScheduler>
      stat = osOK;
 8005710:	2300      	movs	r3, #0
 8005712:	607b      	str	r3, [r7, #4]
 8005714:	e002      	b.n	800571c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800571a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800571c:	687b      	ldr	r3, [r7, #4]
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	20000abc 	.word	0x20000abc

0800572c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800572c:	b580      	push	{r7, lr}
 800572e:	b08e      	sub	sp, #56	; 0x38
 8005730:	af04      	add	r7, sp, #16
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005738:	2300      	movs	r3, #0
 800573a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800573c:	f3ef 8305 	mrs	r3, IPSR
 8005740:	617b      	str	r3, [r7, #20]
  return(result);
 8005742:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005744:	2b00      	cmp	r3, #0
 8005746:	d17f      	bne.n	8005848 <osThreadNew+0x11c>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d07c      	beq.n	8005848 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800574e:	2380      	movs	r3, #128	; 0x80
 8005750:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005752:	2318      	movs	r3, #24
 8005754:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005756:	2300      	movs	r3, #0
 8005758:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800575a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800575e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d046      	beq.n	80057f4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d002      	beq.n	8005774 <osThreadNew+0x48>
        name = attr->name;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <osThreadNew+0x6e>
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	2b38      	cmp	r3, #56	; 0x38
 800578c:	d805      	bhi.n	800579a <osThreadNew+0x6e>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <osThreadNew+0x72>
        return (NULL);
 800579a:	2300      	movs	r3, #0
 800579c:	e055      	b.n	800584a <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	695b      	ldr	r3, [r3, #20]
 80057aa:	089b      	lsrs	r3, r3, #2
 80057ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00f      	beq.n	80057d6 <osThreadNew+0xaa>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 80057be:	d30a      	bcc.n	80057d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d006      	beq.n	80057d6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d002      	beq.n	80057d6 <osThreadNew+0xaa>
        mem = 1;
 80057d0:	2301      	movs	r3, #1
 80057d2:	61bb      	str	r3, [r7, #24]
 80057d4:	e010      	b.n	80057f8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10c      	bne.n	80057f8 <osThreadNew+0xcc>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d108      	bne.n	80057f8 <osThreadNew+0xcc>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d104      	bne.n	80057f8 <osThreadNew+0xcc>
          mem = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	e001      	b.n	80057f8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d110      	bne.n	8005820 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005806:	9202      	str	r2, [sp, #8]
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	6a3a      	ldr	r2, [r7, #32]
 8005812:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f001 fb5b 	bl	8006ed0 <xTaskCreateStatic>
 800581a:	4603      	mov	r3, r0
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	e013      	b.n	8005848 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d110      	bne.n	8005848 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	b29a      	uxth	r2, r3
 800582a:	f107 0310 	add.w	r3, r7, #16
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f001 fba8 	bl	8006f8e <xTaskCreate>
 800583e:	4603      	mov	r3, r0
 8005840:	2b01      	cmp	r3, #1
 8005842:	d001      	beq.n	8005848 <osThreadNew+0x11c>
            hTask = NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005848:	693b      	ldr	r3, [r7, #16]
}
 800584a:	4618      	mov	r0, r3
 800584c:	3728      	adds	r7, #40	; 0x28
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8005852:	b580      	push	{r7, lr}
 8005854:	b086      	sub	sp, #24
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800585e:	f3ef 8305 	mrs	r3, IPSR
 8005862:	60fb      	str	r3, [r7, #12]
  return(result);
 8005864:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800586a:	f06f 0305 	mvn.w	r3, #5
 800586e:	617b      	str	r3, [r7, #20]
 8005870:	e00b      	b.n	800588a <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d103      	bne.n	8005880 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8005878:	f06f 0303 	mvn.w	r3, #3
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	e004      	b.n	800588a <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8005880:	2300      	movs	r3, #0
 8005882:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8005884:	6938      	ldr	r0, [r7, #16]
 8005886:	f001 fda3 	bl	80073d0 <vTaskSuspend>
  }

  return (stat);
 800588a:	697b      	ldr	r3, [r7, #20]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800589c:	f3ef 8305 	mrs	r3, IPSR
 80058a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80058a2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <osDelay+0x1c>
    stat = osErrorISR;
 80058a8:	f06f 0305 	mvn.w	r3, #5
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	e007      	b.n	80058c0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80058b0:	2300      	movs	r3, #0
 80058b2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d002      	beq.n	80058c0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f001 fcee 	bl	800729c <vTaskDelay>
    }
  }

  return (stat);
 80058c0:	68fb      	ldr	r3, [r7, #12]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b088      	sub	sp, #32
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058d6:	f3ef 8305 	mrs	r3, IPSR
 80058da:	60bb      	str	r3, [r7, #8]
  return(result);
 80058dc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d174      	bne.n	80059cc <osMutexNew+0x102>
    if (attr != NULL) {
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <osMutexNew+0x26>
      type = attr->attr_bits;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	61bb      	str	r3, [r7, #24]
 80058ee:	e001      	b.n	80058f4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <osMutexNew+0x3a>
      rmtx = 1U;
 80058fe:	2301      	movs	r3, #1
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	e001      	b.n	8005908 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d15c      	bne.n	80059cc <osMutexNew+0x102>
      mem = -1;
 8005912:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005916:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d015      	beq.n	800594a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d006      	beq.n	8005934 <osMutexNew+0x6a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	2b4f      	cmp	r3, #79	; 0x4f
 800592c:	d902      	bls.n	8005934 <osMutexNew+0x6a>
          mem = 1;
 800592e:	2301      	movs	r3, #1
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	e00c      	b.n	800594e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d108      	bne.n	800594e <osMutexNew+0x84>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d104      	bne.n	800594e <osMutexNew+0x84>
            mem = 0;
 8005944:	2300      	movs	r3, #0
 8005946:	613b      	str	r3, [r7, #16]
 8005948:	e001      	b.n	800594e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d112      	bne.n	800597a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d007      	beq.n	800596a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	4619      	mov	r1, r3
 8005960:	2004      	movs	r0, #4
 8005962:	f000 fc68 	bl	8006236 <xQueueCreateMutexStatic>
 8005966:	61f8      	str	r0, [r7, #28]
 8005968:	e016      	b.n	8005998 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	4619      	mov	r1, r3
 8005970:	2001      	movs	r0, #1
 8005972:	f000 fc60 	bl	8006236 <xQueueCreateMutexStatic>
 8005976:	61f8      	str	r0, [r7, #28]
 8005978:	e00e      	b.n	8005998 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10b      	bne.n	8005998 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d004      	beq.n	8005990 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005986:	2004      	movs	r0, #4
 8005988:	f000 fc3d 	bl	8006206 <xQueueCreateMutex>
 800598c:	61f8      	str	r0, [r7, #28]
 800598e:	e003      	b.n	8005998 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005990:	2001      	movs	r0, #1
 8005992:	f000 fc38 	bl	8006206 <xQueueCreateMutex>
 8005996:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00c      	beq.n	80059b8 <osMutexNew+0xee>
        if (attr != NULL) {
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d003      	beq.n	80059ac <osMutexNew+0xe2>
          name = attr->name;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	e001      	b.n	80059b0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80059ac:	2300      	movs	r3, #0
 80059ae:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80059b0:	68f9      	ldr	r1, [r7, #12]
 80059b2:	69f8      	ldr	r0, [r7, #28]
 80059b4:	f001 fa2e 	bl	8006e14 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d006      	beq.n	80059cc <osMutexNew+0x102>
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	f043 0301 	orr.w	r3, r3, #1
 80059ca:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80059cc:	69fb      	ldr	r3, [r7, #28]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b086      	sub	sp, #24
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f023 0301 	bic.w	r3, r3, #1
 80059e6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80059f0:	2300      	movs	r3, #0
 80059f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059f4:	f3ef 8305 	mrs	r3, IPSR
 80059f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80059fa:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005a00:	f06f 0305 	mvn.w	r3, #5
 8005a04:	617b      	str	r3, [r7, #20]
 8005a06:	e02c      	b.n	8005a62 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d103      	bne.n	8005a16 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005a0e:	f06f 0303 	mvn.w	r3, #3
 8005a12:	617b      	str	r3, [r7, #20]
 8005a14:	e025      	b.n	8005a62 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d011      	beq.n	8005a40 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005a1c:	6839      	ldr	r1, [r7, #0]
 8005a1e:	6938      	ldr	r0, [r7, #16]
 8005a20:	f000 fc58 	bl	80062d4 <xQueueTakeMutexRecursive>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d01b      	beq.n	8005a62 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005a30:	f06f 0301 	mvn.w	r3, #1
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	e014      	b.n	8005a62 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005a38:	f06f 0302 	mvn.w	r3, #2
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	e010      	b.n	8005a62 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005a40:	6839      	ldr	r1, [r7, #0]
 8005a42:	6938      	ldr	r0, [r7, #16]
 8005a44:	f000 fef6 	bl	8006834 <xQueueSemaphoreTake>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d009      	beq.n	8005a62 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d003      	beq.n	8005a5c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005a54:	f06f 0301 	mvn.w	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	e002      	b.n	8005a62 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005a5c:	f06f 0302 	mvn.w	r3, #2
 8005a60:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005a62:	697b      	ldr	r3, [r7, #20]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f023 0301 	bic.w	r3, r3, #1
 8005a7a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005a84:	2300      	movs	r3, #0
 8005a86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a88:	f3ef 8305 	mrs	r3, IPSR
 8005a8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a8e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d003      	beq.n	8005a9c <osMutexRelease+0x30>
    stat = osErrorISR;
 8005a94:	f06f 0305 	mvn.w	r3, #5
 8005a98:	617b      	str	r3, [r7, #20]
 8005a9a:	e01f      	b.n	8005adc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d103      	bne.n	8005aaa <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005aa2:	f06f 0303 	mvn.w	r3, #3
 8005aa6:	617b      	str	r3, [r7, #20]
 8005aa8:	e018      	b.n	8005adc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d009      	beq.n	8005ac4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005ab0:	6938      	ldr	r0, [r7, #16]
 8005ab2:	f000 fbdb 	bl	800626c <xQueueGiveMutexRecursive>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d00f      	beq.n	8005adc <osMutexRelease+0x70>
        stat = osErrorResource;
 8005abc:	f06f 0302 	mvn.w	r3, #2
 8005ac0:	617b      	str	r3, [r7, #20]
 8005ac2:	e00b      	b.n	8005adc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	2100      	movs	r1, #0
 8005aca:	6938      	ldr	r0, [r7, #16]
 8005acc:	f000 fc38 	bl	8006340 <xQueueGenericSend>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d002      	beq.n	8005adc <osMutexRelease+0x70>
        stat = osErrorResource;
 8005ad6:	f06f 0302 	mvn.w	r3, #2
 8005ada:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005adc:	697b      	ldr	r3, [r7, #20]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b08a      	sub	sp, #40	; 0x28
 8005aea:	af02      	add	r7, sp, #8
 8005aec:	60f8      	str	r0, [r7, #12]
 8005aee:	60b9      	str	r1, [r7, #8]
 8005af0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005af6:	f3ef 8305 	mrs	r3, IPSR
 8005afa:	613b      	str	r3, [r7, #16]
  return(result);
 8005afc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d15f      	bne.n	8005bc2 <osMessageQueueNew+0xdc>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d05c      	beq.n	8005bc2 <osMessageQueueNew+0xdc>
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d059      	beq.n	8005bc2 <osMessageQueueNew+0xdc>
    mem = -1;
 8005b0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b12:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d029      	beq.n	8005b6e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d012      	beq.n	8005b48 <osMessageQueueNew+0x62>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	2b4f      	cmp	r3, #79	; 0x4f
 8005b28:	d90e      	bls.n	8005b48 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695a      	ldr	r2, [r3, #20]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	fb01 f303 	mul.w	r3, r1, r3
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d302      	bcc.n	8005b48 <osMessageQueueNew+0x62>
        mem = 1;
 8005b42:	2301      	movs	r3, #1
 8005b44:	61bb      	str	r3, [r7, #24]
 8005b46:	e014      	b.n	8005b72 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d110      	bne.n	8005b72 <osMessageQueueNew+0x8c>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10c      	bne.n	8005b72 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d108      	bne.n	8005b72 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d104      	bne.n	8005b72 <osMessageQueueNew+0x8c>
          mem = 0;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	61bb      	str	r3, [r7, #24]
 8005b6c:	e001      	b.n	8005b72 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d10b      	bne.n	8005b90 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691a      	ldr	r2, [r3, #16]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	2100      	movs	r1, #0
 8005b82:	9100      	str	r1, [sp, #0]
 8005b84:	68b9      	ldr	r1, [r7, #8]
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 fa4e 	bl	8006028 <xQueueGenericCreateStatic>
 8005b8c:	61f8      	str	r0, [r7, #28]
 8005b8e:	e008      	b.n	8005ba2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d105      	bne.n	8005ba2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005b96:	2200      	movs	r2, #0
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 fabc 	bl	8006118 <xQueueGenericCreate>
 8005ba0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00c      	beq.n	8005bc2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	e001      	b.n	8005bba <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005bba:	6979      	ldr	r1, [r7, #20]
 8005bbc:	69f8      	ldr	r0, [r7, #28]
 8005bbe:	f001 f929 	bl	8006e14 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005bc2:	69fb      	ldr	r3, [r7, #28]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3720      	adds	r7, #32
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b088      	sub	sp, #32
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005be4:	f3ef 8305 	mrs	r3, IPSR
 8005be8:	617b      	str	r3, [r7, #20]
  return(result);
 8005bea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d028      	beq.n	8005c42 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d005      	beq.n	8005c02 <osMessageQueuePut+0x36>
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d002      	beq.n	8005c02 <osMessageQueuePut+0x36>
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d003      	beq.n	8005c0a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005c02:	f06f 0303 	mvn.w	r3, #3
 8005c06:	61fb      	str	r3, [r7, #28]
 8005c08:	e038      	b.n	8005c7c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005c0e:	f107 0210 	add.w	r2, r7, #16
 8005c12:	2300      	movs	r3, #0
 8005c14:	68b9      	ldr	r1, [r7, #8]
 8005c16:	69b8      	ldr	r0, [r7, #24]
 8005c18:	f000 fc90 	bl	800653c <xQueueGenericSendFromISR>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d003      	beq.n	8005c2a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005c22:	f06f 0302 	mvn.w	r3, #2
 8005c26:	61fb      	str	r3, [r7, #28]
 8005c28:	e028      	b.n	8005c7c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d025      	beq.n	8005c7c <osMessageQueuePut+0xb0>
 8005c30:	4b15      	ldr	r3, [pc, #84]	; (8005c88 <osMessageQueuePut+0xbc>)
 8005c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	e01c      	b.n	8005c7c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <osMessageQueuePut+0x82>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d103      	bne.n	8005c56 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005c4e:	f06f 0303 	mvn.w	r3, #3
 8005c52:	61fb      	str	r3, [r7, #28]
 8005c54:	e012      	b.n	8005c7c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c56:	2300      	movs	r3, #0
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	68b9      	ldr	r1, [r7, #8]
 8005c5c:	69b8      	ldr	r0, [r7, #24]
 8005c5e:	f000 fb6f 	bl	8006340 <xQueueGenericSend>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d009      	beq.n	8005c7c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005c6e:	f06f 0301 	mvn.w	r3, #1
 8005c72:	61fb      	str	r3, [r7, #28]
 8005c74:	e002      	b.n	8005c7c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005c76:	f06f 0302 	mvn.w	r3, #2
 8005c7a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c7c:	69fb      	ldr	r3, [r7, #28]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3720      	adds	r7, #32
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	e000ed04 	.word	0xe000ed04

08005c8c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
 8005c98:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ca2:	f3ef 8305 	mrs	r3, IPSR
 8005ca6:	617b      	str	r3, [r7, #20]
  return(result);
 8005ca8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d028      	beq.n	8005d00 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d005      	beq.n	8005cc0 <osMessageQueueGet+0x34>
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d002      	beq.n	8005cc0 <osMessageQueueGet+0x34>
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d003      	beq.n	8005cc8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005cc0:	f06f 0303 	mvn.w	r3, #3
 8005cc4:	61fb      	str	r3, [r7, #28]
 8005cc6:	e037      	b.n	8005d38 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005ccc:	f107 0310 	add.w	r3, r7, #16
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	68b9      	ldr	r1, [r7, #8]
 8005cd4:	69b8      	ldr	r0, [r7, #24]
 8005cd6:	f000 feb9 	bl	8006a4c <xQueueReceiveFromISR>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d003      	beq.n	8005ce8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005ce0:	f06f 0302 	mvn.w	r3, #2
 8005ce4:	61fb      	str	r3, [r7, #28]
 8005ce6:	e027      	b.n	8005d38 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d024      	beq.n	8005d38 <osMessageQueueGet+0xac>
 8005cee:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <osMessageQueueGet+0xb8>)
 8005cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	e01b      	b.n	8005d38 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <osMessageQueueGet+0x80>
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d103      	bne.n	8005d14 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005d0c:	f06f 0303 	mvn.w	r3, #3
 8005d10:	61fb      	str	r3, [r7, #28]
 8005d12:	e011      	b.n	8005d38 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	68b9      	ldr	r1, [r7, #8]
 8005d18:	69b8      	ldr	r0, [r7, #24]
 8005d1a:	f000 fcab 	bl	8006674 <xQueueReceive>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d009      	beq.n	8005d38 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005d2a:	f06f 0301 	mvn.w	r3, #1
 8005d2e:	61fb      	str	r3, [r7, #28]
 8005d30:	e002      	b.n	8005d38 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005d32:	f06f 0302 	mvn.w	r3, #2
 8005d36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005d38:	69fb      	ldr	r3, [r7, #28]
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3720      	adds	r7, #32
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	e000ed04 	.word	0xe000ed04

08005d48 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d102      	bne.n	8005d60 <osMessageQueueGetCount+0x18>
    count = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	617b      	str	r3, [r7, #20]
 8005d5e:	e00e      	b.n	8005d7e <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d60:	f3ef 8305 	mrs	r3, IPSR
 8005d64:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d66:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d004      	beq.n	8005d76 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8005d6c:	6938      	ldr	r0, [r7, #16]
 8005d6e:	f000 ff0b 	bl	8006b88 <uxQueueMessagesWaitingFromISR>
 8005d72:	6178      	str	r0, [r7, #20]
 8005d74:	e003      	b.n	8005d7e <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8005d76:	6938      	ldr	r0, [r7, #16]
 8005d78:	f000 fee8 	bl	8006b4c <uxQueueMessagesWaiting>
 8005d7c:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8005d7e:	697b      	ldr	r3, [r7, #20]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4a07      	ldr	r2, [pc, #28]	; (8005db4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005d98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	4a06      	ldr	r2, [pc, #24]	; (8005db8 <vApplicationGetIdleTaskMemory+0x30>)
 8005d9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2280      	movs	r2, #128	; 0x80
 8005da4:	601a      	str	r2, [r3, #0]
}
 8005da6:	bf00      	nop
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	20000ac0 	.word	0x20000ac0
 8005db8:	20000c40 	.word	0x20000c40

08005dbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	4a07      	ldr	r2, [pc, #28]	; (8005de8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005dcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	4a06      	ldr	r2, [pc, #24]	; (8005dec <vApplicationGetTimerTaskMemory+0x30>)
 8005dd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dda:	601a      	str	r2, [r3, #0]
}
 8005ddc:	bf00      	nop
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	20000e40 	.word	0x20000e40
 8005dec:	20000fc0 	.word	0x20000fc0

08005df0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f103 0208 	add.w	r2, r3, #8
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f103 0208 	add.w	r2, r3, #8
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f103 0208 	add.w	r2, r3, #8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e3e:	bf00      	nop
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b085      	sub	sp, #20
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	683a      	ldr	r2, [r7, #0]
 8005e6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	683a      	ldr	r2, [r7, #0]
 8005e74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	601a      	str	r2, [r3, #0]
}
 8005e86:	bf00      	nop
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e92:	b480      	push	{r7}
 8005e94:	b085      	sub	sp, #20
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
 8005e9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ea8:	d103      	bne.n	8005eb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	e00c      	b.n	8005ecc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	3308      	adds	r3, #8
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	e002      	b.n	8005ec0 <vListInsert+0x2e>
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68ba      	ldr	r2, [r7, #8]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d2f6      	bcs.n	8005eba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	1c5a      	adds	r2, r3, #1
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	601a      	str	r2, [r3, #0]
}
 8005ef8:	bf00      	nop
 8005efa:	3714      	adds	r7, #20
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6892      	ldr	r2, [r2, #8]
 8005f1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	6852      	ldr	r2, [r2, #4]
 8005f24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d103      	bne.n	8005f38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	1e5a      	subs	r2, r3, #1
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10a      	bne.n	8005f82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f70:	f383 8811 	msr	BASEPRI, r3
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f7e:	bf00      	nop
 8005f80:	e7fe      	b.n	8005f80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005f82:	f002 fd5f 	bl	8008a44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f8e:	68f9      	ldr	r1, [r7, #12]
 8005f90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f92:	fb01 f303 	mul.w	r3, r1, r3
 8005f96:	441a      	add	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	68f9      	ldr	r1, [r7, #12]
 8005fb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fb8:	fb01 f303 	mul.w	r3, r1, r3
 8005fbc:	441a      	add	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	22ff      	movs	r2, #255	; 0xff
 8005fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	22ff      	movs	r2, #255	; 0xff
 8005fce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d114      	bne.n	8006002 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d01a      	beq.n	8006016 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	3310      	adds	r3, #16
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f001 fd03 	bl	80079f0 <xTaskRemoveFromEventList>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d012      	beq.n	8006016 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ff0:	4b0c      	ldr	r3, [pc, #48]	; (8006024 <xQueueGenericReset+0xcc>)
 8005ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	e009      	b.n	8006016 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3310      	adds	r3, #16
 8006006:	4618      	mov	r0, r3
 8006008:	f7ff fef2 	bl	8005df0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	3324      	adds	r3, #36	; 0x24
 8006010:	4618      	mov	r0, r3
 8006012:	f7ff feed 	bl	8005df0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006016:	f002 fd45 	bl	8008aa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800601a:	2301      	movs	r3, #1
}
 800601c:	4618      	mov	r0, r3
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	e000ed04 	.word	0xe000ed04

08006028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006028:	b580      	push	{r7, lr}
 800602a:	b08e      	sub	sp, #56	; 0x38
 800602c:	af02      	add	r7, sp, #8
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
 8006034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10a      	bne.n	8006052 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800603c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006040:	f383 8811 	msr	BASEPRI, r3
 8006044:	f3bf 8f6f 	isb	sy
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800604e:	bf00      	nop
 8006050:	e7fe      	b.n	8006050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800605c:	f383 8811 	msr	BASEPRI, r3
 8006060:	f3bf 8f6f 	isb	sy
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	627b      	str	r3, [r7, #36]	; 0x24
}
 800606a:	bf00      	nop
 800606c:	e7fe      	b.n	800606c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d002      	beq.n	800607a <xQueueGenericCreateStatic+0x52>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <xQueueGenericCreateStatic+0x56>
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <xQueueGenericCreateStatic+0x58>
 800607e:	2300      	movs	r3, #0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10a      	bne.n	800609a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006088:	f383 8811 	msr	BASEPRI, r3
 800608c:	f3bf 8f6f 	isb	sy
 8006090:	f3bf 8f4f 	dsb	sy
 8006094:	623b      	str	r3, [r7, #32]
}
 8006096:	bf00      	nop
 8006098:	e7fe      	b.n	8006098 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d102      	bne.n	80060a6 <xQueueGenericCreateStatic+0x7e>
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <xQueueGenericCreateStatic+0x82>
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <xQueueGenericCreateStatic+0x84>
 80060aa:	2300      	movs	r3, #0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d10a      	bne.n	80060c6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80060b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	61fb      	str	r3, [r7, #28]
}
 80060c2:	bf00      	nop
 80060c4:	e7fe      	b.n	80060c4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060c6:	2350      	movs	r3, #80	; 0x50
 80060c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	2b50      	cmp	r3, #80	; 0x50
 80060ce:	d00a      	beq.n	80060e6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	61bb      	str	r3, [r7, #24]
}
 80060e2:	bf00      	nop
 80060e4:	e7fe      	b.n	80060e4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80060e6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80060ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00d      	beq.n	800610e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060fa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80060fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006100:	9300      	str	r3, [sp, #0]
 8006102:	4613      	mov	r3, r2
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	68b9      	ldr	r1, [r7, #8]
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 f83f 	bl	800618c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800610e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006110:	4618      	mov	r0, r3
 8006112:	3730      	adds	r7, #48	; 0x30
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08a      	sub	sp, #40	; 0x28
 800611c:	af02      	add	r7, sp, #8
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	4613      	mov	r3, r2
 8006124:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <xQueueGenericCreate+0x2a>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	613b      	str	r3, [r7, #16]
}
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	3350      	adds	r3, #80	; 0x50
 8006150:	4618      	mov	r0, r3
 8006152:	f002 fd99 	bl	8008c88 <pvPortMalloc>
 8006156:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d011      	beq.n	8006182 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	3350      	adds	r3, #80	; 0x50
 8006166:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006170:	79fa      	ldrb	r2, [r7, #7]
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	4613      	mov	r3, r2
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	68b9      	ldr	r1, [r7, #8]
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 f805 	bl	800618c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006182:	69bb      	ldr	r3, [r7, #24]
	}
 8006184:	4618      	mov	r0, r3
 8006186:	3720      	adds	r7, #32
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
 8006198:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d103      	bne.n	80061a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e002      	b.n	80061ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80061ba:	2101      	movs	r1, #1
 80061bc:	69b8      	ldr	r0, [r7, #24]
 80061be:	f7ff fecb 	bl	8005f58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	78fa      	ldrb	r2, [r7, #3]
 80061c6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061ca:	bf00      	nop
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b082      	sub	sp, #8
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00e      	beq.n	80061fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80061f2:	2300      	movs	r3, #0
 80061f4:	2200      	movs	r2, #0
 80061f6:	2100      	movs	r1, #0
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f8a1 	bl	8006340 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80061fe:	bf00      	nop
 8006200:	3708      	adds	r7, #8
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}

08006206 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006206:	b580      	push	{r7, lr}
 8006208:	b086      	sub	sp, #24
 800620a:	af00      	add	r7, sp, #0
 800620c:	4603      	mov	r3, r0
 800620e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006210:	2301      	movs	r3, #1
 8006212:	617b      	str	r3, [r7, #20]
 8006214:	2300      	movs	r3, #0
 8006216:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006218:	79fb      	ldrb	r3, [r7, #7]
 800621a:	461a      	mov	r2, r3
 800621c:	6939      	ldr	r1, [r7, #16]
 800621e:	6978      	ldr	r0, [r7, #20]
 8006220:	f7ff ff7a 	bl	8006118 <xQueueGenericCreate>
 8006224:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f7ff ffd3 	bl	80061d2 <prvInitialiseMutex>

		return xNewQueue;
 800622c:	68fb      	ldr	r3, [r7, #12]
	}
 800622e:	4618      	mov	r0, r3
 8006230:	3718      	adds	r7, #24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006236:	b580      	push	{r7, lr}
 8006238:	b088      	sub	sp, #32
 800623a:	af02      	add	r7, sp, #8
 800623c:	4603      	mov	r3, r0
 800623e:	6039      	str	r1, [r7, #0]
 8006240:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006242:	2301      	movs	r3, #1
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	2300      	movs	r3, #0
 8006248:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800624a:	79fb      	ldrb	r3, [r7, #7]
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2200      	movs	r2, #0
 8006252:	6939      	ldr	r1, [r7, #16]
 8006254:	6978      	ldr	r0, [r7, #20]
 8006256:	f7ff fee7 	bl	8006028 <xQueueGenericCreateStatic>
 800625a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f7ff ffb8 	bl	80061d2 <prvInitialiseMutex>

		return xNewQueue;
 8006262:	68fb      	ldr	r3, [r7, #12]
	}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800626c:	b590      	push	{r4, r7, lr}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10a      	bne.n	8006294 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800627e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006282:	f383 8811 	msr	BASEPRI, r3
 8006286:	f3bf 8f6f 	isb	sy
 800628a:	f3bf 8f4f 	dsb	sy
 800628e:	60fb      	str	r3, [r7, #12]
}
 8006290:	bf00      	nop
 8006292:	e7fe      	b.n	8006292 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	689c      	ldr	r4, [r3, #8]
 8006298:	f001 fd6e 	bl	8007d78 <xTaskGetCurrentTaskHandle>
 800629c:	4603      	mov	r3, r0
 800629e:	429c      	cmp	r4, r3
 80062a0:	d111      	bne.n	80062c6 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	1e5a      	subs	r2, r3, #1
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d105      	bne.n	80062c0 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80062b4:	2300      	movs	r3, #0
 80062b6:	2200      	movs	r2, #0
 80062b8:	2100      	movs	r1, #0
 80062ba:	6938      	ldr	r0, [r7, #16]
 80062bc:	f000 f840 	bl	8006340 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80062c0:	2301      	movs	r3, #1
 80062c2:	617b      	str	r3, [r7, #20]
 80062c4:	e001      	b.n	80062ca <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80062ca:	697b      	ldr	r3, [r7, #20]
	}
 80062cc:	4618      	mov	r0, r3
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd90      	pop	{r4, r7, pc}

080062d4 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80062d4:	b590      	push	{r4, r7, lr}
 80062d6:	b087      	sub	sp, #28
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10a      	bne.n	80062fe <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80062e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ec:	f383 8811 	msr	BASEPRI, r3
 80062f0:	f3bf 8f6f 	isb	sy
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	60fb      	str	r3, [r7, #12]
}
 80062fa:	bf00      	nop
 80062fc:	e7fe      	b.n	80062fc <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	689c      	ldr	r4, [r3, #8]
 8006302:	f001 fd39 	bl	8007d78 <xTaskGetCurrentTaskHandle>
 8006306:	4603      	mov	r3, r0
 8006308:	429c      	cmp	r4, r3
 800630a:	d107      	bne.n	800631c <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	1c5a      	adds	r2, r3, #1
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006316:	2301      	movs	r3, #1
 8006318:	617b      	str	r3, [r7, #20]
 800631a:	e00c      	b.n	8006336 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800631c:	6839      	ldr	r1, [r7, #0]
 800631e:	6938      	ldr	r0, [r7, #16]
 8006320:	f000 fa88 	bl	8006834 <xQueueSemaphoreTake>
 8006324:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d004      	beq.n	8006336 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	1c5a      	adds	r2, r3, #1
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006336:	697b      	ldr	r3, [r7, #20]
	}
 8006338:	4618      	mov	r0, r3
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	bd90      	pop	{r4, r7, pc}

08006340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b08e      	sub	sp, #56	; 0x38
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800634e:	2300      	movs	r3, #0
 8006350:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	2b00      	cmp	r3, #0
 800635a:	d10a      	bne.n	8006372 <xQueueGenericSend+0x32>
	__asm volatile
 800635c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006360:	f383 8811 	msr	BASEPRI, r3
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	f3bf 8f4f 	dsb	sy
 800636c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800636e:	bf00      	nop
 8006370:	e7fe      	b.n	8006370 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d103      	bne.n	8006380 <xQueueGenericSend+0x40>
 8006378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <xQueueGenericSend+0x44>
 8006380:	2301      	movs	r3, #1
 8006382:	e000      	b.n	8006386 <xQueueGenericSend+0x46>
 8006384:	2300      	movs	r3, #0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10a      	bne.n	80063a0 <xQueueGenericSend+0x60>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800639c:	bf00      	nop
 800639e:	e7fe      	b.n	800639e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d103      	bne.n	80063ae <xQueueGenericSend+0x6e>
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d101      	bne.n	80063b2 <xQueueGenericSend+0x72>
 80063ae:	2301      	movs	r3, #1
 80063b0:	e000      	b.n	80063b4 <xQueueGenericSend+0x74>
 80063b2:	2300      	movs	r3, #0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10a      	bne.n	80063ce <xQueueGenericSend+0x8e>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	623b      	str	r3, [r7, #32]
}
 80063ca:	bf00      	nop
 80063cc:	e7fe      	b.n	80063cc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063ce:	f001 fce3 	bl	8007d98 <xTaskGetSchedulerState>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d102      	bne.n	80063de <xQueueGenericSend+0x9e>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <xQueueGenericSend+0xa2>
 80063de:	2301      	movs	r3, #1
 80063e0:	e000      	b.n	80063e4 <xQueueGenericSend+0xa4>
 80063e2:	2300      	movs	r3, #0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10a      	bne.n	80063fe <xQueueGenericSend+0xbe>
	__asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	61fb      	str	r3, [r7, #28]
}
 80063fa:	bf00      	nop
 80063fc:	e7fe      	b.n	80063fc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063fe:	f002 fb21 	bl	8008a44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640a:	429a      	cmp	r2, r3
 800640c:	d302      	bcc.n	8006414 <xQueueGenericSend+0xd4>
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d129      	bne.n	8006468 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006414:	683a      	ldr	r2, [r7, #0]
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800641a:	f000 fbeb 	bl	8006bf4 <prvCopyDataToQueue>
 800641e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006424:	2b00      	cmp	r3, #0
 8006426:	d010      	beq.n	800644a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642a:	3324      	adds	r3, #36	; 0x24
 800642c:	4618      	mov	r0, r3
 800642e:	f001 fadf 	bl	80079f0 <xTaskRemoveFromEventList>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d013      	beq.n	8006460 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006438:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <xQueueGenericSend+0x1f8>)
 800643a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	e00a      	b.n	8006460 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800644a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800644c:	2b00      	cmp	r3, #0
 800644e:	d007      	beq.n	8006460 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006450:	4b39      	ldr	r3, [pc, #228]	; (8006538 <xQueueGenericSend+0x1f8>)
 8006452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006456:	601a      	str	r2, [r3, #0]
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006460:	f002 fb20 	bl	8008aa4 <vPortExitCritical>
				return pdPASS;
 8006464:	2301      	movs	r3, #1
 8006466:	e063      	b.n	8006530 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d103      	bne.n	8006476 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800646e:	f002 fb19 	bl	8008aa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006472:	2300      	movs	r3, #0
 8006474:	e05c      	b.n	8006530 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006478:	2b00      	cmp	r3, #0
 800647a:	d106      	bne.n	800648a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800647c:	f107 0314 	add.w	r3, r7, #20
 8006480:	4618      	mov	r0, r3
 8006482:	f001 fb19 	bl	8007ab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006486:	2301      	movs	r3, #1
 8006488:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800648a:	f002 fb0b 	bl	8008aa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800648e:	f001 f885 	bl	800759c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006492:	f002 fad7 	bl	8008a44 <vPortEnterCritical>
 8006496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006498:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800649c:	b25b      	sxtb	r3, r3
 800649e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064a2:	d103      	bne.n	80064ac <xQueueGenericSend+0x16c>
 80064a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064b2:	b25b      	sxtb	r3, r3
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064b8:	d103      	bne.n	80064c2 <xQueueGenericSend+0x182>
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064c2:	f002 faef 	bl	8008aa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064c6:	1d3a      	adds	r2, r7, #4
 80064c8:	f107 0314 	add.w	r3, r7, #20
 80064cc:	4611      	mov	r1, r2
 80064ce:	4618      	mov	r0, r3
 80064d0:	f001 fb08 	bl	8007ae4 <xTaskCheckForTimeOut>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d124      	bne.n	8006524 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064dc:	f000 fc82 	bl	8006de4 <prvIsQueueFull>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d018      	beq.n	8006518 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e8:	3310      	adds	r3, #16
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	4611      	mov	r1, r2
 80064ee:	4618      	mov	r0, r3
 80064f0:	f001 fa2e 	bl	8007950 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80064f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064f6:	f000 fc0d 	bl	8006d14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80064fa:	f001 f85d 	bl	80075b8 <xTaskResumeAll>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	f47f af7c 	bne.w	80063fe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006506:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <xQueueGenericSend+0x1f8>)
 8006508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800650c:	601a      	str	r2, [r3, #0]
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	f3bf 8f6f 	isb	sy
 8006516:	e772      	b.n	80063fe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800651a:	f000 fbfb 	bl	8006d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800651e:	f001 f84b 	bl	80075b8 <xTaskResumeAll>
 8006522:	e76c      	b.n	80063fe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006526:	f000 fbf5 	bl	8006d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800652a:	f001 f845 	bl	80075b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800652e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006530:	4618      	mov	r0, r3
 8006532:	3738      	adds	r7, #56	; 0x38
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	e000ed04 	.word	0xe000ed04

0800653c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b090      	sub	sp, #64	; 0x40
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800654e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10a      	bne.n	800656a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006566:	bf00      	nop
 8006568:	e7fe      	b.n	8006568 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d103      	bne.n	8006578 <xQueueGenericSendFromISR+0x3c>
 8006570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006574:	2b00      	cmp	r3, #0
 8006576:	d101      	bne.n	800657c <xQueueGenericSendFromISR+0x40>
 8006578:	2301      	movs	r3, #1
 800657a:	e000      	b.n	800657e <xQueueGenericSendFromISR+0x42>
 800657c:	2300      	movs	r3, #0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10a      	bne.n	8006598 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006594:	bf00      	nop
 8006596:	e7fe      	b.n	8006596 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d103      	bne.n	80065a6 <xQueueGenericSendFromISR+0x6a>
 800659e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d101      	bne.n	80065aa <xQueueGenericSendFromISR+0x6e>
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <xQueueGenericSendFromISR+0x70>
 80065aa:	2300      	movs	r3, #0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10a      	bne.n	80065c6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	623b      	str	r3, [r7, #32]
}
 80065c2:	bf00      	nop
 80065c4:	e7fe      	b.n	80065c4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065c6:	f002 fb1f 	bl	8008c08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065ca:	f3ef 8211 	mrs	r2, BASEPRI
 80065ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d2:	f383 8811 	msr	BASEPRI, r3
 80065d6:	f3bf 8f6f 	isb	sy
 80065da:	f3bf 8f4f 	dsb	sy
 80065de:	61fa      	str	r2, [r7, #28]
 80065e0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80065e2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065e4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d302      	bcc.n	80065f8 <xQueueGenericSendFromISR+0xbc>
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d12f      	bne.n	8006658 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80065f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006606:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800660e:	f000 faf1 	bl	8006bf4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006612:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800661a:	d112      	bne.n	8006642 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800661c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006620:	2b00      	cmp	r3, #0
 8006622:	d016      	beq.n	8006652 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006626:	3324      	adds	r3, #36	; 0x24
 8006628:	4618      	mov	r0, r3
 800662a:	f001 f9e1 	bl	80079f0 <xTaskRemoveFromEventList>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00e      	beq.n	8006652 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00b      	beq.n	8006652 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	e007      	b.n	8006652 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006642:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006646:	3301      	adds	r3, #1
 8006648:	b2db      	uxtb	r3, r3
 800664a:	b25a      	sxtb	r2, r3
 800664c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800664e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006652:	2301      	movs	r3, #1
 8006654:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006656:	e001      	b.n	800665c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006658:	2300      	movs	r3, #0
 800665a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800665c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800665e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006666:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800666a:	4618      	mov	r0, r3
 800666c:	3740      	adds	r7, #64	; 0x40
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08c      	sub	sp, #48	; 0x30
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006680:	2300      	movs	r3, #0
 8006682:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10a      	bne.n	80066a4 <xQueueReceive+0x30>
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	623b      	str	r3, [r7, #32]
}
 80066a0:	bf00      	nop
 80066a2:	e7fe      	b.n	80066a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d103      	bne.n	80066b2 <xQueueReceive+0x3e>
 80066aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <xQueueReceive+0x42>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e000      	b.n	80066b8 <xQueueReceive+0x44>
 80066b6:	2300      	movs	r3, #0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10a      	bne.n	80066d2 <xQueueReceive+0x5e>
	__asm volatile
 80066bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c0:	f383 8811 	msr	BASEPRI, r3
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	61fb      	str	r3, [r7, #28]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066d2:	f001 fb61 	bl	8007d98 <xTaskGetSchedulerState>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d102      	bne.n	80066e2 <xQueueReceive+0x6e>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d101      	bne.n	80066e6 <xQueueReceive+0x72>
 80066e2:	2301      	movs	r3, #1
 80066e4:	e000      	b.n	80066e8 <xQueueReceive+0x74>
 80066e6:	2300      	movs	r3, #0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d10a      	bne.n	8006702 <xQueueReceive+0x8e>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	61bb      	str	r3, [r7, #24]
}
 80066fe:	bf00      	nop
 8006700:	e7fe      	b.n	8006700 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006702:	f002 f99f 	bl	8008a44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800670a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800670c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670e:	2b00      	cmp	r3, #0
 8006710:	d01f      	beq.n	8006752 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006712:	68b9      	ldr	r1, [r7, #8]
 8006714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006716:	f000 fad7 	bl	8006cc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800671a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671c:	1e5a      	subs	r2, r3, #1
 800671e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006720:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00f      	beq.n	800674a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800672a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800672c:	3310      	adds	r3, #16
 800672e:	4618      	mov	r0, r3
 8006730:	f001 f95e 	bl	80079f0 <xTaskRemoveFromEventList>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d007      	beq.n	800674a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800673a:	4b3d      	ldr	r3, [pc, #244]	; (8006830 <xQueueReceive+0x1bc>)
 800673c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800674a:	f002 f9ab 	bl	8008aa4 <vPortExitCritical>
				return pdPASS;
 800674e:	2301      	movs	r3, #1
 8006750:	e069      	b.n	8006826 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d103      	bne.n	8006760 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006758:	f002 f9a4 	bl	8008aa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800675c:	2300      	movs	r3, #0
 800675e:	e062      	b.n	8006826 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006762:	2b00      	cmp	r3, #0
 8006764:	d106      	bne.n	8006774 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006766:	f107 0310 	add.w	r3, r7, #16
 800676a:	4618      	mov	r0, r3
 800676c:	f001 f9a4 	bl	8007ab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006770:	2301      	movs	r3, #1
 8006772:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006774:	f002 f996 	bl	8008aa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006778:	f000 ff10 	bl	800759c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800677c:	f002 f962 	bl	8008a44 <vPortEnterCritical>
 8006780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006782:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006786:	b25b      	sxtb	r3, r3
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800678c:	d103      	bne.n	8006796 <xQueueReceive+0x122>
 800678e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006798:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800679c:	b25b      	sxtb	r3, r3
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067a2:	d103      	bne.n	80067ac <xQueueReceive+0x138>
 80067a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067ac:	f002 f97a 	bl	8008aa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067b0:	1d3a      	adds	r2, r7, #4
 80067b2:	f107 0310 	add.w	r3, r7, #16
 80067b6:	4611      	mov	r1, r2
 80067b8:	4618      	mov	r0, r3
 80067ba:	f001 f993 	bl	8007ae4 <xTaskCheckForTimeOut>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d123      	bne.n	800680c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067c6:	f000 faf7 	bl	8006db8 <prvIsQueueEmpty>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d017      	beq.n	8006800 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d2:	3324      	adds	r3, #36	; 0x24
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	4611      	mov	r1, r2
 80067d8:	4618      	mov	r0, r3
 80067da:	f001 f8b9 	bl	8007950 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067e0:	f000 fa98 	bl	8006d14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067e4:	f000 fee8 	bl	80075b8 <xTaskResumeAll>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d189      	bne.n	8006702 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80067ee:	4b10      	ldr	r3, [pc, #64]	; (8006830 <xQueueReceive+0x1bc>)
 80067f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	f3bf 8f4f 	dsb	sy
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	e780      	b.n	8006702 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006800:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006802:	f000 fa87 	bl	8006d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006806:	f000 fed7 	bl	80075b8 <xTaskResumeAll>
 800680a:	e77a      	b.n	8006702 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800680c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800680e:	f000 fa81 	bl	8006d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006812:	f000 fed1 	bl	80075b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006818:	f000 face 	bl	8006db8 <prvIsQueueEmpty>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	f43f af6f 	beq.w	8006702 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006824:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006826:	4618      	mov	r0, r3
 8006828:	3730      	adds	r7, #48	; 0x30
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	e000ed04 	.word	0xe000ed04

08006834 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08e      	sub	sp, #56	; 0x38
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800683e:	2300      	movs	r3, #0
 8006840:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006846:	2300      	movs	r3, #0
 8006848:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800684a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10a      	bne.n	8006866 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006854:	f383 8811 	msr	BASEPRI, r3
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	623b      	str	r3, [r7, #32]
}
 8006862:	bf00      	nop
 8006864:	e7fe      	b.n	8006864 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00a      	beq.n	8006884 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	61fb      	str	r3, [r7, #28]
}
 8006880:	bf00      	nop
 8006882:	e7fe      	b.n	8006882 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006884:	f001 fa88 	bl	8007d98 <xTaskGetSchedulerState>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d102      	bne.n	8006894 <xQueueSemaphoreTake+0x60>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <xQueueSemaphoreTake+0x64>
 8006894:	2301      	movs	r3, #1
 8006896:	e000      	b.n	800689a <xQueueSemaphoreTake+0x66>
 8006898:	2300      	movs	r3, #0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d10a      	bne.n	80068b4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	61bb      	str	r3, [r7, #24]
}
 80068b0:	bf00      	nop
 80068b2:	e7fe      	b.n	80068b2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068b4:	f002 f8c6 	bl	8008a44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80068b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068bc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80068be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d024      	beq.n	800690e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80068c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c6:	1e5a      	subs	r2, r3, #1
 80068c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ca:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d104      	bne.n	80068de <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80068d4:	f001 fbd6 	bl	8008084 <pvTaskIncrementMutexHeldCount>
 80068d8:	4602      	mov	r2, r0
 80068da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068dc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00f      	beq.n	8006906 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e8:	3310      	adds	r3, #16
 80068ea:	4618      	mov	r0, r3
 80068ec:	f001 f880 	bl	80079f0 <xTaskRemoveFromEventList>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d007      	beq.n	8006906 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068f6:	4b54      	ldr	r3, [pc, #336]	; (8006a48 <xQueueSemaphoreTake+0x214>)
 80068f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	f3bf 8f4f 	dsb	sy
 8006902:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006906:	f002 f8cd 	bl	8008aa4 <vPortExitCritical>
				return pdPASS;
 800690a:	2301      	movs	r3, #1
 800690c:	e097      	b.n	8006a3e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d111      	bne.n	8006938 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00a      	beq.n	8006930 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800691a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800691e:	f383 8811 	msr	BASEPRI, r3
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	f3bf 8f4f 	dsb	sy
 800692a:	617b      	str	r3, [r7, #20]
}
 800692c:	bf00      	nop
 800692e:	e7fe      	b.n	800692e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006930:	f002 f8b8 	bl	8008aa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006934:	2300      	movs	r3, #0
 8006936:	e082      	b.n	8006a3e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800693a:	2b00      	cmp	r3, #0
 800693c:	d106      	bne.n	800694c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800693e:	f107 030c 	add.w	r3, r7, #12
 8006942:	4618      	mov	r0, r3
 8006944:	f001 f8b8 	bl	8007ab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006948:	2301      	movs	r3, #1
 800694a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800694c:	f002 f8aa 	bl	8008aa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006950:	f000 fe24 	bl	800759c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006954:	f002 f876 	bl	8008a44 <vPortEnterCritical>
 8006958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800695a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800695e:	b25b      	sxtb	r3, r3
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006964:	d103      	bne.n	800696e <xQueueSemaphoreTake+0x13a>
 8006966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006968:	2200      	movs	r2, #0
 800696a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800696e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006970:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006974:	b25b      	sxtb	r3, r3
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800697a:	d103      	bne.n	8006984 <xQueueSemaphoreTake+0x150>
 800697c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800697e:	2200      	movs	r2, #0
 8006980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006984:	f002 f88e 	bl	8008aa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006988:	463a      	mov	r2, r7
 800698a:	f107 030c 	add.w	r3, r7, #12
 800698e:	4611      	mov	r1, r2
 8006990:	4618      	mov	r0, r3
 8006992:	f001 f8a7 	bl	8007ae4 <xTaskCheckForTimeOut>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d132      	bne.n	8006a02 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800699c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800699e:	f000 fa0b 	bl	8006db8 <prvIsQueueEmpty>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d026      	beq.n	80069f6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d109      	bne.n	80069c4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80069b0:	f002 f848 	bl	8008a44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80069b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f001 fa0b 	bl	8007dd4 <xTaskPriorityInherit>
 80069be:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80069c0:	f002 f870 	bl	8008aa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80069c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069c6:	3324      	adds	r3, #36	; 0x24
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	4611      	mov	r1, r2
 80069cc:	4618      	mov	r0, r3
 80069ce:	f000 ffbf 	bl	8007950 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069d4:	f000 f99e 	bl	8006d14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069d8:	f000 fdee 	bl	80075b8 <xTaskResumeAll>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f47f af68 	bne.w	80068b4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80069e4:	4b18      	ldr	r3, [pc, #96]	; (8006a48 <xQueueSemaphoreTake+0x214>)
 80069e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069ea:	601a      	str	r2, [r3, #0]
 80069ec:	f3bf 8f4f 	dsb	sy
 80069f0:	f3bf 8f6f 	isb	sy
 80069f4:	e75e      	b.n	80068b4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80069f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80069f8:	f000 f98c 	bl	8006d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069fc:	f000 fddc 	bl	80075b8 <xTaskResumeAll>
 8006a00:	e758      	b.n	80068b4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006a02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006a04:	f000 f986 	bl	8006d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a08:	f000 fdd6 	bl	80075b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006a0e:	f000 f9d3 	bl	8006db8 <prvIsQueueEmpty>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f43f af4d 	beq.w	80068b4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00d      	beq.n	8006a3c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006a20:	f002 f810 	bl	8008a44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006a24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006a26:	f000 f8cd 	bl	8006bc4 <prvGetDisinheritPriorityAfterTimeout>
 8006a2a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a32:	4618      	mov	r0, r3
 8006a34:	f001 faa4 	bl	8007f80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006a38:	f002 f834 	bl	8008aa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3738      	adds	r7, #56	; 0x38
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	e000ed04 	.word	0xe000ed04

08006a4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b08e      	sub	sp, #56	; 0x38
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10a      	bne.n	8006a78 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	623b      	str	r3, [r7, #32]
}
 8006a74:	bf00      	nop
 8006a76:	e7fe      	b.n	8006a76 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d103      	bne.n	8006a86 <xQueueReceiveFromISR+0x3a>
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <xQueueReceiveFromISR+0x3e>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <xQueueReceiveFromISR+0x40>
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d10a      	bne.n	8006aa6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	61fb      	str	r3, [r7, #28]
}
 8006aa2:	bf00      	nop
 8006aa4:	e7fe      	b.n	8006aa4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006aa6:	f002 f8af 	bl	8008c08 <vPortValidateInterruptPriority>
	__asm volatile
 8006aaa:	f3ef 8211 	mrs	r2, BASEPRI
 8006aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	61ba      	str	r2, [r7, #24]
 8006ac0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006ac2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d02f      	beq.n	8006b32 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ad8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006adc:	68b9      	ldr	r1, [r7, #8]
 8006ade:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ae0:	f000 f8f2 	bl	8006cc8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae6:	1e5a      	subs	r2, r3, #1
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006aec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006af4:	d112      	bne.n	8006b1c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d016      	beq.n	8006b2c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b00:	3310      	adds	r3, #16
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 ff74 	bl	80079f0 <xTaskRemoveFromEventList>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00e      	beq.n	8006b2c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00b      	beq.n	8006b2c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	e007      	b.n	8006b2c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b20:	3301      	adds	r3, #1
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	b25a      	sxtb	r2, r3
 8006b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b30:	e001      	b.n	8006b36 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006b32:	2300      	movs	r3, #0
 8006b34:	637b      	str	r3, [r7, #52]	; 0x34
 8006b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f383 8811 	msr	BASEPRI, r3
}
 8006b40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3738      	adds	r7, #56	; 0x38
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10a      	bne.n	8006b70 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	60bb      	str	r3, [r7, #8]
}
 8006b6c:	bf00      	nop
 8006b6e:	e7fe      	b.n	8006b6e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8006b70:	f001 ff68 	bl	8008a44 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b78:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006b7a:	f001 ff93 	bl	8008aa4 <vPortExitCritical>

	return uxReturn;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006b80:	4618      	mov	r0, r3
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b087      	sub	sp, #28
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d10a      	bne.n	8006bb0 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8006b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b9e:	f383 8811 	msr	BASEPRI, r3
 8006ba2:	f3bf 8f6f 	isb	sy
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	60fb      	str	r3, [r7, #12]
}
 8006bac:	bf00      	nop
 8006bae:	e7fe      	b.n	8006bae <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006bb6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006bb8:	4618      	mov	r0, r3
 8006bba:	371c      	adds	r7, #28
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d006      	beq.n	8006be2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	e001      	b.n	8006be6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006be6:	68fb      	ldr	r3, [r7, #12]
	}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c00:	2300      	movs	r3, #0
 8006c02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10d      	bne.n	8006c2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d14d      	bne.n	8006cb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f001 f940 	bl	8007ea4 <xTaskPriorityDisinherit>
 8006c24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	609a      	str	r2, [r3, #8]
 8006c2c:	e043      	b.n	8006cb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d119      	bne.n	8006c68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6858      	ldr	r0, [r3, #4]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	68b9      	ldr	r1, [r7, #8]
 8006c40:	f002 fbca 	bl	80093d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4c:	441a      	add	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d32b      	bcc.n	8006cb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	605a      	str	r2, [r3, #4]
 8006c66:	e026      	b.n	8006cb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	68d8      	ldr	r0, [r3, #12]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c70:	461a      	mov	r2, r3
 8006c72:	68b9      	ldr	r1, [r7, #8]
 8006c74:	f002 fbb0 	bl	80093d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c80:	425b      	negs	r3, r3
 8006c82:	441a      	add	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	68da      	ldr	r2, [r3, #12]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d207      	bcs.n	8006ca4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	689a      	ldr	r2, [r3, #8]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9c:	425b      	negs	r3, r3
 8006c9e:	441a      	add	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d105      	bne.n	8006cb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d002      	beq.n	8006cb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006cbe:	697b      	ldr	r3, [r7, #20]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3718      	adds	r7, #24
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d018      	beq.n	8006d0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce2:	441a      	add	r2, r3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d303      	bcc.n	8006cfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68d9      	ldr	r1, [r3, #12]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d04:	461a      	mov	r2, r3
 8006d06:	6838      	ldr	r0, [r7, #0]
 8006d08:	f002 fb66 	bl	80093d8 <memcpy>
	}
}
 8006d0c:	bf00      	nop
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006d1c:	f001 fe92 	bl	8008a44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d28:	e011      	b.n	8006d4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d012      	beq.n	8006d58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	3324      	adds	r3, #36	; 0x24
 8006d36:	4618      	mov	r0, r3
 8006d38:	f000 fe5a 	bl	80079f0 <xTaskRemoveFromEventList>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006d42:	f000 ff31 	bl	8007ba8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	dce9      	bgt.n	8006d2a <prvUnlockQueue+0x16>
 8006d56:	e000      	b.n	8006d5a <prvUnlockQueue+0x46>
					break;
 8006d58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	22ff      	movs	r2, #255	; 0xff
 8006d5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006d62:	f001 fe9f 	bl	8008aa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006d66:	f001 fe6d 	bl	8008a44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d72:	e011      	b.n	8006d98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d012      	beq.n	8006da2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3310      	adds	r3, #16
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 fe35 	bl	80079f0 <xTaskRemoveFromEventList>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d001      	beq.n	8006d90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006d8c:	f000 ff0c 	bl	8007ba8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006d90:	7bbb      	ldrb	r3, [r7, #14]
 8006d92:	3b01      	subs	r3, #1
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dce9      	bgt.n	8006d74 <prvUnlockQueue+0x60>
 8006da0:	e000      	b.n	8006da4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006da2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	22ff      	movs	r2, #255	; 0xff
 8006da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006dac:	f001 fe7a 	bl	8008aa4 <vPortExitCritical>
}
 8006db0:	bf00      	nop
 8006db2:	3710      	adds	r7, #16
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006dc0:	f001 fe40 	bl	8008a44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d102      	bne.n	8006dd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	60fb      	str	r3, [r7, #12]
 8006dd0:	e001      	b.n	8006dd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006dd6:	f001 fe65 	bl	8008aa4 <vPortExitCritical>

	return xReturn;
 8006dda:	68fb      	ldr	r3, [r7, #12]
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3710      	adds	r7, #16
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006dec:	f001 fe2a 	bl	8008a44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d102      	bne.n	8006e02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	e001      	b.n	8006e06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e06:	f001 fe4d 	bl	8008aa4 <vPortExitCritical>

	return xReturn;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006e14:	b480      	push	{r7}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e1e:	2300      	movs	r3, #0
 8006e20:	60fb      	str	r3, [r7, #12]
 8006e22:	e014      	b.n	8006e4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006e24:	4a0f      	ldr	r2, [pc, #60]	; (8006e64 <vQueueAddToRegistry+0x50>)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10b      	bne.n	8006e48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006e30:	490c      	ldr	r1, [pc, #48]	; (8006e64 <vQueueAddToRegistry+0x50>)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	683a      	ldr	r2, [r7, #0]
 8006e36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006e3a:	4a0a      	ldr	r2, [pc, #40]	; (8006e64 <vQueueAddToRegistry+0x50>)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	00db      	lsls	r3, r3, #3
 8006e40:	4413      	add	r3, r2
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006e46:	e006      	b.n	8006e56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	60fb      	str	r3, [r7, #12]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2b07      	cmp	r3, #7
 8006e52:	d9e7      	bls.n	8006e24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	200013c0 	.word	0x200013c0

08006e68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006e78:	f001 fde4 	bl	8008a44 <vPortEnterCritical>
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e82:	b25b      	sxtb	r3, r3
 8006e84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e88:	d103      	bne.n	8006e92 <vQueueWaitForMessageRestricted+0x2a>
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e98:	b25b      	sxtb	r3, r3
 8006e9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e9e:	d103      	bne.n	8006ea8 <vQueueWaitForMessageRestricted+0x40>
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ea8:	f001 fdfc 	bl	8008aa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d106      	bne.n	8006ec2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	3324      	adds	r3, #36	; 0x24
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	68b9      	ldr	r1, [r7, #8]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fd6b 	bl	8007998 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006ec2:	6978      	ldr	r0, [r7, #20]
 8006ec4:	f7ff ff26 	bl	8006d14 <prvUnlockQueue>
	}
 8006ec8:	bf00      	nop
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b08e      	sub	sp, #56	; 0x38
 8006ed4:	af04      	add	r7, sp, #16
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
 8006edc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <xTaskCreateStatic+0x2a>
	__asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	623b      	str	r3, [r7, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	e7fe      	b.n	8006ef8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10a      	bne.n	8006f16 <xTaskCreateStatic+0x46>
	__asm volatile
 8006f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f04:	f383 8811 	msr	BASEPRI, r3
 8006f08:	f3bf 8f6f 	isb	sy
 8006f0c:	f3bf 8f4f 	dsb	sy
 8006f10:	61fb      	str	r3, [r7, #28]
}
 8006f12:	bf00      	nop
 8006f14:	e7fe      	b.n	8006f14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f16:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8006f1a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8006f22:	d00a      	beq.n	8006f3a <xTaskCreateStatic+0x6a>
	__asm volatile
 8006f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f28:	f383 8811 	msr	BASEPRI, r3
 8006f2c:	f3bf 8f6f 	isb	sy
 8006f30:	f3bf 8f4f 	dsb	sy
 8006f34:	61bb      	str	r3, [r7, #24]
}
 8006f36:	bf00      	nop
 8006f38:	e7fe      	b.n	8006f38 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006f3a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d01e      	beq.n	8006f80 <xTaskCreateStatic+0xb0>
 8006f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d01b      	beq.n	8006f80 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f50:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f54:	2202      	movs	r2, #2
 8006f56:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	9303      	str	r3, [sp, #12]
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f60:	9302      	str	r3, [sp, #8]
 8006f62:	f107 0314 	add.w	r3, r7, #20
 8006f66:	9301      	str	r3, [sp, #4]
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	68b9      	ldr	r1, [r7, #8]
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f852 	bl	800701c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006f7a:	f000 f91f 	bl	80071bc <prvAddNewTaskToReadyList>
 8006f7e:	e001      	b.n	8006f84 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f84:	697b      	ldr	r3, [r7, #20]
	}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3728      	adds	r7, #40	; 0x28
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b08c      	sub	sp, #48	; 0x30
 8006f92:	af04      	add	r7, sp, #16
 8006f94:	60f8      	str	r0, [r7, #12]
 8006f96:	60b9      	str	r1, [r7, #8]
 8006f98:	603b      	str	r3, [r7, #0]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f9e:	88fb      	ldrh	r3, [r7, #6]
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f001 fe70 	bl	8008c88 <pvPortMalloc>
 8006fa8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00f      	beq.n	8006fd0 <xTaskCreate+0x42>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006fb0:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8006fb4:	f001 fe68 	bl	8008c88 <pvPortMalloc>
 8006fb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d003      	beq.n	8006fc8 <xTaskCreate+0x3a>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	631a      	str	r2, [r3, #48]	; 0x30
 8006fc6:	e005      	b.n	8006fd4 <xTaskCreate+0x46>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006fc8:	6978      	ldr	r0, [r7, #20]
 8006fca:	f001 ff29 	bl	8008e20 <vPortFree>
 8006fce:	e001      	b.n	8006fd4 <xTaskCreate+0x46>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d017      	beq.n	800700a <xTaskCreate+0x7c>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 217d 	strb.w	r2, [r3, #381]	; 0x17d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006fe2:	88fa      	ldrh	r2, [r7, #6]
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	9303      	str	r3, [sp, #12]
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	9302      	str	r3, [sp, #8]
 8006fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fee:	9301      	str	r3, [sp, #4]
 8006ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	68b9      	ldr	r1, [r7, #8]
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 f80f 	bl	800701c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ffe:	69f8      	ldr	r0, [r7, #28]
 8007000:	f000 f8dc 	bl	80071bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007004:	2301      	movs	r3, #1
 8007006:	61bb      	str	r3, [r7, #24]
 8007008:	e002      	b.n	8007010 <xTaskCreate+0x82>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800700a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800700e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007010:	69bb      	ldr	r3, [r7, #24]
	}
 8007012:	4618      	mov	r0, r3
 8007014:	3720      	adds	r7, #32
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
	...

0800701c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800702a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	461a      	mov	r2, r3
 8007034:	21a5      	movs	r1, #165	; 0xa5
 8007036:	f002 f924 	bl	8009282 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800703a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007044:	3b01      	subs	r3, #1
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	f023 0307 	bic.w	r3, r3, #7
 8007052:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00a      	beq.n	8007074 <prvInitialiseNewTask+0x58>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	617b      	str	r3, [r7, #20]
}
 8007070:	bf00      	nop
 8007072:	e7fe      	b.n	8007072 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d01f      	beq.n	80070ba <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800707a:	2300      	movs	r3, #0
 800707c:	61fb      	str	r3, [r7, #28]
 800707e:	e012      	b.n	80070a6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	4413      	add	r3, r2
 8007086:	7819      	ldrb	r1, [r3, #0]
 8007088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	4413      	add	r3, r2
 800708e:	3334      	adds	r3, #52	; 0x34
 8007090:	460a      	mov	r2, r1
 8007092:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	4413      	add	r3, r2
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d006      	beq.n	80070ae <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	3301      	adds	r3, #1
 80070a4:	61fb      	str	r3, [r7, #28]
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	2b0f      	cmp	r3, #15
 80070aa:	d9e9      	bls.n	8007080 <prvInitialiseNewTask+0x64>
 80070ac:	e000      	b.n	80070b0 <prvInitialiseNewTask+0x94>
			{
				break;
 80070ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80070b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070b8:	e003      	b.n	80070c2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80070ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80070c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c4:	2b37      	cmp	r3, #55	; 0x37
 80070c6:	d901      	bls.n	80070cc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80070c8:	2337      	movs	r3, #55	; 0x37
 80070ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80070d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80070d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070da:	2200      	movs	r2, #0
 80070dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80070de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e0:	3304      	adds	r3, #4
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fea4 	bl	8005e30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80070e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ea:	3318      	adds	r3, #24
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fe fe9f 	bl	8005e30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80070f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80070fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007100:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007104:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007106:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	2200      	movs	r2, #0
 800710c:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007112:	2200      	movs	r2, #0
 8007114:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711a:	3358      	adds	r3, #88	; 0x58
 800711c:	f44f 7290 	mov.w	r2, #288	; 0x120
 8007120:	2100      	movs	r1, #0
 8007122:	4618      	mov	r0, r3
 8007124:	f002 f8ad 	bl	8009282 <memset>
 8007128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712a:	4a21      	ldr	r2, [pc, #132]	; (80071b0 <prvInitialiseNewTask+0x194>)
 800712c:	65da      	str	r2, [r3, #92]	; 0x5c
 800712e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007130:	4a20      	ldr	r2, [pc, #128]	; (80071b4 <prvInitialiseNewTask+0x198>)
 8007132:	661a      	str	r2, [r3, #96]	; 0x60
 8007134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007136:	4a20      	ldr	r2, [pc, #128]	; (80071b8 <prvInitialiseNewTask+0x19c>)
 8007138:	665a      	str	r2, [r3, #100]	; 0x64
 800713a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800713c:	f04f 0201 	mov.w	r2, #1
 8007140:	f04f 0300 	mov.w	r3, #0
 8007144:	e9c1 233c 	strd	r2, r3, [r1, #240]	; 0xf0
 8007148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800714a:	f243 320e 	movw	r2, #13070	; 0x330e
 800714e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
 8007152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007154:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8007158:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
 800715c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800715e:	f241 2234 	movw	r2, #4660	; 0x1234
 8007162:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
 8007166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007168:	f24e 626d 	movw	r2, #58989	; 0xe66d
 800716c:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
 8007170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007172:	f64d 62ec 	movw	r2, #57068	; 0xdeec
 8007176:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
 800717a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717c:	2205      	movs	r2, #5
 800717e:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
 8007182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007184:	220b      	movs	r2, #11
 8007186:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800718a:	683a      	ldr	r2, [r7, #0]
 800718c:	68f9      	ldr	r1, [r7, #12]
 800718e:	69b8      	ldr	r0, [r7, #24]
 8007190:	f001 fb2e 	bl	80087f0 <pxPortInitialiseStack>
 8007194:	4602      	mov	r2, r0
 8007196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007198:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800719a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719c:	2b00      	cmp	r3, #0
 800719e:	d002      	beq.n	80071a6 <prvInitialiseNewTask+0x18a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80071a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071a6:	bf00      	nop
 80071a8:	3720      	adds	r7, #32
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20004164 	.word	0x20004164
 80071b4:	200041cc 	.word	0x200041cc
 80071b8:	20004234 	.word	0x20004234

080071bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80071c4:	f001 fc3e 	bl	8008a44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071c8:	4b2d      	ldr	r3, [pc, #180]	; (8007280 <prvAddNewTaskToReadyList+0xc4>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3301      	adds	r3, #1
 80071ce:	4a2c      	ldr	r2, [pc, #176]	; (8007280 <prvAddNewTaskToReadyList+0xc4>)
 80071d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071d2:	4b2c      	ldr	r3, [pc, #176]	; (8007284 <prvAddNewTaskToReadyList+0xc8>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d109      	bne.n	80071ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80071da:	4a2a      	ldr	r2, [pc, #168]	; (8007284 <prvAddNewTaskToReadyList+0xc8>)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80071e0:	4b27      	ldr	r3, [pc, #156]	; (8007280 <prvAddNewTaskToReadyList+0xc4>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d110      	bne.n	800720a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80071e8:	f000 fd04 	bl	8007bf4 <prvInitialiseTaskLists>
 80071ec:	e00d      	b.n	800720a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80071ee:	4b26      	ldr	r3, [pc, #152]	; (8007288 <prvAddNewTaskToReadyList+0xcc>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d109      	bne.n	800720a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80071f6:	4b23      	ldr	r3, [pc, #140]	; (8007284 <prvAddNewTaskToReadyList+0xc8>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007200:	429a      	cmp	r2, r3
 8007202:	d802      	bhi.n	800720a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007204:	4a1f      	ldr	r2, [pc, #124]	; (8007284 <prvAddNewTaskToReadyList+0xc8>)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800720a:	4b20      	ldr	r3, [pc, #128]	; (800728c <prvAddNewTaskToReadyList+0xd0>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	3301      	adds	r3, #1
 8007210:	4a1e      	ldr	r2, [pc, #120]	; (800728c <prvAddNewTaskToReadyList+0xd0>)
 8007212:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007214:	4b1d      	ldr	r3, [pc, #116]	; (800728c <prvAddNewTaskToReadyList+0xd0>)
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007220:	4b1b      	ldr	r3, [pc, #108]	; (8007290 <prvAddNewTaskToReadyList+0xd4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	429a      	cmp	r2, r3
 8007226:	d903      	bls.n	8007230 <prvAddNewTaskToReadyList+0x74>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722c:	4a18      	ldr	r2, [pc, #96]	; (8007290 <prvAddNewTaskToReadyList+0xd4>)
 800722e:	6013      	str	r3, [r2, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007234:	4613      	mov	r3, r2
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	4413      	add	r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	4a15      	ldr	r2, [pc, #84]	; (8007294 <prvAddNewTaskToReadyList+0xd8>)
 800723e:	441a      	add	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	3304      	adds	r3, #4
 8007244:	4619      	mov	r1, r3
 8007246:	4610      	mov	r0, r2
 8007248:	f7fe fdff 	bl	8005e4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800724c:	f001 fc2a 	bl	8008aa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007250:	4b0d      	ldr	r3, [pc, #52]	; (8007288 <prvAddNewTaskToReadyList+0xcc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00e      	beq.n	8007276 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007258:	4b0a      	ldr	r3, [pc, #40]	; (8007284 <prvAddNewTaskToReadyList+0xc8>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007262:	429a      	cmp	r2, r3
 8007264:	d207      	bcs.n	8007276 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007266:	4b0c      	ldr	r3, [pc, #48]	; (8007298 <prvAddNewTaskToReadyList+0xdc>)
 8007268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800726c:	601a      	str	r2, [r3, #0]
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007276:	bf00      	nop
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	200018d4 	.word	0x200018d4
 8007284:	20001400 	.word	0x20001400
 8007288:	200018e0 	.word	0x200018e0
 800728c:	200018f0 	.word	0x200018f0
 8007290:	200018dc 	.word	0x200018dc
 8007294:	20001404 	.word	0x20001404
 8007298:	e000ed04 	.word	0xe000ed04

0800729c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80072a4:	2300      	movs	r3, #0
 80072a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d017      	beq.n	80072de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80072ae:	4b13      	ldr	r3, [pc, #76]	; (80072fc <vTaskDelay+0x60>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00a      	beq.n	80072cc <vTaskDelay+0x30>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	60bb      	str	r3, [r7, #8]
}
 80072c8:	bf00      	nop
 80072ca:	e7fe      	b.n	80072ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80072cc:	f000 f966 	bl	800759c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072d0:	2100      	movs	r1, #0
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 feea 	bl	80080ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80072d8:	f000 f96e 	bl	80075b8 <xTaskResumeAll>
 80072dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d107      	bne.n	80072f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80072e4:	4b06      	ldr	r3, [pc, #24]	; (8007300 <vTaskDelay+0x64>)
 80072e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072ea:	601a      	str	r2, [r3, #0]
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072f4:	bf00      	nop
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}
 80072fc:	200018fc 	.word	0x200018fc
 8007300:	e000ed04 	.word	0xe000ed04

08007304 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8007304:	b580      	push	{r7, lr}
 8007306:	b088      	sub	sp, #32
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10a      	bne.n	800732c <eTaskGetState+0x28>
	__asm volatile
 8007316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800731a:	f383 8811 	msr	BASEPRI, r3
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	60bb      	str	r3, [r7, #8]
}
 8007328:	bf00      	nop
 800732a:	e7fe      	b.n	800732a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800732c:	4b23      	ldr	r3, [pc, #140]	; (80073bc <eTaskGetState+0xb8>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	69ba      	ldr	r2, [r7, #24]
 8007332:	429a      	cmp	r2, r3
 8007334:	d102      	bne.n	800733c <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8007336:	2300      	movs	r3, #0
 8007338:	77fb      	strb	r3, [r7, #31]
 800733a:	e03a      	b.n	80073b2 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800733c:	f001 fb82 	bl	8008a44 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	695b      	ldr	r3, [r3, #20]
 8007344:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8007346:	4b1e      	ldr	r3, [pc, #120]	; (80073c0 <eTaskGetState+0xbc>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800734c:	4b1d      	ldr	r3, [pc, #116]	; (80073c4 <eTaskGetState+0xc0>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8007352:	f001 fba7 	bl	8008aa4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8007356:	697a      	ldr	r2, [r7, #20]
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	429a      	cmp	r2, r3
 800735c:	d003      	beq.n	8007366 <eTaskGetState+0x62>
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	429a      	cmp	r2, r3
 8007364:	d102      	bne.n	800736c <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8007366:	2302      	movs	r3, #2
 8007368:	77fb      	strb	r3, [r7, #31]
 800736a:	e022      	b.n	80073b2 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	4a16      	ldr	r2, [pc, #88]	; (80073c8 <eTaskGetState+0xc4>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d112      	bne.n	800739a <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10b      	bne.n	8007394 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b01      	cmp	r3, #1
 8007386:	d102      	bne.n	800738e <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8007388:	2302      	movs	r3, #2
 800738a:	77fb      	strb	r3, [r7, #31]
 800738c:	e011      	b.n	80073b2 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800738e:	2303      	movs	r3, #3
 8007390:	77fb      	strb	r3, [r7, #31]
 8007392:	e00e      	b.n	80073b2 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8007394:	2302      	movs	r3, #2
 8007396:	77fb      	strb	r3, [r7, #31]
 8007398:	e00b      	b.n	80073b2 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	4a0b      	ldr	r2, [pc, #44]	; (80073cc <eTaskGetState+0xc8>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d002      	beq.n	80073a8 <eTaskGetState+0xa4>
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d102      	bne.n	80073ae <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80073a8:	2304      	movs	r3, #4
 80073aa:	77fb      	strb	r3, [r7, #31]
 80073ac:	e001      	b.n	80073b2 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80073ae:	2301      	movs	r3, #1
 80073b0:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80073b2:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80073b4:	4618      	mov	r0, r3
 80073b6:	3720      	adds	r7, #32
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}
 80073bc:	20001400 	.word	0x20001400
 80073c0:	2000188c 	.word	0x2000188c
 80073c4:	20001890 	.word	0x20001890
 80073c8:	200018c0 	.word	0x200018c0
 80073cc:	200018a8 	.word	0x200018a8

080073d0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80073d8:	f001 fb34 	bl	8008a44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d102      	bne.n	80073e8 <vTaskSuspend+0x18>
 80073e2:	4b30      	ldr	r3, [pc, #192]	; (80074a4 <vTaskSuspend+0xd4>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	e000      	b.n	80073ea <vTaskSuspend+0x1a>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	3304      	adds	r3, #4
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7fe fd87 	bl	8005f04 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	3318      	adds	r3, #24
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe fd7e 	bl	8005f04 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	3304      	adds	r3, #4
 800740c:	4619      	mov	r1, r3
 800740e:	4826      	ldr	r0, [pc, #152]	; (80074a8 <vTaskSuspend+0xd8>)
 8007410:	f7fe fd1b 	bl	8005e4a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 800741a:	b2db      	uxtb	r3, r3
 800741c:	2b01      	cmp	r3, #1
 800741e:	d103      	bne.n	8007428 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007428:	f001 fb3c 	bl	8008aa4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800742c:	4b1f      	ldr	r3, [pc, #124]	; (80074ac <vTaskSuspend+0xdc>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d005      	beq.n	8007440 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007434:	f001 fb06 	bl	8008a44 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007438:	f000 fc7e 	bl	8007d38 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800743c:	f001 fb32 	bl	8008aa4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007440:	4b18      	ldr	r3, [pc, #96]	; (80074a4 <vTaskSuspend+0xd4>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	429a      	cmp	r2, r3
 8007448:	d127      	bne.n	800749a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800744a:	4b18      	ldr	r3, [pc, #96]	; (80074ac <vTaskSuspend+0xdc>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d017      	beq.n	8007482 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007452:	4b17      	ldr	r3, [pc, #92]	; (80074b0 <vTaskSuspend+0xe0>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00a      	beq.n	8007470 <vTaskSuspend+0xa0>
	__asm volatile
 800745a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745e:	f383 8811 	msr	BASEPRI, r3
 8007462:	f3bf 8f6f 	isb	sy
 8007466:	f3bf 8f4f 	dsb	sy
 800746a:	60bb      	str	r3, [r7, #8]
}
 800746c:	bf00      	nop
 800746e:	e7fe      	b.n	800746e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007470:	4b10      	ldr	r3, [pc, #64]	; (80074b4 <vTaskSuspend+0xe4>)
 8007472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007480:	e00b      	b.n	800749a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007482:	4b09      	ldr	r3, [pc, #36]	; (80074a8 <vTaskSuspend+0xd8>)
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	4b0c      	ldr	r3, [pc, #48]	; (80074b8 <vTaskSuspend+0xe8>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	429a      	cmp	r2, r3
 800748c:	d103      	bne.n	8007496 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800748e:	4b05      	ldr	r3, [pc, #20]	; (80074a4 <vTaskSuspend+0xd4>)
 8007490:	2200      	movs	r2, #0
 8007492:	601a      	str	r2, [r3, #0]
	}
 8007494:	e001      	b.n	800749a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8007496:	f000 f9f7 	bl	8007888 <vTaskSwitchContext>
	}
 800749a:	bf00      	nop
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	20001400 	.word	0x20001400
 80074a8:	200018c0 	.word	0x200018c0
 80074ac:	200018e0 	.word	0x200018e0
 80074b0:	200018fc 	.word	0x200018fc
 80074b4:	e000ed04 	.word	0xe000ed04
 80074b8:	200018d4 	.word	0x200018d4

080074bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80074c2:	2300      	movs	r3, #0
 80074c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80074c6:	2300      	movs	r3, #0
 80074c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80074ca:	463a      	mov	r2, r7
 80074cc:	1d39      	adds	r1, r7, #4
 80074ce:	f107 0308 	add.w	r3, r7, #8
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fe fc58 	bl	8005d88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80074d8:	6839      	ldr	r1, [r7, #0]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	9202      	str	r2, [sp, #8]
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	2300      	movs	r3, #0
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	2300      	movs	r3, #0
 80074e8:	460a      	mov	r2, r1
 80074ea:	4924      	ldr	r1, [pc, #144]	; (800757c <vTaskStartScheduler+0xc0>)
 80074ec:	4824      	ldr	r0, [pc, #144]	; (8007580 <vTaskStartScheduler+0xc4>)
 80074ee:	f7ff fcef 	bl	8006ed0 <xTaskCreateStatic>
 80074f2:	4603      	mov	r3, r0
 80074f4:	4a23      	ldr	r2, [pc, #140]	; (8007584 <vTaskStartScheduler+0xc8>)
 80074f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80074f8:	4b22      	ldr	r3, [pc, #136]	; (8007584 <vTaskStartScheduler+0xc8>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d002      	beq.n	8007506 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007500:	2301      	movs	r3, #1
 8007502:	617b      	str	r3, [r7, #20]
 8007504:	e001      	b.n	800750a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007506:	2300      	movs	r3, #0
 8007508:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	2b01      	cmp	r3, #1
 800750e:	d102      	bne.n	8007516 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007510:	f000 fe20 	bl	8008154 <xTimerCreateTimerTask>
 8007514:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d11b      	bne.n	8007554 <vTaskStartScheduler+0x98>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	613b      	str	r3, [r7, #16]
}
 800752e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007530:	4b15      	ldr	r3, [pc, #84]	; (8007588 <vTaskStartScheduler+0xcc>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	3358      	adds	r3, #88	; 0x58
 8007536:	4a15      	ldr	r2, [pc, #84]	; (800758c <vTaskStartScheduler+0xd0>)
 8007538:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800753a:	4b15      	ldr	r3, [pc, #84]	; (8007590 <vTaskStartScheduler+0xd4>)
 800753c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007540:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007542:	4b14      	ldr	r3, [pc, #80]	; (8007594 <vTaskStartScheduler+0xd8>)
 8007544:	2201      	movs	r2, #1
 8007546:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007548:	4b13      	ldr	r3, [pc, #76]	; (8007598 <vTaskStartScheduler+0xdc>)
 800754a:	2200      	movs	r2, #0
 800754c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800754e:	f001 f9d7 	bl	8008900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007552:	e00e      	b.n	8007572 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800755a:	d10a      	bne.n	8007572 <vTaskStartScheduler+0xb6>
	__asm volatile
 800755c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007560:	f383 8811 	msr	BASEPRI, r3
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	60fb      	str	r3, [r7, #12]
}
 800756e:	bf00      	nop
 8007570:	e7fe      	b.n	8007570 <vTaskStartScheduler+0xb4>
}
 8007572:	bf00      	nop
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	0800e098 	.word	0x0800e098
 8007580:	08007bc1 	.word	0x08007bc1
 8007584:	200018f8 	.word	0x200018f8
 8007588:	20001400 	.word	0x20001400
 800758c:	20000160 	.word	0x20000160
 8007590:	200018f4 	.word	0x200018f4
 8007594:	200018e0 	.word	0x200018e0
 8007598:	200018d8 	.word	0x200018d8

0800759c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80075a0:	4b04      	ldr	r3, [pc, #16]	; (80075b4 <vTaskSuspendAll+0x18>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3301      	adds	r3, #1
 80075a6:	4a03      	ldr	r2, [pc, #12]	; (80075b4 <vTaskSuspendAll+0x18>)
 80075a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80075aa:	bf00      	nop
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr
 80075b4:	200018fc 	.word	0x200018fc

080075b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b084      	sub	sp, #16
 80075bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075c2:	2300      	movs	r3, #0
 80075c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80075c6:	4b42      	ldr	r3, [pc, #264]	; (80076d0 <xTaskResumeAll+0x118>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10a      	bne.n	80075e4 <xTaskResumeAll+0x2c>
	__asm volatile
 80075ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	603b      	str	r3, [r7, #0]
}
 80075e0:	bf00      	nop
 80075e2:	e7fe      	b.n	80075e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80075e4:	f001 fa2e 	bl	8008a44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80075e8:	4b39      	ldr	r3, [pc, #228]	; (80076d0 <xTaskResumeAll+0x118>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3b01      	subs	r3, #1
 80075ee:	4a38      	ldr	r2, [pc, #224]	; (80076d0 <xTaskResumeAll+0x118>)
 80075f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075f2:	4b37      	ldr	r3, [pc, #220]	; (80076d0 <xTaskResumeAll+0x118>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d162      	bne.n	80076c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80075fa:	4b36      	ldr	r3, [pc, #216]	; (80076d4 <xTaskResumeAll+0x11c>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d05e      	beq.n	80076c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007602:	e02f      	b.n	8007664 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007604:	4b34      	ldr	r3, [pc, #208]	; (80076d8 <xTaskResumeAll+0x120>)
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	3318      	adds	r3, #24
 8007610:	4618      	mov	r0, r3
 8007612:	f7fe fc77 	bl	8005f04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	3304      	adds	r3, #4
 800761a:	4618      	mov	r0, r3
 800761c:	f7fe fc72 	bl	8005f04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007624:	4b2d      	ldr	r3, [pc, #180]	; (80076dc <xTaskResumeAll+0x124>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	429a      	cmp	r2, r3
 800762a:	d903      	bls.n	8007634 <xTaskResumeAll+0x7c>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007630:	4a2a      	ldr	r2, [pc, #168]	; (80076dc <xTaskResumeAll+0x124>)
 8007632:	6013      	str	r3, [r2, #0]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007638:	4613      	mov	r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4413      	add	r3, r2
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4a27      	ldr	r2, [pc, #156]	; (80076e0 <xTaskResumeAll+0x128>)
 8007642:	441a      	add	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3304      	adds	r3, #4
 8007648:	4619      	mov	r1, r3
 800764a:	4610      	mov	r0, r2
 800764c:	f7fe fbfd 	bl	8005e4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007654:	4b23      	ldr	r3, [pc, #140]	; (80076e4 <xTaskResumeAll+0x12c>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765a:	429a      	cmp	r2, r3
 800765c:	d302      	bcc.n	8007664 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800765e:	4b22      	ldr	r3, [pc, #136]	; (80076e8 <xTaskResumeAll+0x130>)
 8007660:	2201      	movs	r2, #1
 8007662:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007664:	4b1c      	ldr	r3, [pc, #112]	; (80076d8 <xTaskResumeAll+0x120>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1cb      	bne.n	8007604 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d001      	beq.n	8007676 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007672:	f000 fb61 	bl	8007d38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007676:	4b1d      	ldr	r3, [pc, #116]	; (80076ec <xTaskResumeAll+0x134>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d010      	beq.n	80076a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007682:	f000 f847 	bl	8007714 <xTaskIncrementTick>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d002      	beq.n	8007692 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800768c:	4b16      	ldr	r3, [pc, #88]	; (80076e8 <xTaskResumeAll+0x130>)
 800768e:	2201      	movs	r2, #1
 8007690:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	3b01      	subs	r3, #1
 8007696:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1f1      	bne.n	8007682 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800769e:	4b13      	ldr	r3, [pc, #76]	; (80076ec <xTaskResumeAll+0x134>)
 80076a0:	2200      	movs	r2, #0
 80076a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076a4:	4b10      	ldr	r3, [pc, #64]	; (80076e8 <xTaskResumeAll+0x130>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d009      	beq.n	80076c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076ac:	2301      	movs	r3, #1
 80076ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076b0:	4b0f      	ldr	r3, [pc, #60]	; (80076f0 <xTaskResumeAll+0x138>)
 80076b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076b6:	601a      	str	r2, [r3, #0]
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076c0:	f001 f9f0 	bl	8008aa4 <vPortExitCritical>

	return xAlreadyYielded;
 80076c4:	68bb      	ldr	r3, [r7, #8]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	200018fc 	.word	0x200018fc
 80076d4:	200018d4 	.word	0x200018d4
 80076d8:	20001894 	.word	0x20001894
 80076dc:	200018dc 	.word	0x200018dc
 80076e0:	20001404 	.word	0x20001404
 80076e4:	20001400 	.word	0x20001400
 80076e8:	200018e8 	.word	0x200018e8
 80076ec:	200018e4 	.word	0x200018e4
 80076f0:	e000ed04 	.word	0xe000ed04

080076f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80076fa:	4b05      	ldr	r3, [pc, #20]	; (8007710 <xTaskGetTickCount+0x1c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007700:	687b      	ldr	r3, [r7, #4]
}
 8007702:	4618      	mov	r0, r3
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	200018d8 	.word	0x200018d8

08007714 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800771a:	2300      	movs	r3, #0
 800771c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800771e:	4b4f      	ldr	r3, [pc, #316]	; (800785c <xTaskIncrementTick+0x148>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	f040 808f 	bne.w	8007846 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007728:	4b4d      	ldr	r3, [pc, #308]	; (8007860 <xTaskIncrementTick+0x14c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3301      	adds	r3, #1
 800772e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007730:	4a4b      	ldr	r2, [pc, #300]	; (8007860 <xTaskIncrementTick+0x14c>)
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d120      	bne.n	800777e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800773c:	4b49      	ldr	r3, [pc, #292]	; (8007864 <xTaskIncrementTick+0x150>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00a      	beq.n	800775c <xTaskIncrementTick+0x48>
	__asm volatile
 8007746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774a:	f383 8811 	msr	BASEPRI, r3
 800774e:	f3bf 8f6f 	isb	sy
 8007752:	f3bf 8f4f 	dsb	sy
 8007756:	603b      	str	r3, [r7, #0]
}
 8007758:	bf00      	nop
 800775a:	e7fe      	b.n	800775a <xTaskIncrementTick+0x46>
 800775c:	4b41      	ldr	r3, [pc, #260]	; (8007864 <xTaskIncrementTick+0x150>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	60fb      	str	r3, [r7, #12]
 8007762:	4b41      	ldr	r3, [pc, #260]	; (8007868 <xTaskIncrementTick+0x154>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a3f      	ldr	r2, [pc, #252]	; (8007864 <xTaskIncrementTick+0x150>)
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	4a3f      	ldr	r2, [pc, #252]	; (8007868 <xTaskIncrementTick+0x154>)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	4b3e      	ldr	r3, [pc, #248]	; (800786c <xTaskIncrementTick+0x158>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	3301      	adds	r3, #1
 8007776:	4a3d      	ldr	r2, [pc, #244]	; (800786c <xTaskIncrementTick+0x158>)
 8007778:	6013      	str	r3, [r2, #0]
 800777a:	f000 fadd 	bl	8007d38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800777e:	4b3c      	ldr	r3, [pc, #240]	; (8007870 <xTaskIncrementTick+0x15c>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	429a      	cmp	r2, r3
 8007786:	d349      	bcc.n	800781c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007788:	4b36      	ldr	r3, [pc, #216]	; (8007864 <xTaskIncrementTick+0x150>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d104      	bne.n	800779c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007792:	4b37      	ldr	r3, [pc, #220]	; (8007870 <xTaskIncrementTick+0x15c>)
 8007794:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007798:	601a      	str	r2, [r3, #0]
					break;
 800779a:	e03f      	b.n	800781c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800779c:	4b31      	ldr	r3, [pc, #196]	; (8007864 <xTaskIncrementTick+0x150>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d203      	bcs.n	80077bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077b4:	4a2e      	ldr	r2, [pc, #184]	; (8007870 <xTaskIncrementTick+0x15c>)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077ba:	e02f      	b.n	800781c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	3304      	adds	r3, #4
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7fe fb9f 	bl	8005f04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d004      	beq.n	80077d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	3318      	adds	r3, #24
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fe fb96 	bl	8005f04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077dc:	4b25      	ldr	r3, [pc, #148]	; (8007874 <xTaskIncrementTick+0x160>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d903      	bls.n	80077ec <xTaskIncrementTick+0xd8>
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e8:	4a22      	ldr	r2, [pc, #136]	; (8007874 <xTaskIncrementTick+0x160>)
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077f0:	4613      	mov	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4a1f      	ldr	r2, [pc, #124]	; (8007878 <xTaskIncrementTick+0x164>)
 80077fa:	441a      	add	r2, r3
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	3304      	adds	r3, #4
 8007800:	4619      	mov	r1, r3
 8007802:	4610      	mov	r0, r2
 8007804:	f7fe fb21 	bl	8005e4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800780c:	4b1b      	ldr	r3, [pc, #108]	; (800787c <xTaskIncrementTick+0x168>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007812:	429a      	cmp	r2, r3
 8007814:	d3b8      	bcc.n	8007788 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007816:	2301      	movs	r3, #1
 8007818:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800781a:	e7b5      	b.n	8007788 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800781c:	4b17      	ldr	r3, [pc, #92]	; (800787c <xTaskIncrementTick+0x168>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007822:	4915      	ldr	r1, [pc, #84]	; (8007878 <xTaskIncrementTick+0x164>)
 8007824:	4613      	mov	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	440b      	add	r3, r1
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d901      	bls.n	8007838 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007834:	2301      	movs	r3, #1
 8007836:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007838:	4b11      	ldr	r3, [pc, #68]	; (8007880 <xTaskIncrementTick+0x16c>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d007      	beq.n	8007850 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007840:	2301      	movs	r3, #1
 8007842:	617b      	str	r3, [r7, #20]
 8007844:	e004      	b.n	8007850 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007846:	4b0f      	ldr	r3, [pc, #60]	; (8007884 <xTaskIncrementTick+0x170>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3301      	adds	r3, #1
 800784c:	4a0d      	ldr	r2, [pc, #52]	; (8007884 <xTaskIncrementTick+0x170>)
 800784e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007850:	697b      	ldr	r3, [r7, #20]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3718      	adds	r7, #24
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	200018fc 	.word	0x200018fc
 8007860:	200018d8 	.word	0x200018d8
 8007864:	2000188c 	.word	0x2000188c
 8007868:	20001890 	.word	0x20001890
 800786c:	200018ec 	.word	0x200018ec
 8007870:	200018f4 	.word	0x200018f4
 8007874:	200018dc 	.word	0x200018dc
 8007878:	20001404 	.word	0x20001404
 800787c:	20001400 	.word	0x20001400
 8007880:	200018e8 	.word	0x200018e8
 8007884:	200018e4 	.word	0x200018e4

08007888 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800788e:	4b2a      	ldr	r3, [pc, #168]	; (8007938 <vTaskSwitchContext+0xb0>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d003      	beq.n	800789e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007896:	4b29      	ldr	r3, [pc, #164]	; (800793c <vTaskSwitchContext+0xb4>)
 8007898:	2201      	movs	r2, #1
 800789a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800789c:	e046      	b.n	800792c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800789e:	4b27      	ldr	r3, [pc, #156]	; (800793c <vTaskSwitchContext+0xb4>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078a4:	4b26      	ldr	r3, [pc, #152]	; (8007940 <vTaskSwitchContext+0xb8>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	60fb      	str	r3, [r7, #12]
 80078aa:	e010      	b.n	80078ce <vTaskSwitchContext+0x46>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10a      	bne.n	80078c8 <vTaskSwitchContext+0x40>
	__asm volatile
 80078b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b6:	f383 8811 	msr	BASEPRI, r3
 80078ba:	f3bf 8f6f 	isb	sy
 80078be:	f3bf 8f4f 	dsb	sy
 80078c2:	607b      	str	r3, [r7, #4]
}
 80078c4:	bf00      	nop
 80078c6:	e7fe      	b.n	80078c6 <vTaskSwitchContext+0x3e>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	3b01      	subs	r3, #1
 80078cc:	60fb      	str	r3, [r7, #12]
 80078ce:	491d      	ldr	r1, [pc, #116]	; (8007944 <vTaskSwitchContext+0xbc>)
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	4613      	mov	r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	4413      	add	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	440b      	add	r3, r1
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d0e4      	beq.n	80078ac <vTaskSwitchContext+0x24>
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	4613      	mov	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	4413      	add	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4a15      	ldr	r2, [pc, #84]	; (8007944 <vTaskSwitchContext+0xbc>)
 80078ee:	4413      	add	r3, r2
 80078f0:	60bb      	str	r3, [r7, #8]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	605a      	str	r2, [r3, #4]
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	3308      	adds	r3, #8
 8007904:	429a      	cmp	r2, r3
 8007906:	d104      	bne.n	8007912 <vTaskSwitchContext+0x8a>
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	605a      	str	r2, [r3, #4]
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	4a0b      	ldr	r2, [pc, #44]	; (8007948 <vTaskSwitchContext+0xc0>)
 800791a:	6013      	str	r3, [r2, #0]
 800791c:	4a08      	ldr	r2, [pc, #32]	; (8007940 <vTaskSwitchContext+0xb8>)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007922:	4b09      	ldr	r3, [pc, #36]	; (8007948 <vTaskSwitchContext+0xc0>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3358      	adds	r3, #88	; 0x58
 8007928:	4a08      	ldr	r2, [pc, #32]	; (800794c <vTaskSwitchContext+0xc4>)
 800792a:	6013      	str	r3, [r2, #0]
}
 800792c:	bf00      	nop
 800792e:	3714      	adds	r7, #20
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	200018fc 	.word	0x200018fc
 800793c:	200018e8 	.word	0x200018e8
 8007940:	200018dc 	.word	0x200018dc
 8007944:	20001404 	.word	0x20001404
 8007948:	20001400 	.word	0x20001400
 800794c:	20000160 	.word	0x20000160

08007950 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d10a      	bne.n	8007976 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	60fb      	str	r3, [r7, #12]
}
 8007972:	bf00      	nop
 8007974:	e7fe      	b.n	8007974 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007976:	4b07      	ldr	r3, [pc, #28]	; (8007994 <vTaskPlaceOnEventList+0x44>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3318      	adds	r3, #24
 800797c:	4619      	mov	r1, r3
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fe fa87 	bl	8005e92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007984:	2101      	movs	r1, #1
 8007986:	6838      	ldr	r0, [r7, #0]
 8007988:	f000 fb90 	bl	80080ac <prvAddCurrentTaskToDelayedList>
}
 800798c:	bf00      	nop
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	20001400 	.word	0x20001400

08007998 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10a      	bne.n	80079c0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80079aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	617b      	str	r3, [r7, #20]
}
 80079bc:	bf00      	nop
 80079be:	e7fe      	b.n	80079be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80079c0:	4b0a      	ldr	r3, [pc, #40]	; (80079ec <vTaskPlaceOnEventListRestricted+0x54>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	3318      	adds	r3, #24
 80079c6:	4619      	mov	r1, r3
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f7fe fa3e 	bl	8005e4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80079d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079d8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80079da:	6879      	ldr	r1, [r7, #4]
 80079dc:	68b8      	ldr	r0, [r7, #8]
 80079de:	f000 fb65 	bl	80080ac <prvAddCurrentTaskToDelayedList>
	}
 80079e2:	bf00      	nop
 80079e4:	3718      	adds	r7, #24
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20001400 	.word	0x20001400

080079f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d10a      	bne.n	8007a1c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0a:	f383 8811 	msr	BASEPRI, r3
 8007a0e:	f3bf 8f6f 	isb	sy
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	60fb      	str	r3, [r7, #12]
}
 8007a18:	bf00      	nop
 8007a1a:	e7fe      	b.n	8007a1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	3318      	adds	r3, #24
 8007a20:	4618      	mov	r0, r3
 8007a22:	f7fe fa6f 	bl	8005f04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a26:	4b1e      	ldr	r3, [pc, #120]	; (8007aa0 <xTaskRemoveFromEventList+0xb0>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d11d      	bne.n	8007a6a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	3304      	adds	r3, #4
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fe fa66 	bl	8005f04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a3c:	4b19      	ldr	r3, [pc, #100]	; (8007aa4 <xTaskRemoveFromEventList+0xb4>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d903      	bls.n	8007a4c <xTaskRemoveFromEventList+0x5c>
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a48:	4a16      	ldr	r2, [pc, #88]	; (8007aa4 <xTaskRemoveFromEventList+0xb4>)
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a50:	4613      	mov	r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	4413      	add	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4a13      	ldr	r2, [pc, #76]	; (8007aa8 <xTaskRemoveFromEventList+0xb8>)
 8007a5a:	441a      	add	r2, r3
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	3304      	adds	r3, #4
 8007a60:	4619      	mov	r1, r3
 8007a62:	4610      	mov	r0, r2
 8007a64:	f7fe f9f1 	bl	8005e4a <vListInsertEnd>
 8007a68:	e005      	b.n	8007a76 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	3318      	adds	r3, #24
 8007a6e:	4619      	mov	r1, r3
 8007a70:	480e      	ldr	r0, [pc, #56]	; (8007aac <xTaskRemoveFromEventList+0xbc>)
 8007a72:	f7fe f9ea 	bl	8005e4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a7a:	4b0d      	ldr	r3, [pc, #52]	; (8007ab0 <xTaskRemoveFromEventList+0xc0>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d905      	bls.n	8007a90 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a84:	2301      	movs	r3, #1
 8007a86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a88:	4b0a      	ldr	r3, [pc, #40]	; (8007ab4 <xTaskRemoveFromEventList+0xc4>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	e001      	b.n	8007a94 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007a90:	2300      	movs	r3, #0
 8007a92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007a94:	697b      	ldr	r3, [r7, #20]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	200018fc 	.word	0x200018fc
 8007aa4:	200018dc 	.word	0x200018dc
 8007aa8:	20001404 	.word	0x20001404
 8007aac:	20001894 	.word	0x20001894
 8007ab0:	20001400 	.word	0x20001400
 8007ab4:	200018e8 	.word	0x200018e8

08007ab8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ac0:	4b06      	ldr	r3, [pc, #24]	; (8007adc <vTaskInternalSetTimeOutState+0x24>)
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ac8:	4b05      	ldr	r3, [pc, #20]	; (8007ae0 <vTaskInternalSetTimeOutState+0x28>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	605a      	str	r2, [r3, #4]
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	200018ec 	.word	0x200018ec
 8007ae0:	200018d8 	.word	0x200018d8

08007ae4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b088      	sub	sp, #32
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10a      	bne.n	8007b0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af8:	f383 8811 	msr	BASEPRI, r3
 8007afc:	f3bf 8f6f 	isb	sy
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	613b      	str	r3, [r7, #16]
}
 8007b06:	bf00      	nop
 8007b08:	e7fe      	b.n	8007b08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d10a      	bne.n	8007b26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b14:	f383 8811 	msr	BASEPRI, r3
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	f3bf 8f4f 	dsb	sy
 8007b20:	60fb      	str	r3, [r7, #12]
}
 8007b22:	bf00      	nop
 8007b24:	e7fe      	b.n	8007b24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007b26:	f000 ff8d 	bl	8008a44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007b2a:	4b1d      	ldr	r3, [pc, #116]	; (8007ba0 <xTaskCheckForTimeOut+0xbc>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	69ba      	ldr	r2, [r7, #24]
 8007b36:	1ad3      	subs	r3, r2, r3
 8007b38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b42:	d102      	bne.n	8007b4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007b44:	2300      	movs	r3, #0
 8007b46:	61fb      	str	r3, [r7, #28]
 8007b48:	e023      	b.n	8007b92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	4b15      	ldr	r3, [pc, #84]	; (8007ba4 <xTaskCheckForTimeOut+0xc0>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d007      	beq.n	8007b66 <xTaskCheckForTimeOut+0x82>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	69ba      	ldr	r2, [r7, #24]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d302      	bcc.n	8007b66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007b60:	2301      	movs	r3, #1
 8007b62:	61fb      	str	r3, [r7, #28]
 8007b64:	e015      	b.n	8007b92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d20b      	bcs.n	8007b88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	1ad2      	subs	r2, r2, r3
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff ff9b 	bl	8007ab8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007b82:	2300      	movs	r3, #0
 8007b84:	61fb      	str	r3, [r7, #28]
 8007b86:	e004      	b.n	8007b92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007b92:	f000 ff87 	bl	8008aa4 <vPortExitCritical>

	return xReturn;
 8007b96:	69fb      	ldr	r3, [r7, #28]
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3720      	adds	r7, #32
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	200018d8 	.word	0x200018d8
 8007ba4:	200018ec 	.word	0x200018ec

08007ba8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ba8:	b480      	push	{r7}
 8007baa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007bac:	4b03      	ldr	r3, [pc, #12]	; (8007bbc <vTaskMissedYield+0x14>)
 8007bae:	2201      	movs	r2, #1
 8007bb0:	601a      	str	r2, [r3, #0]
}
 8007bb2:	bf00      	nop
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	200018e8 	.word	0x200018e8

08007bc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bc8:	f000 f854 	bl	8007c74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007bcc:	4b07      	ldr	r3, [pc, #28]	; (8007bec <prvIdleTask+0x2c>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d907      	bls.n	8007be4 <prvIdleTask+0x24>
			{
				taskYIELD();
 8007bd4:	4b06      	ldr	r3, [pc, #24]	; (8007bf0 <prvIdleTask+0x30>)
 8007bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bda:	601a      	str	r2, [r3, #0]
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8007be4:	f7f9 f95e 	bl	8000ea4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8007be8:	e7ee      	b.n	8007bc8 <prvIdleTask+0x8>
 8007bea:	bf00      	nop
 8007bec:	20001404 	.word	0x20001404
 8007bf0:	e000ed04 	.word	0xe000ed04

08007bf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	607b      	str	r3, [r7, #4]
 8007bfe:	e00c      	b.n	8007c1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	4613      	mov	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	4a12      	ldr	r2, [pc, #72]	; (8007c54 <prvInitialiseTaskLists+0x60>)
 8007c0c:	4413      	add	r3, r2
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7fe f8ee 	bl	8005df0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3301      	adds	r3, #1
 8007c18:	607b      	str	r3, [r7, #4]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b37      	cmp	r3, #55	; 0x37
 8007c1e:	d9ef      	bls.n	8007c00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c20:	480d      	ldr	r0, [pc, #52]	; (8007c58 <prvInitialiseTaskLists+0x64>)
 8007c22:	f7fe f8e5 	bl	8005df0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c26:	480d      	ldr	r0, [pc, #52]	; (8007c5c <prvInitialiseTaskLists+0x68>)
 8007c28:	f7fe f8e2 	bl	8005df0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c2c:	480c      	ldr	r0, [pc, #48]	; (8007c60 <prvInitialiseTaskLists+0x6c>)
 8007c2e:	f7fe f8df 	bl	8005df0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c32:	480c      	ldr	r0, [pc, #48]	; (8007c64 <prvInitialiseTaskLists+0x70>)
 8007c34:	f7fe f8dc 	bl	8005df0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c38:	480b      	ldr	r0, [pc, #44]	; (8007c68 <prvInitialiseTaskLists+0x74>)
 8007c3a:	f7fe f8d9 	bl	8005df0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c3e:	4b0b      	ldr	r3, [pc, #44]	; (8007c6c <prvInitialiseTaskLists+0x78>)
 8007c40:	4a05      	ldr	r2, [pc, #20]	; (8007c58 <prvInitialiseTaskLists+0x64>)
 8007c42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c44:	4b0a      	ldr	r3, [pc, #40]	; (8007c70 <prvInitialiseTaskLists+0x7c>)
 8007c46:	4a05      	ldr	r2, [pc, #20]	; (8007c5c <prvInitialiseTaskLists+0x68>)
 8007c48:	601a      	str	r2, [r3, #0]
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	20001404 	.word	0x20001404
 8007c58:	20001864 	.word	0x20001864
 8007c5c:	20001878 	.word	0x20001878
 8007c60:	20001894 	.word	0x20001894
 8007c64:	200018a8 	.word	0x200018a8
 8007c68:	200018c0 	.word	0x200018c0
 8007c6c:	2000188c 	.word	0x2000188c
 8007c70:	20001890 	.word	0x20001890

08007c74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c7a:	e019      	b.n	8007cb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c7c:	f000 fee2 	bl	8008a44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c80:	4b10      	ldr	r3, [pc, #64]	; (8007cc4 <prvCheckTasksWaitingTermination+0x50>)
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7fe f939 	bl	8005f04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c92:	4b0d      	ldr	r3, [pc, #52]	; (8007cc8 <prvCheckTasksWaitingTermination+0x54>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	3b01      	subs	r3, #1
 8007c98:	4a0b      	ldr	r2, [pc, #44]	; (8007cc8 <prvCheckTasksWaitingTermination+0x54>)
 8007c9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c9c:	4b0b      	ldr	r3, [pc, #44]	; (8007ccc <prvCheckTasksWaitingTermination+0x58>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	4a0a      	ldr	r2, [pc, #40]	; (8007ccc <prvCheckTasksWaitingTermination+0x58>)
 8007ca4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ca6:	f000 fefd 	bl	8008aa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f810 	bl	8007cd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cb0:	4b06      	ldr	r3, [pc, #24]	; (8007ccc <prvCheckTasksWaitingTermination+0x58>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1e1      	bne.n	8007c7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007cb8:	bf00      	nop
 8007cba:	bf00      	nop
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	200018a8 	.word	0x200018a8
 8007cc8:	200018d4 	.word	0x200018d4
 8007ccc:	200018bc 	.word	0x200018bc

08007cd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	3358      	adds	r3, #88	; 0x58
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f001 fae9 	bl	80092b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d108      	bne.n	8007cfe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f001 f895 	bl	8008e20 <vPortFree>
				vPortFree( pxTCB );
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f001 f892 	bl	8008e20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007cfc:	e018      	b.n	8007d30 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d103      	bne.n	8007d10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f001 f889 	bl	8008e20 <vPortFree>
	}
 8007d0e:	e00f      	b.n	8007d30 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d00a      	beq.n	8007d30 <prvDeleteTCB+0x60>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	60fb      	str	r3, [r7, #12]
}
 8007d2c:	bf00      	nop
 8007d2e:	e7fe      	b.n	8007d2e <prvDeleteTCB+0x5e>
	}
 8007d30:	bf00      	nop
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d3e:	4b0c      	ldr	r3, [pc, #48]	; (8007d70 <prvResetNextTaskUnblockTime+0x38>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d104      	bne.n	8007d52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d48:	4b0a      	ldr	r3, [pc, #40]	; (8007d74 <prvResetNextTaskUnblockTime+0x3c>)
 8007d4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d50:	e008      	b.n	8007d64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d52:	4b07      	ldr	r3, [pc, #28]	; (8007d70 <prvResetNextTaskUnblockTime+0x38>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	4a04      	ldr	r2, [pc, #16]	; (8007d74 <prvResetNextTaskUnblockTime+0x3c>)
 8007d62:	6013      	str	r3, [r2, #0]
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr
 8007d70:	2000188c 	.word	0x2000188c
 8007d74:	200018f4 	.word	0x200018f4

08007d78 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007d7e:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <xTaskGetCurrentTaskHandle+0x1c>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007d84:	687b      	ldr	r3, [r7, #4]
	}
 8007d86:	4618      	mov	r0, r3
 8007d88:	370c      	adds	r7, #12
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	20001400 	.word	0x20001400

08007d98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007d9e:	4b0b      	ldr	r3, [pc, #44]	; (8007dcc <xTaskGetSchedulerState+0x34>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d102      	bne.n	8007dac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007da6:	2301      	movs	r3, #1
 8007da8:	607b      	str	r3, [r7, #4]
 8007daa:	e008      	b.n	8007dbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dac:	4b08      	ldr	r3, [pc, #32]	; (8007dd0 <xTaskGetSchedulerState+0x38>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d102      	bne.n	8007dba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007db4:	2302      	movs	r3, #2
 8007db6:	607b      	str	r3, [r7, #4]
 8007db8:	e001      	b.n	8007dbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007dbe:	687b      	ldr	r3, [r7, #4]
	}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr
 8007dcc:	200018e0 	.word	0x200018e0
 8007dd0:	200018fc 	.word	0x200018fc

08007dd4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007de0:	2300      	movs	r3, #0
 8007de2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d051      	beq.n	8007e8e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dee:	4b2a      	ldr	r3, [pc, #168]	; (8007e98 <xTaskPriorityInherit+0xc4>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d241      	bcs.n	8007e7c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	699b      	ldr	r3, [r3, #24]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	db06      	blt.n	8007e0e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e00:	4b25      	ldr	r3, [pc, #148]	; (8007e98 <xTaskPriorityInherit+0xc4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e06:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	6959      	ldr	r1, [r3, #20]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e16:	4613      	mov	r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	4413      	add	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4a1f      	ldr	r2, [pc, #124]	; (8007e9c <xTaskPriorityInherit+0xc8>)
 8007e20:	4413      	add	r3, r2
 8007e22:	4299      	cmp	r1, r3
 8007e24:	d122      	bne.n	8007e6c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7fe f86a 	bl	8005f04 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007e30:	4b19      	ldr	r3, [pc, #100]	; (8007e98 <xTaskPriorityInherit+0xc4>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e3e:	4b18      	ldr	r3, [pc, #96]	; (8007ea0 <xTaskPriorityInherit+0xcc>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d903      	bls.n	8007e4e <xTaskPriorityInherit+0x7a>
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e4a:	4a15      	ldr	r2, [pc, #84]	; (8007ea0 <xTaskPriorityInherit+0xcc>)
 8007e4c:	6013      	str	r3, [r2, #0]
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e52:	4613      	mov	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4a10      	ldr	r2, [pc, #64]	; (8007e9c <xTaskPriorityInherit+0xc8>)
 8007e5c:	441a      	add	r2, r3
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	3304      	adds	r3, #4
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f7fd fff0 	bl	8005e4a <vListInsertEnd>
 8007e6a:	e004      	b.n	8007e76 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007e6c:	4b0a      	ldr	r3, [pc, #40]	; (8007e98 <xTaskPriorityInherit+0xc4>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007e76:	2301      	movs	r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]
 8007e7a:	e008      	b.n	8007e8e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e80:	4b05      	ldr	r3, [pc, #20]	; (8007e98 <xTaskPriorityInherit+0xc4>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d201      	bcs.n	8007e8e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
	}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20001400 	.word	0x20001400
 8007e9c:	20001404 	.word	0x20001404
 8007ea0:	200018dc 	.word	0x200018dc

08007ea4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b086      	sub	sp, #24
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d056      	beq.n	8007f68 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007eba:	4b2e      	ldr	r3, [pc, #184]	; (8007f74 <xTaskPriorityDisinherit+0xd0>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d00a      	beq.n	8007eda <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	60fb      	str	r3, [r7, #12]
}
 8007ed6:	bf00      	nop
 8007ed8:	e7fe      	b.n	8007ed8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d10a      	bne.n	8007ef8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee6:	f383 8811 	msr	BASEPRI, r3
 8007eea:	f3bf 8f6f 	isb	sy
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	60bb      	str	r3, [r7, #8]
}
 8007ef4:	bf00      	nop
 8007ef6:	e7fe      	b.n	8007ef6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007efc:	1e5a      	subs	r2, r3, #1
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d02c      	beq.n	8007f68 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d128      	bne.n	8007f68 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	3304      	adds	r3, #4
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7fd fff2 	bl	8005f04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f2c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f38:	4b0f      	ldr	r3, [pc, #60]	; (8007f78 <xTaskPriorityDisinherit+0xd4>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d903      	bls.n	8007f48 <xTaskPriorityDisinherit+0xa4>
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f44:	4a0c      	ldr	r2, [pc, #48]	; (8007f78 <xTaskPriorityDisinherit+0xd4>)
 8007f46:	6013      	str	r3, [r2, #0]
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	4413      	add	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4a09      	ldr	r2, [pc, #36]	; (8007f7c <xTaskPriorityDisinherit+0xd8>)
 8007f56:	441a      	add	r2, r3
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	3304      	adds	r3, #4
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	4610      	mov	r0, r2
 8007f60:	f7fd ff73 	bl	8005e4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007f64:	2301      	movs	r3, #1
 8007f66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f68:	697b      	ldr	r3, [r7, #20]
	}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3718      	adds	r7, #24
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
 8007f72:	bf00      	nop
 8007f74:	20001400 	.word	0x20001400
 8007f78:	200018dc 	.word	0x200018dc
 8007f7c:	20001404 	.word	0x20001404

08007f80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b088      	sub	sp, #32
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d06a      	beq.n	800806e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d10a      	bne.n	8007fb6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa4:	f383 8811 	msr	BASEPRI, r3
 8007fa8:	f3bf 8f6f 	isb	sy
 8007fac:	f3bf 8f4f 	dsb	sy
 8007fb0:	60fb      	str	r3, [r7, #12]
}
 8007fb2:	bf00      	nop
 8007fb4:	e7fe      	b.n	8007fb4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d902      	bls.n	8007fc6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	61fb      	str	r3, [r7, #28]
 8007fc4:	e002      	b.n	8007fcc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fca:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd0:	69fa      	ldr	r2, [r7, #28]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d04b      	beq.n	800806e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d146      	bne.n	800806e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007fe0:	4b25      	ldr	r3, [pc, #148]	; (8008078 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d10a      	bne.n	8008000 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	60bb      	str	r3, [r7, #8]
}
 8007ffc:	bf00      	nop
 8007ffe:	e7fe      	b.n	8007ffe <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008004:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	699b      	ldr	r3, [r3, #24]
 8008010:	2b00      	cmp	r3, #0
 8008012:	db04      	blt.n	800801e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	6959      	ldr	r1, [r3, #20]
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	4613      	mov	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4413      	add	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4a13      	ldr	r2, [pc, #76]	; (800807c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800802e:	4413      	add	r3, r2
 8008030:	4299      	cmp	r1, r3
 8008032:	d11c      	bne.n	800806e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	3304      	adds	r3, #4
 8008038:	4618      	mov	r0, r3
 800803a:	f7fd ff63 	bl	8005f04 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008042:	4b0f      	ldr	r3, [pc, #60]	; (8008080 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d903      	bls.n	8008052 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804e:	4a0c      	ldr	r2, [pc, #48]	; (8008080 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008056:	4613      	mov	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4a07      	ldr	r2, [pc, #28]	; (800807c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008060:	441a      	add	r2, r3
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	3304      	adds	r3, #4
 8008066:	4619      	mov	r1, r3
 8008068:	4610      	mov	r0, r2
 800806a:	f7fd feee 	bl	8005e4a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800806e:	bf00      	nop
 8008070:	3720      	adds	r7, #32
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	20001400 	.word	0x20001400
 800807c:	20001404 	.word	0x20001404
 8008080:	200018dc 	.word	0x200018dc

08008084 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008088:	4b07      	ldr	r3, [pc, #28]	; (80080a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d004      	beq.n	800809a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008090:	4b05      	ldr	r3, [pc, #20]	; (80080a8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008096:	3201      	adds	r2, #1
 8008098:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800809a:	4b03      	ldr	r3, [pc, #12]	; (80080a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800809c:	681b      	ldr	r3, [r3, #0]
	}
 800809e:	4618      	mov	r0, r3
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr
 80080a8:	20001400 	.word	0x20001400

080080ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080b6:	4b21      	ldr	r3, [pc, #132]	; (800813c <prvAddCurrentTaskToDelayedList+0x90>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080bc:	4b20      	ldr	r3, [pc, #128]	; (8008140 <prvAddCurrentTaskToDelayedList+0x94>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3304      	adds	r3, #4
 80080c2:	4618      	mov	r0, r3
 80080c4:	f7fd ff1e 	bl	8005f04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080ce:	d10a      	bne.n	80080e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d007      	beq.n	80080e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080d6:	4b1a      	ldr	r3, [pc, #104]	; (8008140 <prvAddCurrentTaskToDelayedList+0x94>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	3304      	adds	r3, #4
 80080dc:	4619      	mov	r1, r3
 80080de:	4819      	ldr	r0, [pc, #100]	; (8008144 <prvAddCurrentTaskToDelayedList+0x98>)
 80080e0:	f7fd feb3 	bl	8005e4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80080e4:	e026      	b.n	8008134 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4413      	add	r3, r2
 80080ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80080ee:	4b14      	ldr	r3, [pc, #80]	; (8008140 <prvAddCurrentTaskToDelayedList+0x94>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d209      	bcs.n	8008112 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080fe:	4b12      	ldr	r3, [pc, #72]	; (8008148 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	4b0f      	ldr	r3, [pc, #60]	; (8008140 <prvAddCurrentTaskToDelayedList+0x94>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	3304      	adds	r3, #4
 8008108:	4619      	mov	r1, r3
 800810a:	4610      	mov	r0, r2
 800810c:	f7fd fec1 	bl	8005e92 <vListInsert>
}
 8008110:	e010      	b.n	8008134 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008112:	4b0e      	ldr	r3, [pc, #56]	; (800814c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	4b0a      	ldr	r3, [pc, #40]	; (8008140 <prvAddCurrentTaskToDelayedList+0x94>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3304      	adds	r3, #4
 800811c:	4619      	mov	r1, r3
 800811e:	4610      	mov	r0, r2
 8008120:	f7fd feb7 	bl	8005e92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008124:	4b0a      	ldr	r3, [pc, #40]	; (8008150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	429a      	cmp	r2, r3
 800812c:	d202      	bcs.n	8008134 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800812e:	4a08      	ldr	r2, [pc, #32]	; (8008150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	6013      	str	r3, [r2, #0]
}
 8008134:	bf00      	nop
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	200018d8 	.word	0x200018d8
 8008140:	20001400 	.word	0x20001400
 8008144:	200018c0 	.word	0x200018c0
 8008148:	20001890 	.word	0x20001890
 800814c:	2000188c 	.word	0x2000188c
 8008150:	200018f4 	.word	0x200018f4

08008154 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b08a      	sub	sp, #40	; 0x28
 8008158:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800815a:	2300      	movs	r3, #0
 800815c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800815e:	f000 fb07 	bl	8008770 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008162:	4b1c      	ldr	r3, [pc, #112]	; (80081d4 <xTimerCreateTimerTask+0x80>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d021      	beq.n	80081ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800816e:	2300      	movs	r3, #0
 8008170:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008172:	1d3a      	adds	r2, r7, #4
 8008174:	f107 0108 	add.w	r1, r7, #8
 8008178:	f107 030c 	add.w	r3, r7, #12
 800817c:	4618      	mov	r0, r3
 800817e:	f7fd fe1d 	bl	8005dbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008182:	6879      	ldr	r1, [r7, #4]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	9202      	str	r2, [sp, #8]
 800818a:	9301      	str	r3, [sp, #4]
 800818c:	2302      	movs	r3, #2
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	2300      	movs	r3, #0
 8008192:	460a      	mov	r2, r1
 8008194:	4910      	ldr	r1, [pc, #64]	; (80081d8 <xTimerCreateTimerTask+0x84>)
 8008196:	4811      	ldr	r0, [pc, #68]	; (80081dc <xTimerCreateTimerTask+0x88>)
 8008198:	f7fe fe9a 	bl	8006ed0 <xTaskCreateStatic>
 800819c:	4603      	mov	r3, r0
 800819e:	4a10      	ldr	r2, [pc, #64]	; (80081e0 <xTimerCreateTimerTask+0x8c>)
 80081a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80081a2:	4b0f      	ldr	r3, [pc, #60]	; (80081e0 <xTimerCreateTimerTask+0x8c>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d001      	beq.n	80081ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80081aa:	2301      	movs	r3, #1
 80081ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d10a      	bne.n	80081ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 80081b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b8:	f383 8811 	msr	BASEPRI, r3
 80081bc:	f3bf 8f6f 	isb	sy
 80081c0:	f3bf 8f4f 	dsb	sy
 80081c4:	613b      	str	r3, [r7, #16]
}
 80081c6:	bf00      	nop
 80081c8:	e7fe      	b.n	80081c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80081ca:	697b      	ldr	r3, [r7, #20]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3718      	adds	r7, #24
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	20001930 	.word	0x20001930
 80081d8:	0800e0a0 	.word	0x0800e0a0
 80081dc:	08008319 	.word	0x08008319
 80081e0:	20001934 	.word	0x20001934

080081e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b08a      	sub	sp, #40	; 0x28
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	60b9      	str	r1, [r7, #8]
 80081ee:	607a      	str	r2, [r7, #4]
 80081f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <xTimerGenericCommand+0x2e>
	__asm volatile
 80081fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	623b      	str	r3, [r7, #32]
}
 800820e:	bf00      	nop
 8008210:	e7fe      	b.n	8008210 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008212:	4b1a      	ldr	r3, [pc, #104]	; (800827c <xTimerGenericCommand+0x98>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d02a      	beq.n	8008270 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	2b05      	cmp	r3, #5
 800822a:	dc18      	bgt.n	800825e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800822c:	f7ff fdb4 	bl	8007d98 <xTaskGetSchedulerState>
 8008230:	4603      	mov	r3, r0
 8008232:	2b02      	cmp	r3, #2
 8008234:	d109      	bne.n	800824a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008236:	4b11      	ldr	r3, [pc, #68]	; (800827c <xTimerGenericCommand+0x98>)
 8008238:	6818      	ldr	r0, [r3, #0]
 800823a:	f107 0110 	add.w	r1, r7, #16
 800823e:	2300      	movs	r3, #0
 8008240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008242:	f7fe f87d 	bl	8006340 <xQueueGenericSend>
 8008246:	6278      	str	r0, [r7, #36]	; 0x24
 8008248:	e012      	b.n	8008270 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800824a:	4b0c      	ldr	r3, [pc, #48]	; (800827c <xTimerGenericCommand+0x98>)
 800824c:	6818      	ldr	r0, [r3, #0]
 800824e:	f107 0110 	add.w	r1, r7, #16
 8008252:	2300      	movs	r3, #0
 8008254:	2200      	movs	r2, #0
 8008256:	f7fe f873 	bl	8006340 <xQueueGenericSend>
 800825a:	6278      	str	r0, [r7, #36]	; 0x24
 800825c:	e008      	b.n	8008270 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800825e:	4b07      	ldr	r3, [pc, #28]	; (800827c <xTimerGenericCommand+0x98>)
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	f107 0110 	add.w	r1, r7, #16
 8008266:	2300      	movs	r3, #0
 8008268:	683a      	ldr	r2, [r7, #0]
 800826a:	f7fe f967 	bl	800653c <xQueueGenericSendFromISR>
 800826e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008272:	4618      	mov	r0, r3
 8008274:	3728      	adds	r7, #40	; 0x28
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop
 800827c:	20001930 	.word	0x20001930

08008280 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b088      	sub	sp, #32
 8008284:	af02      	add	r7, sp, #8
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800828a:	4b22      	ldr	r3, [pc, #136]	; (8008314 <prvProcessExpiredTimer+0x94>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	3304      	adds	r3, #4
 8008298:	4618      	mov	r0, r3
 800829a:	f7fd fe33 	bl	8005f04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082a4:	f003 0304 	and.w	r3, r3, #4
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d022      	beq.n	80082f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	699a      	ldr	r2, [r3, #24]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	18d1      	adds	r1, r2, r3
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	683a      	ldr	r2, [r7, #0]
 80082b8:	6978      	ldr	r0, [r7, #20]
 80082ba:	f000 f8d1 	bl	8008460 <prvInsertTimerInActiveList>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d01f      	beq.n	8008304 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80082c4:	2300      	movs	r3, #0
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	2300      	movs	r3, #0
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	2100      	movs	r1, #0
 80082ce:	6978      	ldr	r0, [r7, #20]
 80082d0:	f7ff ff88 	bl	80081e4 <xTimerGenericCommand>
 80082d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d113      	bne.n	8008304 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80082dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e0:	f383 8811 	msr	BASEPRI, r3
 80082e4:	f3bf 8f6f 	isb	sy
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	60fb      	str	r3, [r7, #12]
}
 80082ee:	bf00      	nop
 80082f0:	e7fe      	b.n	80082f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082f8:	f023 0301 	bic.w	r3, r3, #1
 80082fc:	b2da      	uxtb	r2, r3
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	6a1b      	ldr	r3, [r3, #32]
 8008308:	6978      	ldr	r0, [r7, #20]
 800830a:	4798      	blx	r3
}
 800830c:	bf00      	nop
 800830e:	3718      	adds	r7, #24
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}
 8008314:	20001928 	.word	0x20001928

08008318 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008320:	f107 0308 	add.w	r3, r7, #8
 8008324:	4618      	mov	r0, r3
 8008326:	f000 f857 	bl	80083d8 <prvGetNextExpireTime>
 800832a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	4619      	mov	r1, r3
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 f803 	bl	800833c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008336:	f000 f8d5 	bl	80084e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800833a:	e7f1      	b.n	8008320 <prvTimerTask+0x8>

0800833c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008346:	f7ff f929 	bl	800759c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800834a:	f107 0308 	add.w	r3, r7, #8
 800834e:	4618      	mov	r0, r3
 8008350:	f000 f866 	bl	8008420 <prvSampleTimeNow>
 8008354:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d130      	bne.n	80083be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10a      	bne.n	8008378 <prvProcessTimerOrBlockTask+0x3c>
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	429a      	cmp	r2, r3
 8008368:	d806      	bhi.n	8008378 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800836a:	f7ff f925 	bl	80075b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800836e:	68f9      	ldr	r1, [r7, #12]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7ff ff85 	bl	8008280 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008376:	e024      	b.n	80083c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d008      	beq.n	8008390 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800837e:	4b13      	ldr	r3, [pc, #76]	; (80083cc <prvProcessTimerOrBlockTask+0x90>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <prvProcessTimerOrBlockTask+0x50>
 8008388:	2301      	movs	r3, #1
 800838a:	e000      	b.n	800838e <prvProcessTimerOrBlockTask+0x52>
 800838c:	2300      	movs	r3, #0
 800838e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008390:	4b0f      	ldr	r3, [pc, #60]	; (80083d0 <prvProcessTimerOrBlockTask+0x94>)
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	4619      	mov	r1, r3
 800839e:	f7fe fd63 	bl	8006e68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80083a2:	f7ff f909 	bl	80075b8 <xTaskResumeAll>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d10a      	bne.n	80083c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80083ac:	4b09      	ldr	r3, [pc, #36]	; (80083d4 <prvProcessTimerOrBlockTask+0x98>)
 80083ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	f3bf 8f6f 	isb	sy
}
 80083bc:	e001      	b.n	80083c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80083be:	f7ff f8fb 	bl	80075b8 <xTaskResumeAll>
}
 80083c2:	bf00      	nop
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	2000192c 	.word	0x2000192c
 80083d0:	20001930 	.word	0x20001930
 80083d4:	e000ed04 	.word	0xe000ed04

080083d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80083e0:	4b0e      	ldr	r3, [pc, #56]	; (800841c <prvGetNextExpireTime+0x44>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d101      	bne.n	80083ee <prvGetNextExpireTime+0x16>
 80083ea:	2201      	movs	r2, #1
 80083ec:	e000      	b.n	80083f0 <prvGetNextExpireTime+0x18>
 80083ee:	2200      	movs	r2, #0
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d105      	bne.n	8008408 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80083fc:	4b07      	ldr	r3, [pc, #28]	; (800841c <prvGetNextExpireTime+0x44>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	60fb      	str	r3, [r7, #12]
 8008406:	e001      	b.n	800840c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800840c:	68fb      	ldr	r3, [r7, #12]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	20001928 	.word	0x20001928

08008420 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008428:	f7ff f964 	bl	80076f4 <xTaskGetTickCount>
 800842c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800842e:	4b0b      	ldr	r3, [pc, #44]	; (800845c <prvSampleTimeNow+0x3c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	429a      	cmp	r2, r3
 8008436:	d205      	bcs.n	8008444 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008438:	f000 f936 	bl	80086a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	e002      	b.n	800844a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800844a:	4a04      	ldr	r2, [pc, #16]	; (800845c <prvSampleTimeNow+0x3c>)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008450:	68fb      	ldr	r3, [r7, #12]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
 800845a:	bf00      	nop
 800845c:	20001938 	.word	0x20001938

08008460 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
 800846c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800846e:	2300      	movs	r3, #0
 8008470:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	68ba      	ldr	r2, [r7, #8]
 8008476:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800847e:	68ba      	ldr	r2, [r7, #8]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	429a      	cmp	r2, r3
 8008484:	d812      	bhi.n	80084ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	1ad2      	subs	r2, r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	699b      	ldr	r3, [r3, #24]
 8008490:	429a      	cmp	r2, r3
 8008492:	d302      	bcc.n	800849a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008494:	2301      	movs	r3, #1
 8008496:	617b      	str	r3, [r7, #20]
 8008498:	e01b      	b.n	80084d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800849a:	4b10      	ldr	r3, [pc, #64]	; (80084dc <prvInsertTimerInActiveList+0x7c>)
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	3304      	adds	r3, #4
 80084a2:	4619      	mov	r1, r3
 80084a4:	4610      	mov	r0, r2
 80084a6:	f7fd fcf4 	bl	8005e92 <vListInsert>
 80084aa:	e012      	b.n	80084d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d206      	bcs.n	80084c2 <prvInsertTimerInActiveList+0x62>
 80084b4:	68ba      	ldr	r2, [r7, #8]
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d302      	bcc.n	80084c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80084bc:	2301      	movs	r3, #1
 80084be:	617b      	str	r3, [r7, #20]
 80084c0:	e007      	b.n	80084d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80084c2:	4b07      	ldr	r3, [pc, #28]	; (80084e0 <prvInsertTimerInActiveList+0x80>)
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3304      	adds	r3, #4
 80084ca:	4619      	mov	r1, r3
 80084cc:	4610      	mov	r0, r2
 80084ce:	f7fd fce0 	bl	8005e92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80084d2:	697b      	ldr	r3, [r7, #20]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3718      	adds	r7, #24
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	2000192c 	.word	0x2000192c
 80084e0:	20001928 	.word	0x20001928

080084e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b08e      	sub	sp, #56	; 0x38
 80084e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80084ea:	e0ca      	b.n	8008682 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	da18      	bge.n	8008524 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80084f2:	1d3b      	adds	r3, r7, #4
 80084f4:	3304      	adds	r3, #4
 80084f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80084f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10a      	bne.n	8008514 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	61fb      	str	r3, [r7, #28]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800851a:	6850      	ldr	r0, [r2, #4]
 800851c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800851e:	6892      	ldr	r2, [r2, #8]
 8008520:	4611      	mov	r1, r2
 8008522:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	f2c0 80ab 	blt.w	8008682 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d004      	beq.n	8008542 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800853a:	3304      	adds	r3, #4
 800853c:	4618      	mov	r0, r3
 800853e:	f7fd fce1 	bl	8005f04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008542:	463b      	mov	r3, r7
 8008544:	4618      	mov	r0, r3
 8008546:	f7ff ff6b 	bl	8008420 <prvSampleTimeNow>
 800854a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b09      	cmp	r3, #9
 8008550:	f200 8096 	bhi.w	8008680 <prvProcessReceivedCommands+0x19c>
 8008554:	a201      	add	r2, pc, #4	; (adr r2, 800855c <prvProcessReceivedCommands+0x78>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	08008585 	.word	0x08008585
 8008560:	08008585 	.word	0x08008585
 8008564:	08008585 	.word	0x08008585
 8008568:	080085f9 	.word	0x080085f9
 800856c:	0800860d 	.word	0x0800860d
 8008570:	08008657 	.word	0x08008657
 8008574:	08008585 	.word	0x08008585
 8008578:	08008585 	.word	0x08008585
 800857c:	080085f9 	.word	0x080085f9
 8008580:	0800860d 	.word	0x0800860d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008586:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800858a:	f043 0301 	orr.w	r3, r3, #1
 800858e:	b2da      	uxtb	r2, r3
 8008590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008592:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	18d1      	adds	r1, r2, r3
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085a4:	f7ff ff5c 	bl	8008460 <prvInsertTimerInActiveList>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d069      	beq.n	8008682 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b0:	6a1b      	ldr	r3, [r3, #32]
 80085b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80085b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085bc:	f003 0304 	and.w	r3, r3, #4
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d05e      	beq.n	8008682 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80085c4:	68ba      	ldr	r2, [r7, #8]
 80085c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c8:	699b      	ldr	r3, [r3, #24]
 80085ca:	441a      	add	r2, r3
 80085cc:	2300      	movs	r3, #0
 80085ce:	9300      	str	r3, [sp, #0]
 80085d0:	2300      	movs	r3, #0
 80085d2:	2100      	movs	r1, #0
 80085d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085d6:	f7ff fe05 	bl	80081e4 <xTimerGenericCommand>
 80085da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d14f      	bne.n	8008682 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80085e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	61bb      	str	r3, [r7, #24]
}
 80085f4:	bf00      	nop
 80085f6:	e7fe      	b.n	80085f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085fe:	f023 0301 	bic.w	r3, r3, #1
 8008602:	b2da      	uxtb	r2, r3
 8008604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008606:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800860a:	e03a      	b.n	8008682 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800860c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008612:	f043 0301 	orr.w	r3, r3, #1
 8008616:	b2da      	uxtb	r2, r3
 8008618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008622:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	699b      	ldr	r3, [r3, #24]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10a      	bne.n	8008642 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	617b      	str	r3, [r7, #20]
}
 800863e:	bf00      	nop
 8008640:	e7fe      	b.n	8008640 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008644:	699a      	ldr	r2, [r3, #24]
 8008646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008648:	18d1      	adds	r1, r2, r3
 800864a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800864e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008650:	f7ff ff06 	bl	8008460 <prvInsertTimerInActiveList>
					break;
 8008654:	e015      	b.n	8008682 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008658:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800865c:	f003 0302 	and.w	r3, r3, #2
 8008660:	2b00      	cmp	r3, #0
 8008662:	d103      	bne.n	800866c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008666:	f000 fbdb 	bl	8008e20 <vPortFree>
 800866a:	e00a      	b.n	8008682 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008672:	f023 0301 	bic.w	r3, r3, #1
 8008676:	b2da      	uxtb	r2, r3
 8008678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800867a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800867e:	e000      	b.n	8008682 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8008680:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008682:	4b08      	ldr	r3, [pc, #32]	; (80086a4 <prvProcessReceivedCommands+0x1c0>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	1d39      	adds	r1, r7, #4
 8008688:	2200      	movs	r2, #0
 800868a:	4618      	mov	r0, r3
 800868c:	f7fd fff2 	bl	8006674 <xQueueReceive>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	f47f af2a 	bne.w	80084ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008698:	bf00      	nop
 800869a:	bf00      	nop
 800869c:	3730      	adds	r7, #48	; 0x30
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	20001930 	.word	0x20001930

080086a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b088      	sub	sp, #32
 80086ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80086ae:	e048      	b.n	8008742 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80086b0:	4b2d      	ldr	r3, [pc, #180]	; (8008768 <prvSwitchTimerLists+0xc0>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086ba:	4b2b      	ldr	r3, [pc, #172]	; (8008768 <prvSwitchTimerLists+0xc0>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3304      	adds	r3, #4
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7fd fc1b 	bl	8005f04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	6a1b      	ldr	r3, [r3, #32]
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80086dc:	f003 0304 	and.w	r3, r3, #4
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d02e      	beq.n	8008742 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	699b      	ldr	r3, [r3, #24]
 80086e8:	693a      	ldr	r2, [r7, #16]
 80086ea:	4413      	add	r3, r2
 80086ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d90e      	bls.n	8008714 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008702:	4b19      	ldr	r3, [pc, #100]	; (8008768 <prvSwitchTimerLists+0xc0>)
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	3304      	adds	r3, #4
 800870a:	4619      	mov	r1, r3
 800870c:	4610      	mov	r0, r2
 800870e:	f7fd fbc0 	bl	8005e92 <vListInsert>
 8008712:	e016      	b.n	8008742 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008714:	2300      	movs	r3, #0
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	2300      	movs	r3, #0
 800871a:	693a      	ldr	r2, [r7, #16]
 800871c:	2100      	movs	r1, #0
 800871e:	68f8      	ldr	r0, [r7, #12]
 8008720:	f7ff fd60 	bl	80081e4 <xTimerGenericCommand>
 8008724:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d10a      	bne.n	8008742 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800872c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	603b      	str	r3, [r7, #0]
}
 800873e:	bf00      	nop
 8008740:	e7fe      	b.n	8008740 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008742:	4b09      	ldr	r3, [pc, #36]	; (8008768 <prvSwitchTimerLists+0xc0>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1b1      	bne.n	80086b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800874c:	4b06      	ldr	r3, [pc, #24]	; (8008768 <prvSwitchTimerLists+0xc0>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008752:	4b06      	ldr	r3, [pc, #24]	; (800876c <prvSwitchTimerLists+0xc4>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a04      	ldr	r2, [pc, #16]	; (8008768 <prvSwitchTimerLists+0xc0>)
 8008758:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800875a:	4a04      	ldr	r2, [pc, #16]	; (800876c <prvSwitchTimerLists+0xc4>)
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	6013      	str	r3, [r2, #0]
}
 8008760:	bf00      	nop
 8008762:	3718      	adds	r7, #24
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}
 8008768:	20001928 	.word	0x20001928
 800876c:	2000192c 	.word	0x2000192c

08008770 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008776:	f000 f965 	bl	8008a44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800877a:	4b15      	ldr	r3, [pc, #84]	; (80087d0 <prvCheckForValidListAndQueue+0x60>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d120      	bne.n	80087c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008782:	4814      	ldr	r0, [pc, #80]	; (80087d4 <prvCheckForValidListAndQueue+0x64>)
 8008784:	f7fd fb34 	bl	8005df0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008788:	4813      	ldr	r0, [pc, #76]	; (80087d8 <prvCheckForValidListAndQueue+0x68>)
 800878a:	f7fd fb31 	bl	8005df0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800878e:	4b13      	ldr	r3, [pc, #76]	; (80087dc <prvCheckForValidListAndQueue+0x6c>)
 8008790:	4a10      	ldr	r2, [pc, #64]	; (80087d4 <prvCheckForValidListAndQueue+0x64>)
 8008792:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008794:	4b12      	ldr	r3, [pc, #72]	; (80087e0 <prvCheckForValidListAndQueue+0x70>)
 8008796:	4a10      	ldr	r2, [pc, #64]	; (80087d8 <prvCheckForValidListAndQueue+0x68>)
 8008798:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800879a:	2300      	movs	r3, #0
 800879c:	9300      	str	r3, [sp, #0]
 800879e:	4b11      	ldr	r3, [pc, #68]	; (80087e4 <prvCheckForValidListAndQueue+0x74>)
 80087a0:	4a11      	ldr	r2, [pc, #68]	; (80087e8 <prvCheckForValidListAndQueue+0x78>)
 80087a2:	2110      	movs	r1, #16
 80087a4:	200a      	movs	r0, #10
 80087a6:	f7fd fc3f 	bl	8006028 <xQueueGenericCreateStatic>
 80087aa:	4603      	mov	r3, r0
 80087ac:	4a08      	ldr	r2, [pc, #32]	; (80087d0 <prvCheckForValidListAndQueue+0x60>)
 80087ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80087b0:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <prvCheckForValidListAndQueue+0x60>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d005      	beq.n	80087c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80087b8:	4b05      	ldr	r3, [pc, #20]	; (80087d0 <prvCheckForValidListAndQueue+0x60>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	490b      	ldr	r1, [pc, #44]	; (80087ec <prvCheckForValidListAndQueue+0x7c>)
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fe fb28 	bl	8006e14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80087c4:	f000 f96e 	bl	8008aa4 <vPortExitCritical>
}
 80087c8:	bf00      	nop
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20001930 	.word	0x20001930
 80087d4:	20001900 	.word	0x20001900
 80087d8:	20001914 	.word	0x20001914
 80087dc:	20001928 	.word	0x20001928
 80087e0:	2000192c 	.word	0x2000192c
 80087e4:	200019dc 	.word	0x200019dc
 80087e8:	2000193c 	.word	0x2000193c
 80087ec:	0800e0a8 	.word	0x0800e0a8

080087f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	60b9      	str	r1, [r7, #8]
 80087fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	3b04      	subs	r3, #4
 8008800:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008808:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	3b04      	subs	r3, #4
 800880e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	f023 0201 	bic.w	r2, r3, #1
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	3b04      	subs	r3, #4
 800881e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008820:	4a0c      	ldr	r2, [pc, #48]	; (8008854 <pxPortInitialiseStack+0x64>)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	3b14      	subs	r3, #20
 800882a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3b04      	subs	r3, #4
 8008836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f06f 0202 	mvn.w	r2, #2
 800883e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	3b20      	subs	r3, #32
 8008844:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008846:	68fb      	ldr	r3, [r7, #12]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	08008859 	.word	0x08008859

08008858 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800885e:	2300      	movs	r3, #0
 8008860:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008862:	4b12      	ldr	r3, [pc, #72]	; (80088ac <prvTaskExitError+0x54>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800886a:	d00a      	beq.n	8008882 <prvTaskExitError+0x2a>
	__asm volatile
 800886c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	60fb      	str	r3, [r7, #12]
}
 800887e:	bf00      	nop
 8008880:	e7fe      	b.n	8008880 <prvTaskExitError+0x28>
	__asm volatile
 8008882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008886:	f383 8811 	msr	BASEPRI, r3
 800888a:	f3bf 8f6f 	isb	sy
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	60bb      	str	r3, [r7, #8]
}
 8008894:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008896:	bf00      	nop
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d0fc      	beq.n	8008898 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr
 80088ac:	2000002c 	.word	0x2000002c

080088b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80088b0:	4b07      	ldr	r3, [pc, #28]	; (80088d0 <pxCurrentTCBConst2>)
 80088b2:	6819      	ldr	r1, [r3, #0]
 80088b4:	6808      	ldr	r0, [r1, #0]
 80088b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ba:	f380 8809 	msr	PSP, r0
 80088be:	f3bf 8f6f 	isb	sy
 80088c2:	f04f 0000 	mov.w	r0, #0
 80088c6:	f380 8811 	msr	BASEPRI, r0
 80088ca:	4770      	bx	lr
 80088cc:	f3af 8000 	nop.w

080088d0 <pxCurrentTCBConst2>:
 80088d0:	20001400 	.word	0x20001400
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80088d4:	bf00      	nop
 80088d6:	bf00      	nop

080088d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80088d8:	4808      	ldr	r0, [pc, #32]	; (80088fc <prvPortStartFirstTask+0x24>)
 80088da:	6800      	ldr	r0, [r0, #0]
 80088dc:	6800      	ldr	r0, [r0, #0]
 80088de:	f380 8808 	msr	MSP, r0
 80088e2:	f04f 0000 	mov.w	r0, #0
 80088e6:	f380 8814 	msr	CONTROL, r0
 80088ea:	b662      	cpsie	i
 80088ec:	b661      	cpsie	f
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	df00      	svc	0
 80088f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80088fa:	bf00      	nop
 80088fc:	e000ed08 	.word	0xe000ed08

08008900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b086      	sub	sp, #24
 8008904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008906:	4b46      	ldr	r3, [pc, #280]	; (8008a20 <xPortStartScheduler+0x120>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a46      	ldr	r2, [pc, #280]	; (8008a24 <xPortStartScheduler+0x124>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d10a      	bne.n	8008926 <xPortStartScheduler+0x26>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	613b      	str	r3, [r7, #16]
}
 8008922:	bf00      	nop
 8008924:	e7fe      	b.n	8008924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008926:	4b3e      	ldr	r3, [pc, #248]	; (8008a20 <xPortStartScheduler+0x120>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a3f      	ldr	r2, [pc, #252]	; (8008a28 <xPortStartScheduler+0x128>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d10a      	bne.n	8008946 <xPortStartScheduler+0x46>
	__asm volatile
 8008930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008934:	f383 8811 	msr	BASEPRI, r3
 8008938:	f3bf 8f6f 	isb	sy
 800893c:	f3bf 8f4f 	dsb	sy
 8008940:	60fb      	str	r3, [r7, #12]
}
 8008942:	bf00      	nop
 8008944:	e7fe      	b.n	8008944 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008946:	4b39      	ldr	r3, [pc, #228]	; (8008a2c <xPortStartScheduler+0x12c>)
 8008948:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	b2db      	uxtb	r3, r3
 8008950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	22ff      	movs	r2, #255	; 0xff
 8008956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	b2db      	uxtb	r3, r3
 800895e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008960:	78fb      	ldrb	r3, [r7, #3]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008968:	b2da      	uxtb	r2, r3
 800896a:	4b31      	ldr	r3, [pc, #196]	; (8008a30 <xPortStartScheduler+0x130>)
 800896c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800896e:	4b31      	ldr	r3, [pc, #196]	; (8008a34 <xPortStartScheduler+0x134>)
 8008970:	2207      	movs	r2, #7
 8008972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008974:	e009      	b.n	800898a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008976:	4b2f      	ldr	r3, [pc, #188]	; (8008a34 <xPortStartScheduler+0x134>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	3b01      	subs	r3, #1
 800897c:	4a2d      	ldr	r2, [pc, #180]	; (8008a34 <xPortStartScheduler+0x134>)
 800897e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008980:	78fb      	ldrb	r3, [r7, #3]
 8008982:	b2db      	uxtb	r3, r3
 8008984:	005b      	lsls	r3, r3, #1
 8008986:	b2db      	uxtb	r3, r3
 8008988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800898a:	78fb      	ldrb	r3, [r7, #3]
 800898c:	b2db      	uxtb	r3, r3
 800898e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008992:	2b80      	cmp	r3, #128	; 0x80
 8008994:	d0ef      	beq.n	8008976 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008996:	4b27      	ldr	r3, [pc, #156]	; (8008a34 <xPortStartScheduler+0x134>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f1c3 0307 	rsb	r3, r3, #7
 800899e:	2b04      	cmp	r3, #4
 80089a0:	d00a      	beq.n	80089b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80089a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	60bb      	str	r3, [r7, #8]
}
 80089b4:	bf00      	nop
 80089b6:	e7fe      	b.n	80089b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80089b8:	4b1e      	ldr	r3, [pc, #120]	; (8008a34 <xPortStartScheduler+0x134>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	021b      	lsls	r3, r3, #8
 80089be:	4a1d      	ldr	r2, [pc, #116]	; (8008a34 <xPortStartScheduler+0x134>)
 80089c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80089c2:	4b1c      	ldr	r3, [pc, #112]	; (8008a34 <xPortStartScheduler+0x134>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80089ca:	4a1a      	ldr	r2, [pc, #104]	; (8008a34 <xPortStartScheduler+0x134>)
 80089cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80089d6:	4b18      	ldr	r3, [pc, #96]	; (8008a38 <xPortStartScheduler+0x138>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a17      	ldr	r2, [pc, #92]	; (8008a38 <xPortStartScheduler+0x138>)
 80089dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80089e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80089e2:	4b15      	ldr	r3, [pc, #84]	; (8008a38 <xPortStartScheduler+0x138>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a14      	ldr	r2, [pc, #80]	; (8008a38 <xPortStartScheduler+0x138>)
 80089e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80089ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80089ee:	f000 f8dd 	bl	8008bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80089f2:	4b12      	ldr	r3, [pc, #72]	; (8008a3c <xPortStartScheduler+0x13c>)
 80089f4:	2200      	movs	r2, #0
 80089f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80089f8:	f000 f8fc 	bl	8008bf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80089fc:	4b10      	ldr	r3, [pc, #64]	; (8008a40 <xPortStartScheduler+0x140>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a0f      	ldr	r2, [pc, #60]	; (8008a40 <xPortStartScheduler+0x140>)
 8008a02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008a06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a08:	f7ff ff66 	bl	80088d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a0c:	f7fe ff3c 	bl	8007888 <vTaskSwitchContext>
	prvTaskExitError();
 8008a10:	f7ff ff22 	bl	8008858 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3718      	adds	r7, #24
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	e000ed00 	.word	0xe000ed00
 8008a24:	410fc271 	.word	0x410fc271
 8008a28:	410fc270 	.word	0x410fc270
 8008a2c:	e000e400 	.word	0xe000e400
 8008a30:	20001a2c 	.word	0x20001a2c
 8008a34:	20001a30 	.word	0x20001a30
 8008a38:	e000ed20 	.word	0xe000ed20
 8008a3c:	2000002c 	.word	0x2000002c
 8008a40:	e000ef34 	.word	0xe000ef34

08008a44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
	__asm volatile
 8008a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a4e:	f383 8811 	msr	BASEPRI, r3
 8008a52:	f3bf 8f6f 	isb	sy
 8008a56:	f3bf 8f4f 	dsb	sy
 8008a5a:	607b      	str	r3, [r7, #4]
}
 8008a5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a5e:	4b0f      	ldr	r3, [pc, #60]	; (8008a9c <vPortEnterCritical+0x58>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3301      	adds	r3, #1
 8008a64:	4a0d      	ldr	r2, [pc, #52]	; (8008a9c <vPortEnterCritical+0x58>)
 8008a66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a68:	4b0c      	ldr	r3, [pc, #48]	; (8008a9c <vPortEnterCritical+0x58>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d10f      	bne.n	8008a90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a70:	4b0b      	ldr	r3, [pc, #44]	; (8008aa0 <vPortEnterCritical+0x5c>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00a      	beq.n	8008a90 <vPortEnterCritical+0x4c>
	__asm volatile
 8008a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	603b      	str	r3, [r7, #0]
}
 8008a8c:	bf00      	nop
 8008a8e:	e7fe      	b.n	8008a8e <vPortEnterCritical+0x4a>
	}
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	2000002c 	.word	0x2000002c
 8008aa0:	e000ed04 	.word	0xe000ed04

08008aa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008aaa:	4b12      	ldr	r3, [pc, #72]	; (8008af4 <vPortExitCritical+0x50>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10a      	bne.n	8008ac8 <vPortExitCritical+0x24>
	__asm volatile
 8008ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab6:	f383 8811 	msr	BASEPRI, r3
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	607b      	str	r3, [r7, #4]
}
 8008ac4:	bf00      	nop
 8008ac6:	e7fe      	b.n	8008ac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <vPortExitCritical+0x50>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	3b01      	subs	r3, #1
 8008ace:	4a09      	ldr	r2, [pc, #36]	; (8008af4 <vPortExitCritical+0x50>)
 8008ad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ad2:	4b08      	ldr	r3, [pc, #32]	; (8008af4 <vPortExitCritical+0x50>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d105      	bne.n	8008ae6 <vPortExitCritical+0x42>
 8008ada:	2300      	movs	r3, #0
 8008adc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	f383 8811 	msr	BASEPRI, r3
}
 8008ae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008ae6:	bf00      	nop
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	2000002c 	.word	0x2000002c
	...

08008b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b00:	f3ef 8009 	mrs	r0, PSP
 8008b04:	f3bf 8f6f 	isb	sy
 8008b08:	4b15      	ldr	r3, [pc, #84]	; (8008b60 <pxCurrentTCBConst>)
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	f01e 0f10 	tst.w	lr, #16
 8008b10:	bf08      	it	eq
 8008b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b1a:	6010      	str	r0, [r2, #0]
 8008b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008b24:	f380 8811 	msr	BASEPRI, r0
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f7fe feaa 	bl	8007888 <vTaskSwitchContext>
 8008b34:	f04f 0000 	mov.w	r0, #0
 8008b38:	f380 8811 	msr	BASEPRI, r0
 8008b3c:	bc09      	pop	{r0, r3}
 8008b3e:	6819      	ldr	r1, [r3, #0]
 8008b40:	6808      	ldr	r0, [r1, #0]
 8008b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b46:	f01e 0f10 	tst.w	lr, #16
 8008b4a:	bf08      	it	eq
 8008b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008b50:	f380 8809 	msr	PSP, r0
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	f3af 8000 	nop.w

08008b60 <pxCurrentTCBConst>:
 8008b60:	20001400 	.word	0x20001400
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop

08008b68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b72:	f383 8811 	msr	BASEPRI, r3
 8008b76:	f3bf 8f6f 	isb	sy
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	607b      	str	r3, [r7, #4]
}
 8008b80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b82:	f7fe fdc7 	bl	8007714 <xTaskIncrementTick>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d003      	beq.n	8008b94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b8c:	4b06      	ldr	r3, [pc, #24]	; (8008ba8 <xPortSysTickHandler+0x40>)
 8008b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b92:	601a      	str	r2, [r3, #0]
 8008b94:	2300      	movs	r3, #0
 8008b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	f383 8811 	msr	BASEPRI, r3
}
 8008b9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ba0:	bf00      	nop
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	e000ed04 	.word	0xe000ed04

08008bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008bac:	b480      	push	{r7}
 8008bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008bb0:	4b0b      	ldr	r3, [pc, #44]	; (8008be0 <vPortSetupTimerInterrupt+0x34>)
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008bb6:	4b0b      	ldr	r3, [pc, #44]	; (8008be4 <vPortSetupTimerInterrupt+0x38>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008bbc:	4b0a      	ldr	r3, [pc, #40]	; (8008be8 <vPortSetupTimerInterrupt+0x3c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a0a      	ldr	r2, [pc, #40]	; (8008bec <vPortSetupTimerInterrupt+0x40>)
 8008bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8008bc6:	099b      	lsrs	r3, r3, #6
 8008bc8:	4a09      	ldr	r2, [pc, #36]	; (8008bf0 <vPortSetupTimerInterrupt+0x44>)
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008bce:	4b04      	ldr	r3, [pc, #16]	; (8008be0 <vPortSetupTimerInterrupt+0x34>)
 8008bd0:	2207      	movs	r2, #7
 8008bd2:	601a      	str	r2, [r3, #0]
}
 8008bd4:	bf00      	nop
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop
 8008be0:	e000e010 	.word	0xe000e010
 8008be4:	e000e018 	.word	0xe000e018
 8008be8:	20000020 	.word	0x20000020
 8008bec:	10624dd3 	.word	0x10624dd3
 8008bf0:	e000e014 	.word	0xe000e014

08008bf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008bf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008c04 <vPortEnableVFP+0x10>
 8008bf8:	6801      	ldr	r1, [r0, #0]
 8008bfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008bfe:	6001      	str	r1, [r0, #0]
 8008c00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c02:	bf00      	nop
 8008c04:	e000ed88 	.word	0xe000ed88

08008c08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008c0e:	f3ef 8305 	mrs	r3, IPSR
 8008c12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2b0f      	cmp	r3, #15
 8008c18:	d914      	bls.n	8008c44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008c1a:	4a17      	ldr	r2, [pc, #92]	; (8008c78 <vPortValidateInterruptPriority+0x70>)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4413      	add	r3, r2
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008c24:	4b15      	ldr	r3, [pc, #84]	; (8008c7c <vPortValidateInterruptPriority+0x74>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	7afa      	ldrb	r2, [r7, #11]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d20a      	bcs.n	8008c44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c32:	f383 8811 	msr	BASEPRI, r3
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	f3bf 8f4f 	dsb	sy
 8008c3e:	607b      	str	r3, [r7, #4]
}
 8008c40:	bf00      	nop
 8008c42:	e7fe      	b.n	8008c42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008c44:	4b0e      	ldr	r3, [pc, #56]	; (8008c80 <vPortValidateInterruptPriority+0x78>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008c4c:	4b0d      	ldr	r3, [pc, #52]	; (8008c84 <vPortValidateInterruptPriority+0x7c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d90a      	bls.n	8008c6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c58:	f383 8811 	msr	BASEPRI, r3
 8008c5c:	f3bf 8f6f 	isb	sy
 8008c60:	f3bf 8f4f 	dsb	sy
 8008c64:	603b      	str	r3, [r7, #0]
}
 8008c66:	bf00      	nop
 8008c68:	e7fe      	b.n	8008c68 <vPortValidateInterruptPriority+0x60>
	}
 8008c6a:	bf00      	nop
 8008c6c:	3714      	adds	r7, #20
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	e000e3f0 	.word	0xe000e3f0
 8008c7c:	20001a2c 	.word	0x20001a2c
 8008c80:	e000ed0c 	.word	0xe000ed0c
 8008c84:	20001a30 	.word	0x20001a30

08008c88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b08a      	sub	sp, #40	; 0x28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c90:	2300      	movs	r3, #0
 8008c92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c94:	f7fe fc82 	bl	800759c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008c98:	4b5b      	ldr	r3, [pc, #364]	; (8008e08 <pvPortMalloc+0x180>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d101      	bne.n	8008ca4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ca0:	f000 f920 	bl	8008ee4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ca4:	4b59      	ldr	r3, [pc, #356]	; (8008e0c <pvPortMalloc+0x184>)
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4013      	ands	r3, r2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f040 8093 	bne.w	8008dd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d01d      	beq.n	8008cf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008cb8:	2208      	movs	r2, #8
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f003 0307 	and.w	r3, r3, #7
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d014      	beq.n	8008cf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f023 0307 	bic.w	r3, r3, #7
 8008cd0:	3308      	adds	r3, #8
 8008cd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f003 0307 	and.w	r3, r3, #7
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00a      	beq.n	8008cf4 <pvPortMalloc+0x6c>
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	617b      	str	r3, [r7, #20]
}
 8008cf0:	bf00      	nop
 8008cf2:	e7fe      	b.n	8008cf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d06e      	beq.n	8008dd8 <pvPortMalloc+0x150>
 8008cfa:	4b45      	ldr	r3, [pc, #276]	; (8008e10 <pvPortMalloc+0x188>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d869      	bhi.n	8008dd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d04:	4b43      	ldr	r3, [pc, #268]	; (8008e14 <pvPortMalloc+0x18c>)
 8008d06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d08:	4b42      	ldr	r3, [pc, #264]	; (8008e14 <pvPortMalloc+0x18c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d0e:	e004      	b.n	8008d1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d903      	bls.n	8008d2c <pvPortMalloc+0xa4>
 8008d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1f1      	bne.n	8008d10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d2c:	4b36      	ldr	r3, [pc, #216]	; (8008e08 <pvPortMalloc+0x180>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d050      	beq.n	8008dd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d36:	6a3b      	ldr	r3, [r7, #32]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	2208      	movs	r2, #8
 8008d3c:	4413      	add	r3, r2
 8008d3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	6a3b      	ldr	r3, [r7, #32]
 8008d46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	1ad2      	subs	r2, r2, r3
 8008d50:	2308      	movs	r3, #8
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d91f      	bls.n	8008d98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4413      	add	r3, r2
 8008d5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	f003 0307 	and.w	r3, r3, #7
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d00a      	beq.n	8008d80 <pvPortMalloc+0xf8>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	613b      	str	r3, [r7, #16]
}
 8008d7c:	bf00      	nop
 8008d7e:	e7fe      	b.n	8008d7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	1ad2      	subs	r2, r2, r3
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d92:	69b8      	ldr	r0, [r7, #24]
 8008d94:	f000 f908 	bl	8008fa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d98:	4b1d      	ldr	r3, [pc, #116]	; (8008e10 <pvPortMalloc+0x188>)
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	4a1b      	ldr	r2, [pc, #108]	; (8008e10 <pvPortMalloc+0x188>)
 8008da4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008da6:	4b1a      	ldr	r3, [pc, #104]	; (8008e10 <pvPortMalloc+0x188>)
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	4b1b      	ldr	r3, [pc, #108]	; (8008e18 <pvPortMalloc+0x190>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d203      	bcs.n	8008dba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008db2:	4b17      	ldr	r3, [pc, #92]	; (8008e10 <pvPortMalloc+0x188>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a18      	ldr	r2, [pc, #96]	; (8008e18 <pvPortMalloc+0x190>)
 8008db8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	4b13      	ldr	r3, [pc, #76]	; (8008e0c <pvPortMalloc+0x184>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	431a      	orrs	r2, r3
 8008dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dca:	2200      	movs	r2, #0
 8008dcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008dce:	4b13      	ldr	r3, [pc, #76]	; (8008e1c <pvPortMalloc+0x194>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	4a11      	ldr	r2, [pc, #68]	; (8008e1c <pvPortMalloc+0x194>)
 8008dd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008dd8:	f7fe fbee 	bl	80075b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	f003 0307 	and.w	r3, r3, #7
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00a      	beq.n	8008dfc <pvPortMalloc+0x174>
	__asm volatile
 8008de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dea:	f383 8811 	msr	BASEPRI, r3
 8008dee:	f3bf 8f6f 	isb	sy
 8008df2:	f3bf 8f4f 	dsb	sy
 8008df6:	60fb      	str	r3, [r7, #12]
}
 8008df8:	bf00      	nop
 8008dfa:	e7fe      	b.n	8008dfa <pvPortMalloc+0x172>
	return pvReturn;
 8008dfc:	69fb      	ldr	r3, [r7, #28]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3728      	adds	r7, #40	; 0x28
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	2000414c 	.word	0x2000414c
 8008e0c:	20004160 	.word	0x20004160
 8008e10:	20004150 	.word	0x20004150
 8008e14:	20004144 	.word	0x20004144
 8008e18:	20004154 	.word	0x20004154
 8008e1c:	20004158 	.word	0x20004158

08008e20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b086      	sub	sp, #24
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d04d      	beq.n	8008ece <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e32:	2308      	movs	r3, #8
 8008e34:	425b      	negs	r3, r3
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	4413      	add	r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e40:	693b      	ldr	r3, [r7, #16]
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	4b24      	ldr	r3, [pc, #144]	; (8008ed8 <vPortFree+0xb8>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4013      	ands	r3, r2
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10a      	bne.n	8008e64 <vPortFree+0x44>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	60fb      	str	r3, [r7, #12]
}
 8008e60:	bf00      	nop
 8008e62:	e7fe      	b.n	8008e62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d00a      	beq.n	8008e82 <vPortFree+0x62>
	__asm volatile
 8008e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e70:	f383 8811 	msr	BASEPRI, r3
 8008e74:	f3bf 8f6f 	isb	sy
 8008e78:	f3bf 8f4f 	dsb	sy
 8008e7c:	60bb      	str	r3, [r7, #8]
}
 8008e7e:	bf00      	nop
 8008e80:	e7fe      	b.n	8008e80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	685a      	ldr	r2, [r3, #4]
 8008e86:	4b14      	ldr	r3, [pc, #80]	; (8008ed8 <vPortFree+0xb8>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d01e      	beq.n	8008ece <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d11a      	bne.n	8008ece <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	4b0e      	ldr	r3, [pc, #56]	; (8008ed8 <vPortFree+0xb8>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	43db      	mvns	r3, r3
 8008ea2:	401a      	ands	r2, r3
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ea8:	f7fe fb78 	bl	800759c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	685a      	ldr	r2, [r3, #4]
 8008eb0:	4b0a      	ldr	r3, [pc, #40]	; (8008edc <vPortFree+0xbc>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	4a09      	ldr	r2, [pc, #36]	; (8008edc <vPortFree+0xbc>)
 8008eb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008eba:	6938      	ldr	r0, [r7, #16]
 8008ebc:	f000 f874 	bl	8008fa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ec0:	4b07      	ldr	r3, [pc, #28]	; (8008ee0 <vPortFree+0xc0>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	4a06      	ldr	r2, [pc, #24]	; (8008ee0 <vPortFree+0xc0>)
 8008ec8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008eca:	f7fe fb75 	bl	80075b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ece:	bf00      	nop
 8008ed0:	3718      	adds	r7, #24
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	20004160 	.word	0x20004160
 8008edc:	20004150 	.word	0x20004150
 8008ee0:	2000415c 	.word	0x2000415c

08008ee4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008eea:	f242 7310 	movw	r3, #10000	; 0x2710
 8008eee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008ef0:	4b27      	ldr	r3, [pc, #156]	; (8008f90 <prvHeapInit+0xac>)
 8008ef2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f003 0307 	and.w	r3, r3, #7
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d00c      	beq.n	8008f18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3307      	adds	r3, #7
 8008f02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f023 0307 	bic.w	r3, r3, #7
 8008f0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	1ad3      	subs	r3, r2, r3
 8008f12:	4a1f      	ldr	r2, [pc, #124]	; (8008f90 <prvHeapInit+0xac>)
 8008f14:	4413      	add	r3, r2
 8008f16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f1c:	4a1d      	ldr	r2, [pc, #116]	; (8008f94 <prvHeapInit+0xb0>)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f22:	4b1c      	ldr	r3, [pc, #112]	; (8008f94 <prvHeapInit+0xb0>)
 8008f24:	2200      	movs	r2, #0
 8008f26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f30:	2208      	movs	r2, #8
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	1a9b      	subs	r3, r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f023 0307 	bic.w	r3, r3, #7
 8008f3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	4a15      	ldr	r2, [pc, #84]	; (8008f98 <prvHeapInit+0xb4>)
 8008f44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f46:	4b14      	ldr	r3, [pc, #80]	; (8008f98 <prvHeapInit+0xb4>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f4e:	4b12      	ldr	r3, [pc, #72]	; (8008f98 <prvHeapInit+0xb4>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	2200      	movs	r2, #0
 8008f54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	1ad2      	subs	r2, r2, r3
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f64:	4b0c      	ldr	r3, [pc, #48]	; (8008f98 <prvHeapInit+0xb4>)
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	4a0a      	ldr	r2, [pc, #40]	; (8008f9c <prvHeapInit+0xb8>)
 8008f72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	4a09      	ldr	r2, [pc, #36]	; (8008fa0 <prvHeapInit+0xbc>)
 8008f7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f7c:	4b09      	ldr	r3, [pc, #36]	; (8008fa4 <prvHeapInit+0xc0>)
 8008f7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008f82:	601a      	str	r2, [r3, #0]
}
 8008f84:	bf00      	nop
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr
 8008f90:	20001a34 	.word	0x20001a34
 8008f94:	20004144 	.word	0x20004144
 8008f98:	2000414c 	.word	0x2000414c
 8008f9c:	20004154 	.word	0x20004154
 8008fa0:	20004150 	.word	0x20004150
 8008fa4:	20004160 	.word	0x20004160

08008fa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008fb0:	4b28      	ldr	r3, [pc, #160]	; (8009054 <prvInsertBlockIntoFreeList+0xac>)
 8008fb2:	60fb      	str	r3, [r7, #12]
 8008fb4:	e002      	b.n	8008fbc <prvInsertBlockIntoFreeList+0x14>
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	60fb      	str	r3, [r7, #12]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d8f7      	bhi.n	8008fb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	68ba      	ldr	r2, [r7, #8]
 8008fd0:	4413      	add	r3, r2
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d108      	bne.n	8008fea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	441a      	add	r2, r3
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	68ba      	ldr	r2, [r7, #8]
 8008ff4:	441a      	add	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d118      	bne.n	8009030 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	4b15      	ldr	r3, [pc, #84]	; (8009058 <prvInsertBlockIntoFreeList+0xb0>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	429a      	cmp	r2, r3
 8009008:	d00d      	beq.n	8009026 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	441a      	add	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	601a      	str	r2, [r3, #0]
 8009024:	e008      	b.n	8009038 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009026:	4b0c      	ldr	r3, [pc, #48]	; (8009058 <prvInsertBlockIntoFreeList+0xb0>)
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	e003      	b.n	8009038 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	429a      	cmp	r2, r3
 800903e:	d002      	beq.n	8009046 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009046:	bf00      	nop
 8009048:	3714      	adds	r7, #20
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr
 8009052:	bf00      	nop
 8009054:	20004144 	.word	0x20004144
 8009058:	2000414c 	.word	0x2000414c

0800905c <std>:
 800905c:	2300      	movs	r3, #0
 800905e:	b510      	push	{r4, lr}
 8009060:	4604      	mov	r4, r0
 8009062:	e9c0 3300 	strd	r3, r3, [r0]
 8009066:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800906a:	6083      	str	r3, [r0, #8]
 800906c:	8181      	strh	r1, [r0, #12]
 800906e:	6643      	str	r3, [r0, #100]	; 0x64
 8009070:	81c2      	strh	r2, [r0, #14]
 8009072:	6183      	str	r3, [r0, #24]
 8009074:	4619      	mov	r1, r3
 8009076:	2208      	movs	r2, #8
 8009078:	305c      	adds	r0, #92	; 0x5c
 800907a:	f000 f902 	bl	8009282 <memset>
 800907e:	4b05      	ldr	r3, [pc, #20]	; (8009094 <std+0x38>)
 8009080:	6223      	str	r3, [r4, #32]
 8009082:	4b05      	ldr	r3, [pc, #20]	; (8009098 <std+0x3c>)
 8009084:	6263      	str	r3, [r4, #36]	; 0x24
 8009086:	4b05      	ldr	r3, [pc, #20]	; (800909c <std+0x40>)
 8009088:	62a3      	str	r3, [r4, #40]	; 0x28
 800908a:	4b05      	ldr	r3, [pc, #20]	; (80090a0 <std+0x44>)
 800908c:	61e4      	str	r4, [r4, #28]
 800908e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009090:	bd10      	pop	{r4, pc}
 8009092:	bf00      	nop
 8009094:	080091fd 	.word	0x080091fd
 8009098:	0800921f 	.word	0x0800921f
 800909c:	08009257 	.word	0x08009257
 80090a0:	0800927b 	.word	0x0800927b

080090a4 <stdio_exit_handler>:
 80090a4:	4a02      	ldr	r2, [pc, #8]	; (80090b0 <stdio_exit_handler+0xc>)
 80090a6:	4903      	ldr	r1, [pc, #12]	; (80090b4 <stdio_exit_handler+0x10>)
 80090a8:	4803      	ldr	r0, [pc, #12]	; (80090b8 <stdio_exit_handler+0x14>)
 80090aa:	f000 b869 	b.w	8009180 <_fwalk_sglue>
 80090ae:	bf00      	nop
 80090b0:	20000030 	.word	0x20000030
 80090b4:	0800aea5 	.word	0x0800aea5
 80090b8:	20000040 	.word	0x20000040

080090bc <cleanup_stdio>:
 80090bc:	6841      	ldr	r1, [r0, #4]
 80090be:	4b0c      	ldr	r3, [pc, #48]	; (80090f0 <cleanup_stdio+0x34>)
 80090c0:	4299      	cmp	r1, r3
 80090c2:	b510      	push	{r4, lr}
 80090c4:	4604      	mov	r4, r0
 80090c6:	d001      	beq.n	80090cc <cleanup_stdio+0x10>
 80090c8:	f001 feec 	bl	800aea4 <_fclose_r>
 80090cc:	68a1      	ldr	r1, [r4, #8]
 80090ce:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <cleanup_stdio+0x38>)
 80090d0:	4299      	cmp	r1, r3
 80090d2:	d002      	beq.n	80090da <cleanup_stdio+0x1e>
 80090d4:	4620      	mov	r0, r4
 80090d6:	f001 fee5 	bl	800aea4 <_fclose_r>
 80090da:	68e1      	ldr	r1, [r4, #12]
 80090dc:	4b06      	ldr	r3, [pc, #24]	; (80090f8 <cleanup_stdio+0x3c>)
 80090de:	4299      	cmp	r1, r3
 80090e0:	d004      	beq.n	80090ec <cleanup_stdio+0x30>
 80090e2:	4620      	mov	r0, r4
 80090e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090e8:	f001 bedc 	b.w	800aea4 <_fclose_r>
 80090ec:	bd10      	pop	{r4, pc}
 80090ee:	bf00      	nop
 80090f0:	20004164 	.word	0x20004164
 80090f4:	200041cc 	.word	0x200041cc
 80090f8:	20004234 	.word	0x20004234

080090fc <global_stdio_init.part.0>:
 80090fc:	b510      	push	{r4, lr}
 80090fe:	4b0b      	ldr	r3, [pc, #44]	; (800912c <global_stdio_init.part.0+0x30>)
 8009100:	4c0b      	ldr	r4, [pc, #44]	; (8009130 <global_stdio_init.part.0+0x34>)
 8009102:	4a0c      	ldr	r2, [pc, #48]	; (8009134 <global_stdio_init.part.0+0x38>)
 8009104:	601a      	str	r2, [r3, #0]
 8009106:	4620      	mov	r0, r4
 8009108:	2200      	movs	r2, #0
 800910a:	2104      	movs	r1, #4
 800910c:	f7ff ffa6 	bl	800905c <std>
 8009110:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009114:	2201      	movs	r2, #1
 8009116:	2109      	movs	r1, #9
 8009118:	f7ff ffa0 	bl	800905c <std>
 800911c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009120:	2202      	movs	r2, #2
 8009122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009126:	2112      	movs	r1, #18
 8009128:	f7ff bf98 	b.w	800905c <std>
 800912c:	2000429c 	.word	0x2000429c
 8009130:	20004164 	.word	0x20004164
 8009134:	080090a5 	.word	0x080090a5

08009138 <__sfp_lock_acquire>:
 8009138:	4801      	ldr	r0, [pc, #4]	; (8009140 <__sfp_lock_acquire+0x8>)
 800913a:	f000 b94b 	b.w	80093d4 <__retarget_lock_acquire_recursive>
 800913e:	bf00      	nop
 8009140:	200042a6 	.word	0x200042a6

08009144 <__sfp_lock_release>:
 8009144:	4801      	ldr	r0, [pc, #4]	; (800914c <__sfp_lock_release+0x8>)
 8009146:	f000 b946 	b.w	80093d6 <__retarget_lock_release_recursive>
 800914a:	bf00      	nop
 800914c:	200042a6 	.word	0x200042a6

08009150 <__sinit>:
 8009150:	b510      	push	{r4, lr}
 8009152:	4604      	mov	r4, r0
 8009154:	f7ff fff0 	bl	8009138 <__sfp_lock_acquire>
 8009158:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800915a:	b11b      	cbz	r3, 8009164 <__sinit+0x14>
 800915c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009160:	f7ff bff0 	b.w	8009144 <__sfp_lock_release>
 8009164:	4b04      	ldr	r3, [pc, #16]	; (8009178 <__sinit+0x28>)
 8009166:	6363      	str	r3, [r4, #52]	; 0x34
 8009168:	4b04      	ldr	r3, [pc, #16]	; (800917c <__sinit+0x2c>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1f5      	bne.n	800915c <__sinit+0xc>
 8009170:	f7ff ffc4 	bl	80090fc <global_stdio_init.part.0>
 8009174:	e7f2      	b.n	800915c <__sinit+0xc>
 8009176:	bf00      	nop
 8009178:	080090bd 	.word	0x080090bd
 800917c:	2000429c 	.word	0x2000429c

08009180 <_fwalk_sglue>:
 8009180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009184:	4607      	mov	r7, r0
 8009186:	4688      	mov	r8, r1
 8009188:	4614      	mov	r4, r2
 800918a:	2600      	movs	r6, #0
 800918c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009190:	f1b9 0901 	subs.w	r9, r9, #1
 8009194:	d505      	bpl.n	80091a2 <_fwalk_sglue+0x22>
 8009196:	6824      	ldr	r4, [r4, #0]
 8009198:	2c00      	cmp	r4, #0
 800919a:	d1f7      	bne.n	800918c <_fwalk_sglue+0xc>
 800919c:	4630      	mov	r0, r6
 800919e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091a2:	89ab      	ldrh	r3, [r5, #12]
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d907      	bls.n	80091b8 <_fwalk_sglue+0x38>
 80091a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091ac:	3301      	adds	r3, #1
 80091ae:	d003      	beq.n	80091b8 <_fwalk_sglue+0x38>
 80091b0:	4629      	mov	r1, r5
 80091b2:	4638      	mov	r0, r7
 80091b4:	47c0      	blx	r8
 80091b6:	4306      	orrs	r6, r0
 80091b8:	3568      	adds	r5, #104	; 0x68
 80091ba:	e7e9      	b.n	8009190 <_fwalk_sglue+0x10>

080091bc <sprintf>:
 80091bc:	b40e      	push	{r1, r2, r3}
 80091be:	b500      	push	{lr}
 80091c0:	b09c      	sub	sp, #112	; 0x70
 80091c2:	ab1d      	add	r3, sp, #116	; 0x74
 80091c4:	9002      	str	r0, [sp, #8]
 80091c6:	9006      	str	r0, [sp, #24]
 80091c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091cc:	4809      	ldr	r0, [pc, #36]	; (80091f4 <sprintf+0x38>)
 80091ce:	9107      	str	r1, [sp, #28]
 80091d0:	9104      	str	r1, [sp, #16]
 80091d2:	4909      	ldr	r1, [pc, #36]	; (80091f8 <sprintf+0x3c>)
 80091d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091d8:	9105      	str	r1, [sp, #20]
 80091da:	6800      	ldr	r0, [r0, #0]
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	a902      	add	r1, sp, #8
 80091e0:	f000 fc72 	bl	8009ac8 <_svfprintf_r>
 80091e4:	9b02      	ldr	r3, [sp, #8]
 80091e6:	2200      	movs	r2, #0
 80091e8:	701a      	strb	r2, [r3, #0]
 80091ea:	b01c      	add	sp, #112	; 0x70
 80091ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80091f0:	b003      	add	sp, #12
 80091f2:	4770      	bx	lr
 80091f4:	20000160 	.word	0x20000160
 80091f8:	ffff0208 	.word	0xffff0208

080091fc <__sread>:
 80091fc:	b510      	push	{r4, lr}
 80091fe:	460c      	mov	r4, r1
 8009200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009204:	f000 f896 	bl	8009334 <_read_r>
 8009208:	2800      	cmp	r0, #0
 800920a:	bfab      	itete	ge
 800920c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800920e:	89a3      	ldrhlt	r3, [r4, #12]
 8009210:	181b      	addge	r3, r3, r0
 8009212:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009216:	bfac      	ite	ge
 8009218:	6523      	strge	r3, [r4, #80]	; 0x50
 800921a:	81a3      	strhlt	r3, [r4, #12]
 800921c:	bd10      	pop	{r4, pc}

0800921e <__swrite>:
 800921e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009222:	461f      	mov	r7, r3
 8009224:	898b      	ldrh	r3, [r1, #12]
 8009226:	05db      	lsls	r3, r3, #23
 8009228:	4605      	mov	r5, r0
 800922a:	460c      	mov	r4, r1
 800922c:	4616      	mov	r6, r2
 800922e:	d505      	bpl.n	800923c <__swrite+0x1e>
 8009230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009234:	2302      	movs	r3, #2
 8009236:	2200      	movs	r2, #0
 8009238:	f000 f86a 	bl	8009310 <_lseek_r>
 800923c:	89a3      	ldrh	r3, [r4, #12]
 800923e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009242:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009246:	81a3      	strh	r3, [r4, #12]
 8009248:	4632      	mov	r2, r6
 800924a:	463b      	mov	r3, r7
 800924c:	4628      	mov	r0, r5
 800924e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009252:	f000 b881 	b.w	8009358 <_write_r>

08009256 <__sseek>:
 8009256:	b510      	push	{r4, lr}
 8009258:	460c      	mov	r4, r1
 800925a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800925e:	f000 f857 	bl	8009310 <_lseek_r>
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	bf15      	itete	ne
 8009268:	6520      	strne	r0, [r4, #80]	; 0x50
 800926a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800926e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009272:	81a3      	strheq	r3, [r4, #12]
 8009274:	bf18      	it	ne
 8009276:	81a3      	strhne	r3, [r4, #12]
 8009278:	bd10      	pop	{r4, pc}

0800927a <__sclose>:
 800927a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927e:	f000 b809 	b.w	8009294 <_close_r>

08009282 <memset>:
 8009282:	4402      	add	r2, r0
 8009284:	4603      	mov	r3, r0
 8009286:	4293      	cmp	r3, r2
 8009288:	d100      	bne.n	800928c <memset+0xa>
 800928a:	4770      	bx	lr
 800928c:	f803 1b01 	strb.w	r1, [r3], #1
 8009290:	e7f9      	b.n	8009286 <memset+0x4>
	...

08009294 <_close_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	4d06      	ldr	r5, [pc, #24]	; (80092b0 <_close_r+0x1c>)
 8009298:	2300      	movs	r3, #0
 800929a:	4604      	mov	r4, r0
 800929c:	4608      	mov	r0, r1
 800929e:	602b      	str	r3, [r5, #0]
 80092a0:	f7f9 f886 	bl	80023b0 <_close>
 80092a4:	1c43      	adds	r3, r0, #1
 80092a6:	d102      	bne.n	80092ae <_close_r+0x1a>
 80092a8:	682b      	ldr	r3, [r5, #0]
 80092aa:	b103      	cbz	r3, 80092ae <_close_r+0x1a>
 80092ac:	6023      	str	r3, [r4, #0]
 80092ae:	bd38      	pop	{r3, r4, r5, pc}
 80092b0:	200042a0 	.word	0x200042a0

080092b4 <_reclaim_reent>:
 80092b4:	4b15      	ldr	r3, [pc, #84]	; (800930c <_reclaim_reent+0x58>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4283      	cmp	r3, r0
 80092ba:	b570      	push	{r4, r5, r6, lr}
 80092bc:	4604      	mov	r4, r0
 80092be:	d023      	beq.n	8009308 <_reclaim_reent+0x54>
 80092c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80092c2:	b9fb      	cbnz	r3, 8009304 <_reclaim_reent+0x50>
 80092c4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80092c6:	b111      	cbz	r1, 80092ce <_reclaim_reent+0x1a>
 80092c8:	4620      	mov	r0, r4
 80092ca:	f000 f8f7 	bl	80094bc <_free_r>
 80092ce:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80092d0:	b111      	cbz	r1, 80092d8 <_reclaim_reent+0x24>
 80092d2:	4620      	mov	r0, r4
 80092d4:	f000 f8f2 	bl	80094bc <_free_r>
 80092d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092da:	b1ab      	cbz	r3, 8009308 <_reclaim_reent+0x54>
 80092dc:	4620      	mov	r0, r4
 80092de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092e2:	4718      	bx	r3
 80092e4:	5949      	ldr	r1, [r1, r5]
 80092e6:	b939      	cbnz	r1, 80092f8 <_reclaim_reent+0x44>
 80092e8:	3504      	adds	r5, #4
 80092ea:	2d80      	cmp	r5, #128	; 0x80
 80092ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80092ee:	d1f9      	bne.n	80092e4 <_reclaim_reent+0x30>
 80092f0:	4620      	mov	r0, r4
 80092f2:	f000 f8e3 	bl	80094bc <_free_r>
 80092f6:	e7e5      	b.n	80092c4 <_reclaim_reent+0x10>
 80092f8:	680e      	ldr	r6, [r1, #0]
 80092fa:	4620      	mov	r0, r4
 80092fc:	f000 f8de 	bl	80094bc <_free_r>
 8009300:	4631      	mov	r1, r6
 8009302:	e7f0      	b.n	80092e6 <_reclaim_reent+0x32>
 8009304:	2500      	movs	r5, #0
 8009306:	e7f0      	b.n	80092ea <_reclaim_reent+0x36>
 8009308:	bd70      	pop	{r4, r5, r6, pc}
 800930a:	bf00      	nop
 800930c:	20000160 	.word	0x20000160

08009310 <_lseek_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	; (8009330 <_lseek_r+0x20>)
 8009314:	4604      	mov	r4, r0
 8009316:	4608      	mov	r0, r1
 8009318:	4611      	mov	r1, r2
 800931a:	2200      	movs	r2, #0
 800931c:	602a      	str	r2, [r5, #0]
 800931e:	461a      	mov	r2, r3
 8009320:	f7f9 f86d 	bl	80023fe <_lseek>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_lseek_r+0x1e>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_lseek_r+0x1e>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	200042a0 	.word	0x200042a0

08009334 <_read_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d07      	ldr	r5, [pc, #28]	; (8009354 <_read_r+0x20>)
 8009338:	4604      	mov	r4, r0
 800933a:	4608      	mov	r0, r1
 800933c:	4611      	mov	r1, r2
 800933e:	2200      	movs	r2, #0
 8009340:	602a      	str	r2, [r5, #0]
 8009342:	461a      	mov	r2, r3
 8009344:	f7f8 fffb 	bl	800233e <_read>
 8009348:	1c43      	adds	r3, r0, #1
 800934a:	d102      	bne.n	8009352 <_read_r+0x1e>
 800934c:	682b      	ldr	r3, [r5, #0]
 800934e:	b103      	cbz	r3, 8009352 <_read_r+0x1e>
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	bd38      	pop	{r3, r4, r5, pc}
 8009354:	200042a0 	.word	0x200042a0

08009358 <_write_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d07      	ldr	r5, [pc, #28]	; (8009378 <_write_r+0x20>)
 800935c:	4604      	mov	r4, r0
 800935e:	4608      	mov	r0, r1
 8009360:	4611      	mov	r1, r2
 8009362:	2200      	movs	r2, #0
 8009364:	602a      	str	r2, [r5, #0]
 8009366:	461a      	mov	r2, r3
 8009368:	f7f9 f806 	bl	8002378 <_write>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d102      	bne.n	8009376 <_write_r+0x1e>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	b103      	cbz	r3, 8009376 <_write_r+0x1e>
 8009374:	6023      	str	r3, [r4, #0]
 8009376:	bd38      	pop	{r3, r4, r5, pc}
 8009378:	200042a0 	.word	0x200042a0

0800937c <__errno>:
 800937c:	4b01      	ldr	r3, [pc, #4]	; (8009384 <__errno+0x8>)
 800937e:	6818      	ldr	r0, [r3, #0]
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	20000160 	.word	0x20000160

08009388 <__libc_init_array>:
 8009388:	b570      	push	{r4, r5, r6, lr}
 800938a:	4d0d      	ldr	r5, [pc, #52]	; (80093c0 <__libc_init_array+0x38>)
 800938c:	4c0d      	ldr	r4, [pc, #52]	; (80093c4 <__libc_init_array+0x3c>)
 800938e:	1b64      	subs	r4, r4, r5
 8009390:	10a4      	asrs	r4, r4, #2
 8009392:	2600      	movs	r6, #0
 8009394:	42a6      	cmp	r6, r4
 8009396:	d109      	bne.n	80093ac <__libc_init_array+0x24>
 8009398:	4d0b      	ldr	r5, [pc, #44]	; (80093c8 <__libc_init_array+0x40>)
 800939a:	4c0c      	ldr	r4, [pc, #48]	; (80093cc <__libc_init_array+0x44>)
 800939c:	f004 fbe6 	bl	800db6c <_init>
 80093a0:	1b64      	subs	r4, r4, r5
 80093a2:	10a4      	asrs	r4, r4, #2
 80093a4:	2600      	movs	r6, #0
 80093a6:	42a6      	cmp	r6, r4
 80093a8:	d105      	bne.n	80093b6 <__libc_init_array+0x2e>
 80093aa:	bd70      	pop	{r4, r5, r6, pc}
 80093ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80093b0:	4798      	blx	r3
 80093b2:	3601      	adds	r6, #1
 80093b4:	e7ee      	b.n	8009394 <__libc_init_array+0xc>
 80093b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093ba:	4798      	blx	r3
 80093bc:	3601      	adds	r6, #1
 80093be:	e7f2      	b.n	80093a6 <__libc_init_array+0x1e>
 80093c0:	0800e59c 	.word	0x0800e59c
 80093c4:	0800e59c 	.word	0x0800e59c
 80093c8:	0800e59c 	.word	0x0800e59c
 80093cc:	0800e5a4 	.word	0x0800e5a4

080093d0 <__retarget_lock_init_recursive>:
 80093d0:	4770      	bx	lr

080093d2 <__retarget_lock_close_recursive>:
 80093d2:	4770      	bx	lr

080093d4 <__retarget_lock_acquire_recursive>:
 80093d4:	4770      	bx	lr

080093d6 <__retarget_lock_release_recursive>:
 80093d6:	4770      	bx	lr

080093d8 <memcpy>:
 80093d8:	440a      	add	r2, r1
 80093da:	4291      	cmp	r1, r2
 80093dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80093e0:	d100      	bne.n	80093e4 <memcpy+0xc>
 80093e2:	4770      	bx	lr
 80093e4:	b510      	push	{r4, lr}
 80093e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093ee:	4291      	cmp	r1, r2
 80093f0:	d1f9      	bne.n	80093e6 <memcpy+0xe>
 80093f2:	bd10      	pop	{r4, pc}

080093f4 <register_fini>:
 80093f4:	4b02      	ldr	r3, [pc, #8]	; (8009400 <register_fini+0xc>)
 80093f6:	b113      	cbz	r3, 80093fe <register_fini+0xa>
 80093f8:	4802      	ldr	r0, [pc, #8]	; (8009404 <register_fini+0x10>)
 80093fa:	f000 b805 	b.w	8009408 <atexit>
 80093fe:	4770      	bx	lr
 8009400:	00000000 	.word	0x00000000
 8009404:	0800b109 	.word	0x0800b109

08009408 <atexit>:
 8009408:	2300      	movs	r3, #0
 800940a:	4601      	mov	r1, r0
 800940c:	461a      	mov	r2, r3
 800940e:	4618      	mov	r0, r3
 8009410:	f001 bed2 	b.w	800b1b8 <__register_exitproc>

08009414 <_malloc_trim_r>:
 8009414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009418:	4606      	mov	r6, r0
 800941a:	2008      	movs	r0, #8
 800941c:	460c      	mov	r4, r1
 800941e:	f001 fe87 	bl	800b130 <sysconf>
 8009422:	4f23      	ldr	r7, [pc, #140]	; (80094b0 <_malloc_trim_r+0x9c>)
 8009424:	4680      	mov	r8, r0
 8009426:	4630      	mov	r0, r6
 8009428:	f000 fb42 	bl	8009ab0 <__malloc_lock>
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	685d      	ldr	r5, [r3, #4]
 8009430:	f025 0503 	bic.w	r5, r5, #3
 8009434:	1b2c      	subs	r4, r5, r4
 8009436:	3c11      	subs	r4, #17
 8009438:	4444      	add	r4, r8
 800943a:	fbb4 f4f8 	udiv	r4, r4, r8
 800943e:	3c01      	subs	r4, #1
 8009440:	fb08 f404 	mul.w	r4, r8, r4
 8009444:	45a0      	cmp	r8, r4
 8009446:	dd05      	ble.n	8009454 <_malloc_trim_r+0x40>
 8009448:	4630      	mov	r0, r6
 800944a:	f000 fb37 	bl	8009abc <__malloc_unlock>
 800944e:	2000      	movs	r0, #0
 8009450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009454:	2100      	movs	r1, #0
 8009456:	4630      	mov	r0, r6
 8009458:	f001 fe46 	bl	800b0e8 <_sbrk_r>
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	442b      	add	r3, r5
 8009460:	4298      	cmp	r0, r3
 8009462:	d1f1      	bne.n	8009448 <_malloc_trim_r+0x34>
 8009464:	4261      	negs	r1, r4
 8009466:	4630      	mov	r0, r6
 8009468:	f001 fe3e 	bl	800b0e8 <_sbrk_r>
 800946c:	3001      	adds	r0, #1
 800946e:	d110      	bne.n	8009492 <_malloc_trim_r+0x7e>
 8009470:	2100      	movs	r1, #0
 8009472:	4630      	mov	r0, r6
 8009474:	f001 fe38 	bl	800b0e8 <_sbrk_r>
 8009478:	68ba      	ldr	r2, [r7, #8]
 800947a:	1a83      	subs	r3, r0, r2
 800947c:	2b0f      	cmp	r3, #15
 800947e:	dde3      	ble.n	8009448 <_malloc_trim_r+0x34>
 8009480:	490c      	ldr	r1, [pc, #48]	; (80094b4 <_malloc_trim_r+0xa0>)
 8009482:	6809      	ldr	r1, [r1, #0]
 8009484:	1a40      	subs	r0, r0, r1
 8009486:	490c      	ldr	r1, [pc, #48]	; (80094b8 <_malloc_trim_r+0xa4>)
 8009488:	f043 0301 	orr.w	r3, r3, #1
 800948c:	6008      	str	r0, [r1, #0]
 800948e:	6053      	str	r3, [r2, #4]
 8009490:	e7da      	b.n	8009448 <_malloc_trim_r+0x34>
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	4a08      	ldr	r2, [pc, #32]	; (80094b8 <_malloc_trim_r+0xa4>)
 8009496:	1b2d      	subs	r5, r5, r4
 8009498:	f045 0501 	orr.w	r5, r5, #1
 800949c:	605d      	str	r5, [r3, #4]
 800949e:	6813      	ldr	r3, [r2, #0]
 80094a0:	4630      	mov	r0, r6
 80094a2:	1b1b      	subs	r3, r3, r4
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	f000 fb09 	bl	8009abc <__malloc_unlock>
 80094aa:	2001      	movs	r0, #1
 80094ac:	e7d0      	b.n	8009450 <_malloc_trim_r+0x3c>
 80094ae:	bf00      	nop
 80094b0:	20000168 	.word	0x20000168
 80094b4:	20000570 	.word	0x20000570
 80094b8:	200042ac 	.word	0x200042ac

080094bc <_free_r>:
 80094bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094be:	4605      	mov	r5, r0
 80094c0:	460f      	mov	r7, r1
 80094c2:	2900      	cmp	r1, #0
 80094c4:	f000 80b1 	beq.w	800962a <_free_r+0x16e>
 80094c8:	f000 faf2 	bl	8009ab0 <__malloc_lock>
 80094cc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80094d0:	4856      	ldr	r0, [pc, #344]	; (800962c <_free_r+0x170>)
 80094d2:	f022 0401 	bic.w	r4, r2, #1
 80094d6:	f1a7 0308 	sub.w	r3, r7, #8
 80094da:	eb03 0c04 	add.w	ip, r3, r4
 80094de:	6881      	ldr	r1, [r0, #8]
 80094e0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80094e4:	4561      	cmp	r1, ip
 80094e6:	f026 0603 	bic.w	r6, r6, #3
 80094ea:	f002 0201 	and.w	r2, r2, #1
 80094ee:	d11b      	bne.n	8009528 <_free_r+0x6c>
 80094f0:	4426      	add	r6, r4
 80094f2:	b93a      	cbnz	r2, 8009504 <_free_r+0x48>
 80094f4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80094f8:	1a9b      	subs	r3, r3, r2
 80094fa:	4416      	add	r6, r2
 80094fc:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009500:	60ca      	str	r2, [r1, #12]
 8009502:	6091      	str	r1, [r2, #8]
 8009504:	f046 0201 	orr.w	r2, r6, #1
 8009508:	605a      	str	r2, [r3, #4]
 800950a:	6083      	str	r3, [r0, #8]
 800950c:	4b48      	ldr	r3, [pc, #288]	; (8009630 <_free_r+0x174>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	42b3      	cmp	r3, r6
 8009512:	d804      	bhi.n	800951e <_free_r+0x62>
 8009514:	4b47      	ldr	r3, [pc, #284]	; (8009634 <_free_r+0x178>)
 8009516:	4628      	mov	r0, r5
 8009518:	6819      	ldr	r1, [r3, #0]
 800951a:	f7ff ff7b 	bl	8009414 <_malloc_trim_r>
 800951e:	4628      	mov	r0, r5
 8009520:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009524:	f000 baca 	b.w	8009abc <__malloc_unlock>
 8009528:	f8cc 6004 	str.w	r6, [ip, #4]
 800952c:	2a00      	cmp	r2, #0
 800952e:	d138      	bne.n	80095a2 <_free_r+0xe6>
 8009530:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8009534:	1a5b      	subs	r3, r3, r1
 8009536:	440c      	add	r4, r1
 8009538:	6899      	ldr	r1, [r3, #8]
 800953a:	f100 0708 	add.w	r7, r0, #8
 800953e:	42b9      	cmp	r1, r7
 8009540:	d031      	beq.n	80095a6 <_free_r+0xea>
 8009542:	68df      	ldr	r7, [r3, #12]
 8009544:	60cf      	str	r7, [r1, #12]
 8009546:	60b9      	str	r1, [r7, #8]
 8009548:	eb0c 0106 	add.w	r1, ip, r6
 800954c:	6849      	ldr	r1, [r1, #4]
 800954e:	07c9      	lsls	r1, r1, #31
 8009550:	d40b      	bmi.n	800956a <_free_r+0xae>
 8009552:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8009556:	4434      	add	r4, r6
 8009558:	bb3a      	cbnz	r2, 80095aa <_free_r+0xee>
 800955a:	4e37      	ldr	r6, [pc, #220]	; (8009638 <_free_r+0x17c>)
 800955c:	42b1      	cmp	r1, r6
 800955e:	d124      	bne.n	80095aa <_free_r+0xee>
 8009560:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009564:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009568:	2201      	movs	r2, #1
 800956a:	f044 0101 	orr.w	r1, r4, #1
 800956e:	6059      	str	r1, [r3, #4]
 8009570:	511c      	str	r4, [r3, r4]
 8009572:	2a00      	cmp	r2, #0
 8009574:	d1d3      	bne.n	800951e <_free_r+0x62>
 8009576:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800957a:	d21b      	bcs.n	80095b4 <_free_r+0xf8>
 800957c:	08e2      	lsrs	r2, r4, #3
 800957e:	2101      	movs	r1, #1
 8009580:	0964      	lsrs	r4, r4, #5
 8009582:	40a1      	lsls	r1, r4
 8009584:	6844      	ldr	r4, [r0, #4]
 8009586:	3201      	adds	r2, #1
 8009588:	4321      	orrs	r1, r4
 800958a:	6041      	str	r1, [r0, #4]
 800958c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009590:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009594:	3908      	subs	r1, #8
 8009596:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800959a:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800959e:	60e3      	str	r3, [r4, #12]
 80095a0:	e7bd      	b.n	800951e <_free_r+0x62>
 80095a2:	2200      	movs	r2, #0
 80095a4:	e7d0      	b.n	8009548 <_free_r+0x8c>
 80095a6:	2201      	movs	r2, #1
 80095a8:	e7ce      	b.n	8009548 <_free_r+0x8c>
 80095aa:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80095ae:	60ce      	str	r6, [r1, #12]
 80095b0:	60b1      	str	r1, [r6, #8]
 80095b2:	e7da      	b.n	800956a <_free_r+0xae>
 80095b4:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 80095b8:	ea4f 2254 	mov.w	r2, r4, lsr #9
 80095bc:	d214      	bcs.n	80095e8 <_free_r+0x12c>
 80095be:	09a2      	lsrs	r2, r4, #6
 80095c0:	3238      	adds	r2, #56	; 0x38
 80095c2:	1c51      	adds	r1, r2, #1
 80095c4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80095c8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 80095cc:	428e      	cmp	r6, r1
 80095ce:	d125      	bne.n	800961c <_free_r+0x160>
 80095d0:	2401      	movs	r4, #1
 80095d2:	1092      	asrs	r2, r2, #2
 80095d4:	fa04 f202 	lsl.w	r2, r4, r2
 80095d8:	6844      	ldr	r4, [r0, #4]
 80095da:	4322      	orrs	r2, r4
 80095dc:	6042      	str	r2, [r0, #4]
 80095de:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80095e2:	60b3      	str	r3, [r6, #8]
 80095e4:	60cb      	str	r3, [r1, #12]
 80095e6:	e79a      	b.n	800951e <_free_r+0x62>
 80095e8:	2a14      	cmp	r2, #20
 80095ea:	d801      	bhi.n	80095f0 <_free_r+0x134>
 80095ec:	325b      	adds	r2, #91	; 0x5b
 80095ee:	e7e8      	b.n	80095c2 <_free_r+0x106>
 80095f0:	2a54      	cmp	r2, #84	; 0x54
 80095f2:	d802      	bhi.n	80095fa <_free_r+0x13e>
 80095f4:	0b22      	lsrs	r2, r4, #12
 80095f6:	326e      	adds	r2, #110	; 0x6e
 80095f8:	e7e3      	b.n	80095c2 <_free_r+0x106>
 80095fa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80095fe:	d802      	bhi.n	8009606 <_free_r+0x14a>
 8009600:	0be2      	lsrs	r2, r4, #15
 8009602:	3277      	adds	r2, #119	; 0x77
 8009604:	e7dd      	b.n	80095c2 <_free_r+0x106>
 8009606:	f240 5154 	movw	r1, #1364	; 0x554
 800960a:	428a      	cmp	r2, r1
 800960c:	bf9a      	itte	ls
 800960e:	0ca2      	lsrls	r2, r4, #18
 8009610:	327c      	addls	r2, #124	; 0x7c
 8009612:	227e      	movhi	r2, #126	; 0x7e
 8009614:	e7d5      	b.n	80095c2 <_free_r+0x106>
 8009616:	6889      	ldr	r1, [r1, #8]
 8009618:	428e      	cmp	r6, r1
 800961a:	d004      	beq.n	8009626 <_free_r+0x16a>
 800961c:	684a      	ldr	r2, [r1, #4]
 800961e:	f022 0203 	bic.w	r2, r2, #3
 8009622:	42a2      	cmp	r2, r4
 8009624:	d8f7      	bhi.n	8009616 <_free_r+0x15a>
 8009626:	68ce      	ldr	r6, [r1, #12]
 8009628:	e7d9      	b.n	80095de <_free_r+0x122>
 800962a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800962c:	20000168 	.word	0x20000168
 8009630:	20000574 	.word	0x20000574
 8009634:	200042dc 	.word	0x200042dc
 8009638:	20000170 	.word	0x20000170

0800963c <_malloc_r>:
 800963c:	f101 030b 	add.w	r3, r1, #11
 8009640:	2b16      	cmp	r3, #22
 8009642:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009646:	4605      	mov	r5, r0
 8009648:	d906      	bls.n	8009658 <_malloc_r+0x1c>
 800964a:	f033 0707 	bics.w	r7, r3, #7
 800964e:	d504      	bpl.n	800965a <_malloc_r+0x1e>
 8009650:	230c      	movs	r3, #12
 8009652:	602b      	str	r3, [r5, #0]
 8009654:	2400      	movs	r4, #0
 8009656:	e1a3      	b.n	80099a0 <_malloc_r+0x364>
 8009658:	2710      	movs	r7, #16
 800965a:	42b9      	cmp	r1, r7
 800965c:	d8f8      	bhi.n	8009650 <_malloc_r+0x14>
 800965e:	4628      	mov	r0, r5
 8009660:	f000 fa26 	bl	8009ab0 <__malloc_lock>
 8009664:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8009668:	4eaf      	ldr	r6, [pc, #700]	; (8009928 <_malloc_r+0x2ec>)
 800966a:	d237      	bcs.n	80096dc <_malloc_r+0xa0>
 800966c:	f107 0208 	add.w	r2, r7, #8
 8009670:	4432      	add	r2, r6
 8009672:	f1a2 0108 	sub.w	r1, r2, #8
 8009676:	6854      	ldr	r4, [r2, #4]
 8009678:	428c      	cmp	r4, r1
 800967a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800967e:	d102      	bne.n	8009686 <_malloc_r+0x4a>
 8009680:	68d4      	ldr	r4, [r2, #12]
 8009682:	42a2      	cmp	r2, r4
 8009684:	d010      	beq.n	80096a8 <_malloc_r+0x6c>
 8009686:	6863      	ldr	r3, [r4, #4]
 8009688:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800968c:	f023 0303 	bic.w	r3, r3, #3
 8009690:	60ca      	str	r2, [r1, #12]
 8009692:	4423      	add	r3, r4
 8009694:	6091      	str	r1, [r2, #8]
 8009696:	685a      	ldr	r2, [r3, #4]
 8009698:	f042 0201 	orr.w	r2, r2, #1
 800969c:	605a      	str	r2, [r3, #4]
 800969e:	4628      	mov	r0, r5
 80096a0:	f000 fa0c 	bl	8009abc <__malloc_unlock>
 80096a4:	3408      	adds	r4, #8
 80096a6:	e17b      	b.n	80099a0 <_malloc_r+0x364>
 80096a8:	3302      	adds	r3, #2
 80096aa:	6934      	ldr	r4, [r6, #16]
 80096ac:	499f      	ldr	r1, [pc, #636]	; (800992c <_malloc_r+0x2f0>)
 80096ae:	428c      	cmp	r4, r1
 80096b0:	d077      	beq.n	80097a2 <_malloc_r+0x166>
 80096b2:	6862      	ldr	r2, [r4, #4]
 80096b4:	f022 0c03 	bic.w	ip, r2, #3
 80096b8:	ebac 0007 	sub.w	r0, ip, r7
 80096bc:	280f      	cmp	r0, #15
 80096be:	dd48      	ble.n	8009752 <_malloc_r+0x116>
 80096c0:	19e2      	adds	r2, r4, r7
 80096c2:	f040 0301 	orr.w	r3, r0, #1
 80096c6:	f047 0701 	orr.w	r7, r7, #1
 80096ca:	6067      	str	r7, [r4, #4]
 80096cc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80096d0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80096d4:	6053      	str	r3, [r2, #4]
 80096d6:	f844 000c 	str.w	r0, [r4, ip]
 80096da:	e7e0      	b.n	800969e <_malloc_r+0x62>
 80096dc:	0a7b      	lsrs	r3, r7, #9
 80096de:	d02a      	beq.n	8009736 <_malloc_r+0xfa>
 80096e0:	2b04      	cmp	r3, #4
 80096e2:	d812      	bhi.n	800970a <_malloc_r+0xce>
 80096e4:	09bb      	lsrs	r3, r7, #6
 80096e6:	3338      	adds	r3, #56	; 0x38
 80096e8:	1c5a      	adds	r2, r3, #1
 80096ea:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80096ee:	f1a2 0c08 	sub.w	ip, r2, #8
 80096f2:	6854      	ldr	r4, [r2, #4]
 80096f4:	4564      	cmp	r4, ip
 80096f6:	d006      	beq.n	8009706 <_malloc_r+0xca>
 80096f8:	6862      	ldr	r2, [r4, #4]
 80096fa:	f022 0203 	bic.w	r2, r2, #3
 80096fe:	1bd0      	subs	r0, r2, r7
 8009700:	280f      	cmp	r0, #15
 8009702:	dd1c      	ble.n	800973e <_malloc_r+0x102>
 8009704:	3b01      	subs	r3, #1
 8009706:	3301      	adds	r3, #1
 8009708:	e7cf      	b.n	80096aa <_malloc_r+0x6e>
 800970a:	2b14      	cmp	r3, #20
 800970c:	d801      	bhi.n	8009712 <_malloc_r+0xd6>
 800970e:	335b      	adds	r3, #91	; 0x5b
 8009710:	e7ea      	b.n	80096e8 <_malloc_r+0xac>
 8009712:	2b54      	cmp	r3, #84	; 0x54
 8009714:	d802      	bhi.n	800971c <_malloc_r+0xe0>
 8009716:	0b3b      	lsrs	r3, r7, #12
 8009718:	336e      	adds	r3, #110	; 0x6e
 800971a:	e7e5      	b.n	80096e8 <_malloc_r+0xac>
 800971c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009720:	d802      	bhi.n	8009728 <_malloc_r+0xec>
 8009722:	0bfb      	lsrs	r3, r7, #15
 8009724:	3377      	adds	r3, #119	; 0x77
 8009726:	e7df      	b.n	80096e8 <_malloc_r+0xac>
 8009728:	f240 5254 	movw	r2, #1364	; 0x554
 800972c:	4293      	cmp	r3, r2
 800972e:	d804      	bhi.n	800973a <_malloc_r+0xfe>
 8009730:	0cbb      	lsrs	r3, r7, #18
 8009732:	337c      	adds	r3, #124	; 0x7c
 8009734:	e7d8      	b.n	80096e8 <_malloc_r+0xac>
 8009736:	233f      	movs	r3, #63	; 0x3f
 8009738:	e7d6      	b.n	80096e8 <_malloc_r+0xac>
 800973a:	237e      	movs	r3, #126	; 0x7e
 800973c:	e7d4      	b.n	80096e8 <_malloc_r+0xac>
 800973e:	2800      	cmp	r0, #0
 8009740:	68e1      	ldr	r1, [r4, #12]
 8009742:	db04      	blt.n	800974e <_malloc_r+0x112>
 8009744:	68a3      	ldr	r3, [r4, #8]
 8009746:	60d9      	str	r1, [r3, #12]
 8009748:	608b      	str	r3, [r1, #8]
 800974a:	18a3      	adds	r3, r4, r2
 800974c:	e7a3      	b.n	8009696 <_malloc_r+0x5a>
 800974e:	460c      	mov	r4, r1
 8009750:	e7d0      	b.n	80096f4 <_malloc_r+0xb8>
 8009752:	2800      	cmp	r0, #0
 8009754:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009758:	db07      	blt.n	800976a <_malloc_r+0x12e>
 800975a:	44a4      	add	ip, r4
 800975c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009760:	f043 0301 	orr.w	r3, r3, #1
 8009764:	f8cc 3004 	str.w	r3, [ip, #4]
 8009768:	e799      	b.n	800969e <_malloc_r+0x62>
 800976a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800976e:	6870      	ldr	r0, [r6, #4]
 8009770:	f080 8095 	bcs.w	800989e <_malloc_r+0x262>
 8009774:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009778:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800977c:	f04f 0c01 	mov.w	ip, #1
 8009780:	3201      	adds	r2, #1
 8009782:	fa0c fc0e 	lsl.w	ip, ip, lr
 8009786:	ea4c 0000 	orr.w	r0, ip, r0
 800978a:	6070      	str	r0, [r6, #4]
 800978c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009790:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009794:	3808      	subs	r0, #8
 8009796:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800979a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800979e:	f8cc 400c 	str.w	r4, [ip, #12]
 80097a2:	1098      	asrs	r0, r3, #2
 80097a4:	2201      	movs	r2, #1
 80097a6:	4082      	lsls	r2, r0
 80097a8:	6870      	ldr	r0, [r6, #4]
 80097aa:	4290      	cmp	r0, r2
 80097ac:	d326      	bcc.n	80097fc <_malloc_r+0x1c0>
 80097ae:	4210      	tst	r0, r2
 80097b0:	d106      	bne.n	80097c0 <_malloc_r+0x184>
 80097b2:	f023 0303 	bic.w	r3, r3, #3
 80097b6:	0052      	lsls	r2, r2, #1
 80097b8:	4210      	tst	r0, r2
 80097ba:	f103 0304 	add.w	r3, r3, #4
 80097be:	d0fa      	beq.n	80097b6 <_malloc_r+0x17a>
 80097c0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80097c4:	46c1      	mov	r9, r8
 80097c6:	469e      	mov	lr, r3
 80097c8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80097cc:	454c      	cmp	r4, r9
 80097ce:	f040 80b9 	bne.w	8009944 <_malloc_r+0x308>
 80097d2:	f10e 0e01 	add.w	lr, lr, #1
 80097d6:	f01e 0f03 	tst.w	lr, #3
 80097da:	f109 0908 	add.w	r9, r9, #8
 80097de:	d1f3      	bne.n	80097c8 <_malloc_r+0x18c>
 80097e0:	0798      	lsls	r0, r3, #30
 80097e2:	f040 80e3 	bne.w	80099ac <_malloc_r+0x370>
 80097e6:	6873      	ldr	r3, [r6, #4]
 80097e8:	ea23 0302 	bic.w	r3, r3, r2
 80097ec:	6073      	str	r3, [r6, #4]
 80097ee:	6870      	ldr	r0, [r6, #4]
 80097f0:	0052      	lsls	r2, r2, #1
 80097f2:	4290      	cmp	r0, r2
 80097f4:	d302      	bcc.n	80097fc <_malloc_r+0x1c0>
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	f040 80e5 	bne.w	80099c6 <_malloc_r+0x38a>
 80097fc:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8009800:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009804:	f023 0903 	bic.w	r9, r3, #3
 8009808:	45b9      	cmp	r9, r7
 800980a:	d304      	bcc.n	8009816 <_malloc_r+0x1da>
 800980c:	eba9 0207 	sub.w	r2, r9, r7
 8009810:	2a0f      	cmp	r2, #15
 8009812:	f300 8141 	bgt.w	8009a98 <_malloc_r+0x45c>
 8009816:	4b46      	ldr	r3, [pc, #280]	; (8009930 <_malloc_r+0x2f4>)
 8009818:	6819      	ldr	r1, [r3, #0]
 800981a:	3110      	adds	r1, #16
 800981c:	4439      	add	r1, r7
 800981e:	2008      	movs	r0, #8
 8009820:	9101      	str	r1, [sp, #4]
 8009822:	f001 fc85 	bl	800b130 <sysconf>
 8009826:	4a43      	ldr	r2, [pc, #268]	; (8009934 <_malloc_r+0x2f8>)
 8009828:	9901      	ldr	r1, [sp, #4]
 800982a:	6813      	ldr	r3, [r2, #0]
 800982c:	3301      	adds	r3, #1
 800982e:	bf1f      	itttt	ne
 8009830:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 8009834:	1809      	addne	r1, r1, r0
 8009836:	4243      	negne	r3, r0
 8009838:	4019      	andne	r1, r3
 800983a:	4680      	mov	r8, r0
 800983c:	4628      	mov	r0, r5
 800983e:	9101      	str	r1, [sp, #4]
 8009840:	f001 fc52 	bl	800b0e8 <_sbrk_r>
 8009844:	1c42      	adds	r2, r0, #1
 8009846:	eb0a 0b09 	add.w	fp, sl, r9
 800984a:	4604      	mov	r4, r0
 800984c:	f000 80f7 	beq.w	8009a3e <_malloc_r+0x402>
 8009850:	4583      	cmp	fp, r0
 8009852:	9901      	ldr	r1, [sp, #4]
 8009854:	4a37      	ldr	r2, [pc, #220]	; (8009934 <_malloc_r+0x2f8>)
 8009856:	d902      	bls.n	800985e <_malloc_r+0x222>
 8009858:	45b2      	cmp	sl, r6
 800985a:	f040 80f0 	bne.w	8009a3e <_malloc_r+0x402>
 800985e:	4b36      	ldr	r3, [pc, #216]	; (8009938 <_malloc_r+0x2fc>)
 8009860:	6818      	ldr	r0, [r3, #0]
 8009862:	45a3      	cmp	fp, r4
 8009864:	eb00 0e01 	add.w	lr, r0, r1
 8009868:	f8c3 e000 	str.w	lr, [r3]
 800986c:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8009870:	f040 80ab 	bne.w	80099ca <_malloc_r+0x38e>
 8009874:	ea1b 0f0c 	tst.w	fp, ip
 8009878:	f040 80a7 	bne.w	80099ca <_malloc_r+0x38e>
 800987c:	68b2      	ldr	r2, [r6, #8]
 800987e:	4449      	add	r1, r9
 8009880:	f041 0101 	orr.w	r1, r1, #1
 8009884:	6051      	str	r1, [r2, #4]
 8009886:	4a2d      	ldr	r2, [pc, #180]	; (800993c <_malloc_r+0x300>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	6811      	ldr	r1, [r2, #0]
 800988c:	428b      	cmp	r3, r1
 800988e:	bf88      	it	hi
 8009890:	6013      	strhi	r3, [r2, #0]
 8009892:	4a2b      	ldr	r2, [pc, #172]	; (8009940 <_malloc_r+0x304>)
 8009894:	6811      	ldr	r1, [r2, #0]
 8009896:	428b      	cmp	r3, r1
 8009898:	bf88      	it	hi
 800989a:	6013      	strhi	r3, [r2, #0]
 800989c:	e0cf      	b.n	8009a3e <_malloc_r+0x402>
 800989e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80098a2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80098a6:	d218      	bcs.n	80098da <_malloc_r+0x29e>
 80098a8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80098ac:	3238      	adds	r2, #56	; 0x38
 80098ae:	f102 0e01 	add.w	lr, r2, #1
 80098b2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80098b6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80098ba:	45f0      	cmp	r8, lr
 80098bc:	d12b      	bne.n	8009916 <_malloc_r+0x2da>
 80098be:	1092      	asrs	r2, r2, #2
 80098c0:	f04f 0c01 	mov.w	ip, #1
 80098c4:	fa0c f202 	lsl.w	r2, ip, r2
 80098c8:	4302      	orrs	r2, r0
 80098ca:	6072      	str	r2, [r6, #4]
 80098cc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80098d0:	f8c8 4008 	str.w	r4, [r8, #8]
 80098d4:	f8ce 400c 	str.w	r4, [lr, #12]
 80098d8:	e763      	b.n	80097a2 <_malloc_r+0x166>
 80098da:	2a14      	cmp	r2, #20
 80098dc:	d801      	bhi.n	80098e2 <_malloc_r+0x2a6>
 80098de:	325b      	adds	r2, #91	; 0x5b
 80098e0:	e7e5      	b.n	80098ae <_malloc_r+0x272>
 80098e2:	2a54      	cmp	r2, #84	; 0x54
 80098e4:	d803      	bhi.n	80098ee <_malloc_r+0x2b2>
 80098e6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80098ea:	326e      	adds	r2, #110	; 0x6e
 80098ec:	e7df      	b.n	80098ae <_malloc_r+0x272>
 80098ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80098f2:	d803      	bhi.n	80098fc <_malloc_r+0x2c0>
 80098f4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80098f8:	3277      	adds	r2, #119	; 0x77
 80098fa:	e7d8      	b.n	80098ae <_malloc_r+0x272>
 80098fc:	f240 5e54 	movw	lr, #1364	; 0x554
 8009900:	4572      	cmp	r2, lr
 8009902:	bf9a      	itte	ls
 8009904:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009908:	327c      	addls	r2, #124	; 0x7c
 800990a:	227e      	movhi	r2, #126	; 0x7e
 800990c:	e7cf      	b.n	80098ae <_malloc_r+0x272>
 800990e:	f8de e008 	ldr.w	lr, [lr, #8]
 8009912:	45f0      	cmp	r8, lr
 8009914:	d005      	beq.n	8009922 <_malloc_r+0x2e6>
 8009916:	f8de 2004 	ldr.w	r2, [lr, #4]
 800991a:	f022 0203 	bic.w	r2, r2, #3
 800991e:	4562      	cmp	r2, ip
 8009920:	d8f5      	bhi.n	800990e <_malloc_r+0x2d2>
 8009922:	f8de 800c 	ldr.w	r8, [lr, #12]
 8009926:	e7d1      	b.n	80098cc <_malloc_r+0x290>
 8009928:	20000168 	.word	0x20000168
 800992c:	20000170 	.word	0x20000170
 8009930:	200042dc 	.word	0x200042dc
 8009934:	20000570 	.word	0x20000570
 8009938:	200042ac 	.word	0x200042ac
 800993c:	200042d4 	.word	0x200042d4
 8009940:	200042d8 	.word	0x200042d8
 8009944:	6860      	ldr	r0, [r4, #4]
 8009946:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800994a:	f020 0003 	bic.w	r0, r0, #3
 800994e:	eba0 0a07 	sub.w	sl, r0, r7
 8009952:	f1ba 0f0f 	cmp.w	sl, #15
 8009956:	dd12      	ble.n	800997e <_malloc_r+0x342>
 8009958:	68a3      	ldr	r3, [r4, #8]
 800995a:	19e2      	adds	r2, r4, r7
 800995c:	f047 0701 	orr.w	r7, r7, #1
 8009960:	6067      	str	r7, [r4, #4]
 8009962:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009966:	f8cc 3008 	str.w	r3, [ip, #8]
 800996a:	f04a 0301 	orr.w	r3, sl, #1
 800996e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009972:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009976:	6053      	str	r3, [r2, #4]
 8009978:	f844 a000 	str.w	sl, [r4, r0]
 800997c:	e68f      	b.n	800969e <_malloc_r+0x62>
 800997e:	f1ba 0f00 	cmp.w	sl, #0
 8009982:	db11      	blt.n	80099a8 <_malloc_r+0x36c>
 8009984:	4420      	add	r0, r4
 8009986:	6843      	ldr	r3, [r0, #4]
 8009988:	f043 0301 	orr.w	r3, r3, #1
 800998c:	6043      	str	r3, [r0, #4]
 800998e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009992:	4628      	mov	r0, r5
 8009994:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009998:	f8cc 3008 	str.w	r3, [ip, #8]
 800999c:	f000 f88e 	bl	8009abc <__malloc_unlock>
 80099a0:	4620      	mov	r0, r4
 80099a2:	b003      	add	sp, #12
 80099a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a8:	4664      	mov	r4, ip
 80099aa:	e70f      	b.n	80097cc <_malloc_r+0x190>
 80099ac:	f858 0908 	ldr.w	r0, [r8], #-8
 80099b0:	4540      	cmp	r0, r8
 80099b2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80099b6:	f43f af13 	beq.w	80097e0 <_malloc_r+0x1a4>
 80099ba:	e718      	b.n	80097ee <_malloc_r+0x1b2>
 80099bc:	3304      	adds	r3, #4
 80099be:	0052      	lsls	r2, r2, #1
 80099c0:	4210      	tst	r0, r2
 80099c2:	d0fb      	beq.n	80099bc <_malloc_r+0x380>
 80099c4:	e6fc      	b.n	80097c0 <_malloc_r+0x184>
 80099c6:	4673      	mov	r3, lr
 80099c8:	e7fa      	b.n	80099c0 <_malloc_r+0x384>
 80099ca:	6810      	ldr	r0, [r2, #0]
 80099cc:	3001      	adds	r0, #1
 80099ce:	bf1b      	ittet	ne
 80099d0:	eba4 0b0b 	subne.w	fp, r4, fp
 80099d4:	eb0b 020e 	addne.w	r2, fp, lr
 80099d8:	6014      	streq	r4, [r2, #0]
 80099da:	601a      	strne	r2, [r3, #0]
 80099dc:	f014 0b07 	ands.w	fp, r4, #7
 80099e0:	bf1a      	itte	ne
 80099e2:	f1cb 0008 	rsbne	r0, fp, #8
 80099e6:	1824      	addne	r4, r4, r0
 80099e8:	4658      	moveq	r0, fp
 80099ea:	1862      	adds	r2, r4, r1
 80099ec:	ea02 010c 	and.w	r1, r2, ip
 80099f0:	4480      	add	r8, r0
 80099f2:	eba8 0801 	sub.w	r8, r8, r1
 80099f6:	ea08 080c 	and.w	r8, r8, ip
 80099fa:	4641      	mov	r1, r8
 80099fc:	4628      	mov	r0, r5
 80099fe:	9201      	str	r2, [sp, #4]
 8009a00:	f001 fb72 	bl	800b0e8 <_sbrk_r>
 8009a04:	1c43      	adds	r3, r0, #1
 8009a06:	9a01      	ldr	r2, [sp, #4]
 8009a08:	4b28      	ldr	r3, [pc, #160]	; (8009aac <_malloc_r+0x470>)
 8009a0a:	d107      	bne.n	8009a1c <_malloc_r+0x3e0>
 8009a0c:	f1bb 0f00 	cmp.w	fp, #0
 8009a10:	d023      	beq.n	8009a5a <_malloc_r+0x41e>
 8009a12:	f1ab 0008 	sub.w	r0, fp, #8
 8009a16:	4410      	add	r0, r2
 8009a18:	f04f 0800 	mov.w	r8, #0
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	60b4      	str	r4, [r6, #8]
 8009a20:	1b00      	subs	r0, r0, r4
 8009a22:	4440      	add	r0, r8
 8009a24:	4442      	add	r2, r8
 8009a26:	f040 0001 	orr.w	r0, r0, #1
 8009a2a:	45b2      	cmp	sl, r6
 8009a2c:	601a      	str	r2, [r3, #0]
 8009a2e:	6060      	str	r0, [r4, #4]
 8009a30:	f43f af29 	beq.w	8009886 <_malloc_r+0x24a>
 8009a34:	f1b9 0f0f 	cmp.w	r9, #15
 8009a38:	d812      	bhi.n	8009a60 <_malloc_r+0x424>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	6063      	str	r3, [r4, #4]
 8009a3e:	68b3      	ldr	r3, [r6, #8]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	f023 0303 	bic.w	r3, r3, #3
 8009a46:	42bb      	cmp	r3, r7
 8009a48:	eba3 0207 	sub.w	r2, r3, r7
 8009a4c:	d301      	bcc.n	8009a52 <_malloc_r+0x416>
 8009a4e:	2a0f      	cmp	r2, #15
 8009a50:	dc22      	bgt.n	8009a98 <_malloc_r+0x45c>
 8009a52:	4628      	mov	r0, r5
 8009a54:	f000 f832 	bl	8009abc <__malloc_unlock>
 8009a58:	e5fc      	b.n	8009654 <_malloc_r+0x18>
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	46d8      	mov	r8, fp
 8009a5e:	e7dd      	b.n	8009a1c <_malloc_r+0x3e0>
 8009a60:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009a64:	f1a9 090c 	sub.w	r9, r9, #12
 8009a68:	f029 0907 	bic.w	r9, r9, #7
 8009a6c:	f002 0201 	and.w	r2, r2, #1
 8009a70:	ea42 0209 	orr.w	r2, r2, r9
 8009a74:	f8ca 2004 	str.w	r2, [sl, #4]
 8009a78:	2105      	movs	r1, #5
 8009a7a:	eb0a 0209 	add.w	r2, sl, r9
 8009a7e:	f1b9 0f0f 	cmp.w	r9, #15
 8009a82:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8009a86:	f67f aefe 	bls.w	8009886 <_malloc_r+0x24a>
 8009a8a:	f10a 0108 	add.w	r1, sl, #8
 8009a8e:	4628      	mov	r0, r5
 8009a90:	f7ff fd14 	bl	80094bc <_free_r>
 8009a94:	4b05      	ldr	r3, [pc, #20]	; (8009aac <_malloc_r+0x470>)
 8009a96:	e6f6      	b.n	8009886 <_malloc_r+0x24a>
 8009a98:	68b4      	ldr	r4, [r6, #8]
 8009a9a:	f047 0301 	orr.w	r3, r7, #1
 8009a9e:	4427      	add	r7, r4
 8009aa0:	f042 0201 	orr.w	r2, r2, #1
 8009aa4:	6063      	str	r3, [r4, #4]
 8009aa6:	60b7      	str	r7, [r6, #8]
 8009aa8:	607a      	str	r2, [r7, #4]
 8009aaa:	e5f8      	b.n	800969e <_malloc_r+0x62>
 8009aac:	200042ac 	.word	0x200042ac

08009ab0 <__malloc_lock>:
 8009ab0:	4801      	ldr	r0, [pc, #4]	; (8009ab8 <__malloc_lock+0x8>)
 8009ab2:	f7ff bc8f 	b.w	80093d4 <__retarget_lock_acquire_recursive>
 8009ab6:	bf00      	nop
 8009ab8:	200042a5 	.word	0x200042a5

08009abc <__malloc_unlock>:
 8009abc:	4801      	ldr	r0, [pc, #4]	; (8009ac4 <__malloc_unlock+0x8>)
 8009abe:	f7ff bc8a 	b.w	80093d6 <__retarget_lock_release_recursive>
 8009ac2:	bf00      	nop
 8009ac4:	200042a5 	.word	0x200042a5

08009ac8 <_svfprintf_r>:
 8009ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009acc:	ed2d 8b04 	vpush	{d8-d9}
 8009ad0:	b0cf      	sub	sp, #316	; 0x13c
 8009ad2:	4689      	mov	r9, r1
 8009ad4:	9203      	str	r2, [sp, #12]
 8009ad6:	461d      	mov	r5, r3
 8009ad8:	4682      	mov	sl, r0
 8009ada:	f001 fb01 	bl	800b0e0 <_localeconv_r>
 8009ade:	6803      	ldr	r3, [r0, #0]
 8009ae0:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f7f6 fbc4 	bl	8000270 <strlen>
 8009ae8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009aec:	900e      	str	r0, [sp, #56]	; 0x38
 8009aee:	0619      	lsls	r1, r3, #24
 8009af0:	d51a      	bpl.n	8009b28 <_svfprintf_r+0x60>
 8009af2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009af6:	b9bb      	cbnz	r3, 8009b28 <_svfprintf_r+0x60>
 8009af8:	2140      	movs	r1, #64	; 0x40
 8009afa:	4650      	mov	r0, sl
 8009afc:	f7ff fd9e 	bl	800963c <_malloc_r>
 8009b00:	f8c9 0000 	str.w	r0, [r9]
 8009b04:	f8c9 0010 	str.w	r0, [r9, #16]
 8009b08:	b958      	cbnz	r0, 8009b22 <_svfprintf_r+0x5a>
 8009b0a:	230c      	movs	r3, #12
 8009b0c:	f8ca 3000 	str.w	r3, [sl]
 8009b10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b14:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b16:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009b18:	b04f      	add	sp, #316	; 0x13c
 8009b1a:	ecbd 8b04 	vpop	{d8-d9}
 8009b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b22:	2340      	movs	r3, #64	; 0x40
 8009b24:	f8c9 3014 	str.w	r3, [r9, #20]
 8009b28:	ed9f 7b91 	vldr	d7, [pc, #580]	; 8009d70 <_svfprintf_r+0x2a8>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
 8009b32:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009b36:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8009b3a:	ac25      	add	r4, sp, #148	; 0x94
 8009b3c:	9422      	str	r4, [sp, #136]	; 0x88
 8009b3e:	9305      	str	r3, [sp, #20]
 8009b40:	9309      	str	r3, [sp, #36]	; 0x24
 8009b42:	9311      	str	r3, [sp, #68]	; 0x44
 8009b44:	9314      	str	r3, [sp, #80]	; 0x50
 8009b46:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b48:	9b03      	ldr	r3, [sp, #12]
 8009b4a:	461e      	mov	r6, r3
 8009b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b50:	b10a      	cbz	r2, 8009b56 <_svfprintf_r+0x8e>
 8009b52:	2a25      	cmp	r2, #37	; 0x25
 8009b54:	d1f9      	bne.n	8009b4a <_svfprintf_r+0x82>
 8009b56:	9b03      	ldr	r3, [sp, #12]
 8009b58:	1af7      	subs	r7, r6, r3
 8009b5a:	d00d      	beq.n	8009b78 <_svfprintf_r+0xb0>
 8009b5c:	e9c4 3700 	strd	r3, r7, [r4]
 8009b60:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b62:	443b      	add	r3, r7
 8009b64:	9324      	str	r3, [sp, #144]	; 0x90
 8009b66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009b68:	3301      	adds	r3, #1
 8009b6a:	2b07      	cmp	r3, #7
 8009b6c:	9323      	str	r3, [sp, #140]	; 0x8c
 8009b6e:	dc78      	bgt.n	8009c62 <_svfprintf_r+0x19a>
 8009b70:	3408      	adds	r4, #8
 8009b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b74:	443b      	add	r3, r7
 8009b76:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b78:	7833      	ldrb	r3, [r6, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	f001 815a 	beq.w	800ae34 <_svfprintf_r+0x136c>
 8009b80:	2300      	movs	r3, #0
 8009b82:	3601      	adds	r6, #1
 8009b84:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009b88:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009b8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b8e:	469b      	mov	fp, r3
 8009b90:	270a      	movs	r7, #10
 8009b92:	212b      	movs	r1, #43	; 0x2b
 8009b94:	4633      	mov	r3, r6
 8009b96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b9a:	9207      	str	r2, [sp, #28]
 8009b9c:	930a      	str	r3, [sp, #40]	; 0x28
 8009b9e:	9b07      	ldr	r3, [sp, #28]
 8009ba0:	3b20      	subs	r3, #32
 8009ba2:	2b5a      	cmp	r3, #90	; 0x5a
 8009ba4:	f200 85c6 	bhi.w	800a734 <_svfprintf_r+0xc6c>
 8009ba8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009bac:	05c4007e 	.word	0x05c4007e
 8009bb0:	008605c4 	.word	0x008605c4
 8009bb4:	05c405c4 	.word	0x05c405c4
 8009bb8:	006505c4 	.word	0x006505c4
 8009bbc:	05c405c4 	.word	0x05c405c4
 8009bc0:	00930089 	.word	0x00930089
 8009bc4:	009005c4 	.word	0x009005c4
 8009bc8:	05c40096 	.word	0x05c40096
 8009bcc:	00b200af 	.word	0x00b200af
 8009bd0:	00b200b2 	.word	0x00b200b2
 8009bd4:	00b200b2 	.word	0x00b200b2
 8009bd8:	00b200b2 	.word	0x00b200b2
 8009bdc:	00b200b2 	.word	0x00b200b2
 8009be0:	05c405c4 	.word	0x05c405c4
 8009be4:	05c405c4 	.word	0x05c405c4
 8009be8:	05c405c4 	.word	0x05c405c4
 8009bec:	012905c4 	.word	0x012905c4
 8009bf0:	00e605c4 	.word	0x00e605c4
 8009bf4:	012900f9 	.word	0x012900f9
 8009bf8:	01290129 	.word	0x01290129
 8009bfc:	05c405c4 	.word	0x05c405c4
 8009c00:	05c405c4 	.word	0x05c405c4
 8009c04:	05c400c2 	.word	0x05c400c2
 8009c08:	049105c4 	.word	0x049105c4
 8009c0c:	05c405c4 	.word	0x05c405c4
 8009c10:	04db05c4 	.word	0x04db05c4
 8009c14:	050105c4 	.word	0x050105c4
 8009c18:	05c405c4 	.word	0x05c405c4
 8009c1c:	05c40523 	.word	0x05c40523
 8009c20:	05c405c4 	.word	0x05c405c4
 8009c24:	05c405c4 	.word	0x05c405c4
 8009c28:	05c405c4 	.word	0x05c405c4
 8009c2c:	012905c4 	.word	0x012905c4
 8009c30:	00e605c4 	.word	0x00e605c4
 8009c34:	012900fb 	.word	0x012900fb
 8009c38:	01290129 	.word	0x01290129
 8009c3c:	00fb00c5 	.word	0x00fb00c5
 8009c40:	05c400d9 	.word	0x05c400d9
 8009c44:	05c400d2 	.word	0x05c400d2
 8009c48:	0493046c 	.word	0x0493046c
 8009c4c:	00d904ca 	.word	0x00d904ca
 8009c50:	04db05c4 	.word	0x04db05c4
 8009c54:	0503007c 	.word	0x0503007c
 8009c58:	05c405c4 	.word	0x05c405c4
 8009c5c:	05c40542 	.word	0x05c40542
 8009c60:	007c      	.short	0x007c
 8009c62:	aa22      	add	r2, sp, #136	; 0x88
 8009c64:	4649      	mov	r1, r9
 8009c66:	4650      	mov	r0, sl
 8009c68:	f002 fc72 	bl	800c550 <__ssprint_r>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	f040 8137 	bne.w	8009ee0 <_svfprintf_r+0x418>
 8009c72:	ac25      	add	r4, sp, #148	; 0x94
 8009c74:	e77d      	b.n	8009b72 <_svfprintf_r+0xaa>
 8009c76:	4650      	mov	r0, sl
 8009c78:	f001 fa32 	bl	800b0e0 <_localeconv_r>
 8009c7c:	6843      	ldr	r3, [r0, #4]
 8009c7e:	9314      	str	r3, [sp, #80]	; 0x50
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7f6 faf5 	bl	8000270 <strlen>
 8009c86:	9011      	str	r0, [sp, #68]	; 0x44
 8009c88:	4650      	mov	r0, sl
 8009c8a:	f001 fa29 	bl	800b0e0 <_localeconv_r>
 8009c8e:	6883      	ldr	r3, [r0, #8]
 8009c90:	9309      	str	r3, [sp, #36]	; 0x24
 8009c92:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c94:	212b      	movs	r1, #43	; 0x2b
 8009c96:	b12b      	cbz	r3, 8009ca4 <_svfprintf_r+0x1dc>
 8009c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c9a:	b11b      	cbz	r3, 8009ca4 <_svfprintf_r+0x1dc>
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	b10b      	cbz	r3, 8009ca4 <_svfprintf_r+0x1dc>
 8009ca0:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8009ca4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009ca6:	e775      	b.n	8009b94 <_svfprintf_r+0xcc>
 8009ca8:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1f9      	bne.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cb0:	2320      	movs	r3, #32
 8009cb2:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009cb6:	e7f5      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cb8:	f04b 0b01 	orr.w	fp, fp, #1
 8009cbc:	e7f2      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cc2:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	daed      	bge.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cc8:	425b      	negs	r3, r3
 8009cca:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ccc:	f04b 0b04 	orr.w	fp, fp, #4
 8009cd0:	e7e8      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cd2:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8009cd6:	e7e5      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cde:	9207      	str	r2, [sp, #28]
 8009ce0:	2a2a      	cmp	r2, #42	; 0x2a
 8009ce2:	d10f      	bne.n	8009d04 <_svfprintf_r+0x23c>
 8009ce4:	f855 2b04 	ldr.w	r2, [r5], #4
 8009ce8:	930a      	str	r3, [sp, #40]	; 0x28
 8009cea:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8009cee:	e7d9      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009cf0:	fb07 2808 	mla	r8, r7, r8, r2
 8009cf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cf8:	9207      	str	r2, [sp, #28]
 8009cfa:	9a07      	ldr	r2, [sp, #28]
 8009cfc:	3a30      	subs	r2, #48	; 0x30
 8009cfe:	2a09      	cmp	r2, #9
 8009d00:	d9f6      	bls.n	8009cf0 <_svfprintf_r+0x228>
 8009d02:	e74b      	b.n	8009b9c <_svfprintf_r+0xd4>
 8009d04:	f04f 0800 	mov.w	r8, #0
 8009d08:	e7f7      	b.n	8009cfa <_svfprintf_r+0x232>
 8009d0a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8009d0e:	e7c9      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009d10:	2200      	movs	r2, #0
 8009d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d14:	920f      	str	r2, [sp, #60]	; 0x3c
 8009d16:	9a07      	ldr	r2, [sp, #28]
 8009d18:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009d1a:	3a30      	subs	r2, #48	; 0x30
 8009d1c:	fb07 2200 	mla	r2, r7, r0, r2
 8009d20:	920f      	str	r2, [sp, #60]	; 0x3c
 8009d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d26:	9207      	str	r2, [sp, #28]
 8009d28:	3a30      	subs	r2, #48	; 0x30
 8009d2a:	2a09      	cmp	r2, #9
 8009d2c:	d9f3      	bls.n	8009d16 <_svfprintf_r+0x24e>
 8009d2e:	e735      	b.n	8009b9c <_svfprintf_r+0xd4>
 8009d30:	f04b 0b08 	orr.w	fp, fp, #8
 8009d34:	e7b6      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b68      	cmp	r3, #104	; 0x68
 8009d3c:	bf01      	itttt	eq
 8009d3e:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 8009d40:	3301      	addeq	r3, #1
 8009d42:	930a      	streq	r3, [sp, #40]	; 0x28
 8009d44:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8009d48:	bf18      	it	ne
 8009d4a:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8009d4e:	e7a9      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	2b6c      	cmp	r3, #108	; 0x6c
 8009d56:	d105      	bne.n	8009d64 <_svfprintf_r+0x29c>
 8009d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8009d5e:	f04b 0b20 	orr.w	fp, fp, #32
 8009d62:	e79f      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009d64:	f04b 0b10 	orr.w	fp, fp, #16
 8009d68:	e79c      	b.n	8009ca4 <_svfprintf_r+0x1dc>
 8009d6a:	bf00      	nop
 8009d6c:	f3af 8000 	nop.w
	...
 8009d78:	462a      	mov	r2, r5
 8009d7a:	f852 3b04 	ldr.w	r3, [r2], #4
 8009d7e:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8009d82:	2300      	movs	r3, #0
 8009d84:	9206      	str	r2, [sp, #24]
 8009d86:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	461f      	mov	r7, r3
 8009d8e:	461e      	mov	r6, r3
 8009d90:	9308      	str	r3, [sp, #32]
 8009d92:	461d      	mov	r5, r3
 8009d94:	ab35      	add	r3, sp, #212	; 0xd4
 8009d96:	f04f 0801 	mov.w	r8, #1
 8009d9a:	9303      	str	r3, [sp, #12]
 8009d9c:	e1b9      	b.n	800a112 <_svfprintf_r+0x64a>
 8009d9e:	f04b 0b10 	orr.w	fp, fp, #16
 8009da2:	f01b 0f20 	tst.w	fp, #32
 8009da6:	d012      	beq.n	8009dce <_svfprintf_r+0x306>
 8009da8:	3507      	adds	r5, #7
 8009daa:	f025 0307 	bic.w	r3, r5, #7
 8009dae:	461a      	mov	r2, r3
 8009db0:	685e      	ldr	r6, [r3, #4]
 8009db2:	f852 5b08 	ldr.w	r5, [r2], #8
 8009db6:	9206      	str	r2, [sp, #24]
 8009db8:	2e00      	cmp	r6, #0
 8009dba:	da06      	bge.n	8009dca <_svfprintf_r+0x302>
 8009dbc:	426d      	negs	r5, r5
 8009dbe:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009dc2:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8009dc6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009dca:	2301      	movs	r3, #1
 8009dcc:	e392      	b.n	800a4f4 <_svfprintf_r+0xa2c>
 8009dce:	462b      	mov	r3, r5
 8009dd0:	f01b 0f10 	tst.w	fp, #16
 8009dd4:	f853 6b04 	ldr.w	r6, [r3], #4
 8009dd8:	9306      	str	r3, [sp, #24]
 8009dda:	d002      	beq.n	8009de2 <_svfprintf_r+0x31a>
 8009ddc:	4635      	mov	r5, r6
 8009dde:	17f6      	asrs	r6, r6, #31
 8009de0:	e7ea      	b.n	8009db8 <_svfprintf_r+0x2f0>
 8009de2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009de6:	d003      	beq.n	8009df0 <_svfprintf_r+0x328>
 8009de8:	b235      	sxth	r5, r6
 8009dea:	f346 36c0 	sbfx	r6, r6, #15, #1
 8009dee:	e7e3      	b.n	8009db8 <_svfprintf_r+0x2f0>
 8009df0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8009df4:	d0f2      	beq.n	8009ddc <_svfprintf_r+0x314>
 8009df6:	b275      	sxtb	r5, r6
 8009df8:	f346 16c0 	sbfx	r6, r6, #7, #1
 8009dfc:	e7dc      	b.n	8009db8 <_svfprintf_r+0x2f0>
 8009dfe:	3507      	adds	r5, #7
 8009e00:	f025 0307 	bic.w	r3, r5, #7
 8009e04:	ecb3 7b02 	vldmia	r3!, {d7}
 8009e08:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009e0c:	9306      	str	r3, [sp, #24]
 8009e0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e10:	ee09 3a10 	vmov	s18, r3
 8009e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e1a:	ee09 3a90 	vmov	s19, r3
 8009e1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e22:	4b34      	ldr	r3, [pc, #208]	; (8009ef4 <_svfprintf_r+0x42c>)
 8009e24:	ec51 0b19 	vmov	r0, r1, d9
 8009e28:	f7f6 fe80 	bl	8000b2c <__aeabi_dcmpun>
 8009e2c:	bb18      	cbnz	r0, 8009e76 <_svfprintf_r+0x3ae>
 8009e2e:	4b31      	ldr	r3, [pc, #196]	; (8009ef4 <_svfprintf_r+0x42c>)
 8009e30:	ec51 0b19 	vmov	r0, r1, d9
 8009e34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e38:	f7f6 fe5a 	bl	8000af0 <__aeabi_dcmple>
 8009e3c:	b9d8      	cbnz	r0, 8009e76 <_svfprintf_r+0x3ae>
 8009e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009e42:	2200      	movs	r2, #0
 8009e44:	2300      	movs	r3, #0
 8009e46:	f7f6 fe49 	bl	8000adc <__aeabi_dcmplt>
 8009e4a:	b110      	cbz	r0, 8009e52 <_svfprintf_r+0x38a>
 8009e4c:	232d      	movs	r3, #45	; 0x2d
 8009e4e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009e52:	4a29      	ldr	r2, [pc, #164]	; (8009ef8 <_svfprintf_r+0x430>)
 8009e54:	4b29      	ldr	r3, [pc, #164]	; (8009efc <_svfprintf_r+0x434>)
 8009e56:	9907      	ldr	r1, [sp, #28]
 8009e58:	2947      	cmp	r1, #71	; 0x47
 8009e5a:	bfc8      	it	gt
 8009e5c:	461a      	movgt	r2, r3
 8009e5e:	2300      	movs	r3, #0
 8009e60:	9203      	str	r2, [sp, #12]
 8009e62:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8009e66:	9304      	str	r3, [sp, #16]
 8009e68:	f04f 0803 	mov.w	r8, #3
 8009e6c:	461f      	mov	r7, r3
 8009e6e:	461e      	mov	r6, r3
 8009e70:	9308      	str	r3, [sp, #32]
 8009e72:	461d      	mov	r5, r3
 8009e74:	e14d      	b.n	800a112 <_svfprintf_r+0x64a>
 8009e76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009e7a:	4610      	mov	r0, r2
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	f7f6 fe55 	bl	8000b2c <__aeabi_dcmpun>
 8009e82:	b140      	cbz	r0, 8009e96 <_svfprintf_r+0x3ce>
 8009e84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e86:	4a1e      	ldr	r2, [pc, #120]	; (8009f00 <_svfprintf_r+0x438>)
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	bfbc      	itt	lt
 8009e8c:	232d      	movlt	r3, #45	; 0x2d
 8009e8e:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8009e92:	4b1c      	ldr	r3, [pc, #112]	; (8009f04 <_svfprintf_r+0x43c>)
 8009e94:	e7df      	b.n	8009e56 <_svfprintf_r+0x38e>
 8009e96:	9b07      	ldr	r3, [sp, #28]
 8009e98:	f023 0320 	bic.w	r3, r3, #32
 8009e9c:	2b41      	cmp	r3, #65	; 0x41
 8009e9e:	9308      	str	r3, [sp, #32]
 8009ea0:	d132      	bne.n	8009f08 <_svfprintf_r+0x440>
 8009ea2:	2330      	movs	r3, #48	; 0x30
 8009ea4:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8009ea8:	9b07      	ldr	r3, [sp, #28]
 8009eaa:	2b61      	cmp	r3, #97	; 0x61
 8009eac:	bf0c      	ite	eq
 8009eae:	2378      	moveq	r3, #120	; 0x78
 8009eb0:	2358      	movne	r3, #88	; 0x58
 8009eb2:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009eb6:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8009eba:	f04b 0b02 	orr.w	fp, fp, #2
 8009ebe:	f340 8204 	ble.w	800a2ca <_svfprintf_r+0x802>
 8009ec2:	f108 0101 	add.w	r1, r8, #1
 8009ec6:	4650      	mov	r0, sl
 8009ec8:	f7ff fbb8 	bl	800963c <_malloc_r>
 8009ecc:	9003      	str	r0, [sp, #12]
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	f040 81ff 	bne.w	800a2d2 <_svfprintf_r+0x80a>
 8009ed4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009edc:	f8a9 300c 	strh.w	r3, [r9, #12]
 8009ee0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009ee4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009ee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009eea:	bf18      	it	ne
 8009eec:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8009ef0:	e610      	b.n	8009b14 <_svfprintf_r+0x4c>
 8009ef2:	bf00      	nop
 8009ef4:	7fefffff 	.word	0x7fefffff
 8009ef8:	0800e208 	.word	0x0800e208
 8009efc:	0800e20c 	.word	0x0800e20c
 8009f00:	0800e210 	.word	0x0800e210
 8009f04:	0800e214 	.word	0x0800e214
 8009f08:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8009f0c:	f000 81e4 	beq.w	800a2d8 <_svfprintf_r+0x810>
 8009f10:	9b08      	ldr	r3, [sp, #32]
 8009f12:	2b47      	cmp	r3, #71	; 0x47
 8009f14:	f040 81e4 	bne.w	800a2e0 <_svfprintf_r+0x818>
 8009f18:	f1b8 0f00 	cmp.w	r8, #0
 8009f1c:	f040 81e0 	bne.w	800a2e0 <_svfprintf_r+0x818>
 8009f20:	f8cd 8010 	str.w	r8, [sp, #16]
 8009f24:	f04f 0801 	mov.w	r8, #1
 8009f28:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8009f2c:	9310      	str	r3, [sp, #64]	; 0x40
 8009f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f280 81d7 	bge.w	800a2e4 <_svfprintf_r+0x81c>
 8009f36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f38:	ee08 3a10 	vmov	s16, r3
 8009f3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f3e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009f42:	ee08 3a90 	vmov	s17, r3
 8009f46:	232d      	movs	r3, #45	; 0x2d
 8009f48:	9318      	str	r3, [sp, #96]	; 0x60
 8009f4a:	9b08      	ldr	r3, [sp, #32]
 8009f4c:	2b41      	cmp	r3, #65	; 0x41
 8009f4e:	f040 81e7 	bne.w	800a320 <_svfprintf_r+0x858>
 8009f52:	eeb0 0a48 	vmov.f32	s0, s16
 8009f56:	eef0 0a68 	vmov.f32	s1, s17
 8009f5a:	a81c      	add	r0, sp, #112	; 0x70
 8009f5c:	f001 f8f4 	bl	800b148 <frexp>
 8009f60:	2200      	movs	r2, #0
 8009f62:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009f66:	ec51 0b10 	vmov	r0, r1, d0
 8009f6a:	f7f6 fb45 	bl	80005f8 <__aeabi_dmul>
 8009f6e:	2200      	movs	r2, #0
 8009f70:	2300      	movs	r3, #0
 8009f72:	4606      	mov	r6, r0
 8009f74:	460f      	mov	r7, r1
 8009f76:	f7f6 fda7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f7a:	b108      	cbz	r0, 8009f80 <_svfprintf_r+0x4b8>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	931c      	str	r3, [sp, #112]	; 0x70
 8009f80:	4bac      	ldr	r3, [pc, #688]	; (800a234 <_svfprintf_r+0x76c>)
 8009f82:	4aad      	ldr	r2, [pc, #692]	; (800a238 <_svfprintf_r+0x770>)
 8009f84:	9907      	ldr	r1, [sp, #28]
 8009f86:	9d03      	ldr	r5, [sp, #12]
 8009f88:	2961      	cmp	r1, #97	; 0x61
 8009f8a:	bf18      	it	ne
 8009f8c:	461a      	movne	r2, r3
 8009f8e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8009f92:	9217      	str	r2, [sp, #92]	; 0x5c
 8009f94:	9305      	str	r3, [sp, #20]
 8009f96:	4ba9      	ldr	r3, [pc, #676]	; (800a23c <_svfprintf_r+0x774>)
 8009f98:	2200      	movs	r2, #0
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	4639      	mov	r1, r7
 8009f9e:	f7f6 fb2b 	bl	80005f8 <__aeabi_dmul>
 8009fa2:	460f      	mov	r7, r1
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	f7f6 fdd7 	bl	8000b58 <__aeabi_d2iz>
 8009faa:	9019      	str	r0, [sp, #100]	; 0x64
 8009fac:	f7f6 faba 	bl	8000524 <__aeabi_i2d>
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	460b      	mov	r3, r1
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	4639      	mov	r1, r7
 8009fb8:	f7f6 f966 	bl	8000288 <__aeabi_dsub>
 8009fbc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009fbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fc0:	5c9b      	ldrb	r3, [r3, r2]
 8009fc2:	f805 3b01 	strb.w	r3, [r5], #1
 8009fc6:	9b05      	ldr	r3, [sp, #20]
 8009fc8:	9312      	str	r3, [sp, #72]	; 0x48
 8009fca:	1c5a      	adds	r2, r3, #1
 8009fcc:	4606      	mov	r6, r0
 8009fce:	460f      	mov	r7, r1
 8009fd0:	d007      	beq.n	8009fe2 <_svfprintf_r+0x51a>
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	9305      	str	r3, [sp, #20]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f7f6 fd75 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	d0d9      	beq.n	8009f96 <_svfprintf_r+0x4ce>
 8009fe2:	4b97      	ldr	r3, [pc, #604]	; (800a240 <_svfprintf_r+0x778>)
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	4639      	mov	r1, r7
 8009fea:	f7f6 fd95 	bl	8000b18 <__aeabi_dcmpgt>
 8009fee:	b960      	cbnz	r0, 800a00a <_svfprintf_r+0x542>
 8009ff0:	4b93      	ldr	r3, [pc, #588]	; (800a240 <_svfprintf_r+0x778>)
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	4639      	mov	r1, r7
 8009ff8:	f7f6 fd66 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	f000 818a 	beq.w	800a316 <_svfprintf_r+0x84e>
 800a002:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a004:	07de      	lsls	r6, r3, #31
 800a006:	f140 8186 	bpl.w	800a316 <_svfprintf_r+0x84e>
 800a00a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a00c:	9520      	str	r5, [sp, #128]	; 0x80
 800a00e:	7bd9      	ldrb	r1, [r3, #15]
 800a010:	2030      	movs	r0, #48	; 0x30
 800a012:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a014:	1e53      	subs	r3, r2, #1
 800a016:	9320      	str	r3, [sp, #128]	; 0x80
 800a018:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a01c:	428b      	cmp	r3, r1
 800a01e:	f000 8169 	beq.w	800a2f4 <_svfprintf_r+0x82c>
 800a022:	2b39      	cmp	r3, #57	; 0x39
 800a024:	bf0b      	itete	eq
 800a026:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800a028:	3301      	addne	r3, #1
 800a02a:	7a9b      	ldrbeq	r3, [r3, #10]
 800a02c:	b2db      	uxtbne	r3, r3
 800a02e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a032:	9b03      	ldr	r3, [sp, #12]
 800a034:	1aeb      	subs	r3, r5, r3
 800a036:	9305      	str	r3, [sp, #20]
 800a038:	9b08      	ldr	r3, [sp, #32]
 800a03a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a03c:	2b47      	cmp	r3, #71	; 0x47
 800a03e:	f040 81b9 	bne.w	800a3b4 <_svfprintf_r+0x8ec>
 800a042:	1ce8      	adds	r0, r5, #3
 800a044:	db02      	blt.n	800a04c <_svfprintf_r+0x584>
 800a046:	45a8      	cmp	r8, r5
 800a048:	f280 81d7 	bge.w	800a3fa <_svfprintf_r+0x932>
 800a04c:	9b07      	ldr	r3, [sp, #28]
 800a04e:	3b02      	subs	r3, #2
 800a050:	9307      	str	r3, [sp, #28]
 800a052:	9907      	ldr	r1, [sp, #28]
 800a054:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800a058:	f021 0120 	bic.w	r1, r1, #32
 800a05c:	2941      	cmp	r1, #65	; 0x41
 800a05e:	bf08      	it	eq
 800a060:	320f      	addeq	r2, #15
 800a062:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800a066:	bf06      	itte	eq
 800a068:	b2d2      	uxtbeq	r2, r2
 800a06a:	2101      	moveq	r1, #1
 800a06c:	2100      	movne	r1, #0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	931c      	str	r3, [sp, #112]	; 0x70
 800a072:	bfb8      	it	lt
 800a074:	f1c5 0301 	rsblt	r3, r5, #1
 800a078:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 800a07c:	bfb4      	ite	lt
 800a07e:	222d      	movlt	r2, #45	; 0x2d
 800a080:	222b      	movge	r2, #43	; 0x2b
 800a082:	2b09      	cmp	r3, #9
 800a084:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 800a088:	f340 81aa 	ble.w	800a3e0 <_svfprintf_r+0x918>
 800a08c:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 800a090:	260a      	movs	r6, #10
 800a092:	4602      	mov	r2, r0
 800a094:	fb93 f5f6 	sdiv	r5, r3, r6
 800a098:	fb06 3115 	mls	r1, r6, r5, r3
 800a09c:	3130      	adds	r1, #48	; 0x30
 800a09e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	2963      	cmp	r1, #99	; 0x63
 800a0a6:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800a0aa:	462b      	mov	r3, r5
 800a0ac:	dcf1      	bgt.n	800a092 <_svfprintf_r+0x5ca>
 800a0ae:	3330      	adds	r3, #48	; 0x30
 800a0b0:	1e91      	subs	r1, r2, #2
 800a0b2:	f800 3c01 	strb.w	r3, [r0, #-1]
 800a0b6:	f10d 0579 	add.w	r5, sp, #121	; 0x79
 800a0ba:	460b      	mov	r3, r1
 800a0bc:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 800a0c0:	4283      	cmp	r3, r0
 800a0c2:	f0c0 8188 	bcc.w	800a3d6 <_svfprintf_r+0x90e>
 800a0c6:	f10d 0389 	add.w	r3, sp, #137	; 0x89
 800a0ca:	1a9b      	subs	r3, r3, r2
 800a0cc:	4281      	cmp	r1, r0
 800a0ce:	bf88      	it	hi
 800a0d0:	2300      	movhi	r3, #0
 800a0d2:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800a0d6:	441a      	add	r2, r3
 800a0d8:	ab1e      	add	r3, sp, #120	; 0x78
 800a0da:	1ad3      	subs	r3, r2, r3
 800a0dc:	9a05      	ldr	r2, [sp, #20]
 800a0de:	9315      	str	r3, [sp, #84]	; 0x54
 800a0e0:	2a01      	cmp	r2, #1
 800a0e2:	eb03 0802 	add.w	r8, r3, r2
 800a0e6:	dc02      	bgt.n	800a0ee <_svfprintf_r+0x626>
 800a0e8:	f01b 0f01 	tst.w	fp, #1
 800a0ec:	d001      	beq.n	800a0f2 <_svfprintf_r+0x62a>
 800a0ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0f0:	4498      	add	r8, r3
 800a0f2:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 800a0f6:	2600      	movs	r6, #0
 800a0f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0fc:	9310      	str	r3, [sp, #64]	; 0x40
 800a0fe:	9608      	str	r6, [sp, #32]
 800a100:	4635      	mov	r5, r6
 800a102:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a104:	b113      	cbz	r3, 800a10c <_svfprintf_r+0x644>
 800a106:	232d      	movs	r3, #45	; 0x2d
 800a108:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800a10c:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 800a110:	2700      	movs	r7, #0
 800a112:	4547      	cmp	r7, r8
 800a114:	463b      	mov	r3, r7
 800a116:	bfb8      	it	lt
 800a118:	4643      	movlt	r3, r8
 800a11a:	9310      	str	r3, [sp, #64]	; 0x40
 800a11c:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800a120:	b113      	cbz	r3, 800a128 <_svfprintf_r+0x660>
 800a122:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a124:	3301      	adds	r3, #1
 800a126:	9310      	str	r3, [sp, #64]	; 0x40
 800a128:	f01b 0302 	ands.w	r3, fp, #2
 800a12c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a12e:	bf1e      	ittt	ne
 800a130:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 800a132:	3302      	addne	r3, #2
 800a134:	9310      	strne	r3, [sp, #64]	; 0x40
 800a136:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 800a13a:	9318      	str	r3, [sp, #96]	; 0x60
 800a13c:	d122      	bne.n	800a184 <_svfprintf_r+0x6bc>
 800a13e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a142:	1a9b      	subs	r3, r3, r2
 800a144:	2b00      	cmp	r3, #0
 800a146:	9312      	str	r3, [sp, #72]	; 0x48
 800a148:	dd1c      	ble.n	800a184 <_svfprintf_r+0x6bc>
 800a14a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a14c:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 800a150:	2810      	cmp	r0, #16
 800a152:	483c      	ldr	r0, [pc, #240]	; (800a244 <_svfprintf_r+0x77c>)
 800a154:	6020      	str	r0, [r4, #0]
 800a156:	f102 0201 	add.w	r2, r2, #1
 800a15a:	f104 0108 	add.w	r1, r4, #8
 800a15e:	f300 82f7 	bgt.w	800a750 <_svfprintf_r+0xc88>
 800a162:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a164:	6060      	str	r0, [r4, #4]
 800a166:	4403      	add	r3, r0
 800a168:	2a07      	cmp	r2, #7
 800a16a:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a16e:	f340 8304 	ble.w	800a77a <_svfprintf_r+0xcb2>
 800a172:	aa22      	add	r2, sp, #136	; 0x88
 800a174:	4649      	mov	r1, r9
 800a176:	4650      	mov	r0, sl
 800a178:	f002 f9ea 	bl	800c550 <__ssprint_r>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	f040 8637 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a182:	ac25      	add	r4, sp, #148	; 0x94
 800a184:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 800a188:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a18a:	b16a      	cbz	r2, 800a1a8 <_svfprintf_r+0x6e0>
 800a18c:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 800a190:	6022      	str	r2, [r4, #0]
 800a192:	2201      	movs	r2, #1
 800a194:	4413      	add	r3, r2
 800a196:	9324      	str	r3, [sp, #144]	; 0x90
 800a198:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a19a:	6062      	str	r2, [r4, #4]
 800a19c:	4413      	add	r3, r2
 800a19e:	2b07      	cmp	r3, #7
 800a1a0:	9323      	str	r3, [sp, #140]	; 0x8c
 800a1a2:	f300 82ec 	bgt.w	800a77e <_svfprintf_r+0xcb6>
 800a1a6:	3408      	adds	r4, #8
 800a1a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a1ac:	b162      	cbz	r2, 800a1c8 <_svfprintf_r+0x700>
 800a1ae:	aa1b      	add	r2, sp, #108	; 0x6c
 800a1b0:	6022      	str	r2, [r4, #0]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	4413      	add	r3, r2
 800a1b6:	9324      	str	r3, [sp, #144]	; 0x90
 800a1b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a1ba:	6062      	str	r2, [r4, #4]
 800a1bc:	3301      	adds	r3, #1
 800a1be:	2b07      	cmp	r3, #7
 800a1c0:	9323      	str	r3, [sp, #140]	; 0x8c
 800a1c2:	f300 82e6 	bgt.w	800a792 <_svfprintf_r+0xcca>
 800a1c6:	3408      	adds	r4, #8
 800a1c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a1ca:	2b80      	cmp	r3, #128	; 0x80
 800a1cc:	d122      	bne.n	800a214 <_svfprintf_r+0x74c>
 800a1ce:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a1d2:	1a9b      	subs	r3, r3, r2
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	9312      	str	r3, [sp, #72]	; 0x48
 800a1d8:	dd1c      	ble.n	800a214 <_svfprintf_r+0x74c>
 800a1da:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1dc:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 800a1e0:	2810      	cmp	r0, #16
 800a1e2:	4819      	ldr	r0, [pc, #100]	; (800a248 <_svfprintf_r+0x780>)
 800a1e4:	6020      	str	r0, [r4, #0]
 800a1e6:	f102 0201 	add.w	r2, r2, #1
 800a1ea:	f104 0108 	add.w	r1, r4, #8
 800a1ee:	f300 82da 	bgt.w	800a7a6 <_svfprintf_r+0xcde>
 800a1f2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1f4:	6060      	str	r0, [r4, #4]
 800a1f6:	4403      	add	r3, r0
 800a1f8:	2a07      	cmp	r2, #7
 800a1fa:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a1fe:	f340 82e7 	ble.w	800a7d0 <_svfprintf_r+0xd08>
 800a202:	aa22      	add	r2, sp, #136	; 0x88
 800a204:	4649      	mov	r1, r9
 800a206:	4650      	mov	r0, sl
 800a208:	f002 f9a2 	bl	800c550 <__ssprint_r>
 800a20c:	2800      	cmp	r0, #0
 800a20e:	f040 85ef 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a212:	ac25      	add	r4, sp, #148	; 0x94
 800a214:	eba7 0708 	sub.w	r7, r7, r8
 800a218:	2f00      	cmp	r7, #0
 800a21a:	dd27      	ble.n	800a26c <_svfprintf_r+0x7a4>
 800a21c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a220:	4809      	ldr	r0, [pc, #36]	; (800a248 <_svfprintf_r+0x780>)
 800a222:	6020      	str	r0, [r4, #0]
 800a224:	2f10      	cmp	r7, #16
 800a226:	f103 0301 	add.w	r3, r3, #1
 800a22a:	f104 0108 	add.w	r1, r4, #8
 800a22e:	f300 82d1 	bgt.w	800a7d4 <_svfprintf_r+0xd0c>
 800a232:	e00b      	b.n	800a24c <_svfprintf_r+0x784>
 800a234:	0800e229 	.word	0x0800e229
 800a238:	0800e218 	.word	0x0800e218
 800a23c:	40300000 	.word	0x40300000
 800a240:	3fe00000 	.word	0x3fe00000
 800a244:	0800e23c 	.word	0x0800e23c
 800a248:	0800e24c 	.word	0x0800e24c
 800a24c:	6067      	str	r7, [r4, #4]
 800a24e:	2b07      	cmp	r3, #7
 800a250:	4417      	add	r7, r2
 800a252:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800a256:	f340 82d0 	ble.w	800a7fa <_svfprintf_r+0xd32>
 800a25a:	aa22      	add	r2, sp, #136	; 0x88
 800a25c:	4649      	mov	r1, r9
 800a25e:	4650      	mov	r0, sl
 800a260:	f002 f976 	bl	800c550 <__ssprint_r>
 800a264:	2800      	cmp	r0, #0
 800a266:	f040 85c3 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a26a:	ac25      	add	r4, sp, #148	; 0x94
 800a26c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a270:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800a272:	f040 82c9 	bne.w	800a808 <_svfprintf_r+0xd40>
 800a276:	9b03      	ldr	r3, [sp, #12]
 800a278:	e9c4 3800 	strd	r3, r8, [r4]
 800a27c:	4447      	add	r7, r8
 800a27e:	9724      	str	r7, [sp, #144]	; 0x90
 800a280:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a282:	3301      	adds	r3, #1
 800a284:	2b07      	cmp	r3, #7
 800a286:	9323      	str	r3, [sp, #140]	; 0x8c
 800a288:	f300 8303 	bgt.w	800a892 <_svfprintf_r+0xdca>
 800a28c:	3408      	adds	r4, #8
 800a28e:	f01b 0f04 	tst.w	fp, #4
 800a292:	f040 858f 	bne.w	800adb4 <_svfprintf_r+0x12ec>
 800a296:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a29a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a29c:	428a      	cmp	r2, r1
 800a29e:	bfac      	ite	ge
 800a2a0:	189b      	addge	r3, r3, r2
 800a2a2:	185b      	addlt	r3, r3, r1
 800a2a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a2a8:	b13b      	cbz	r3, 800a2ba <_svfprintf_r+0x7f2>
 800a2aa:	aa22      	add	r2, sp, #136	; 0x88
 800a2ac:	4649      	mov	r1, r9
 800a2ae:	4650      	mov	r0, sl
 800a2b0:	f002 f94e 	bl	800c550 <__ssprint_r>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	f040 859b 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	9323      	str	r3, [sp, #140]	; 0x8c
 800a2be:	9b04      	ldr	r3, [sp, #16]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f040 85b1 	bne.w	800ae28 <_svfprintf_r+0x1360>
 800a2c6:	ac25      	add	r4, sp, #148	; 0x94
 800a2c8:	e0e7      	b.n	800a49a <_svfprintf_r+0x9d2>
 800a2ca:	ab35      	add	r3, sp, #212	; 0xd4
 800a2cc:	9004      	str	r0, [sp, #16]
 800a2ce:	9303      	str	r3, [sp, #12]
 800a2d0:	e62a      	b.n	8009f28 <_svfprintf_r+0x460>
 800a2d2:	9b03      	ldr	r3, [sp, #12]
 800a2d4:	9304      	str	r3, [sp, #16]
 800a2d6:	e627      	b.n	8009f28 <_svfprintf_r+0x460>
 800a2d8:	9004      	str	r0, [sp, #16]
 800a2da:	f04f 0806 	mov.w	r8, #6
 800a2de:	e623      	b.n	8009f28 <_svfprintf_r+0x460>
 800a2e0:	9004      	str	r0, [sp, #16]
 800a2e2:	e621      	b.n	8009f28 <_svfprintf_r+0x460>
 800a2e4:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	eeb0 8a47 	vmov.f32	s16, s14
 800a2ee:	eef0 8a67 	vmov.f32	s17, s15
 800a2f2:	e629      	b.n	8009f48 <_svfprintf_r+0x480>
 800a2f4:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a2f8:	e68b      	b.n	800a012 <_svfprintf_r+0x54a>
 800a2fa:	f803 0b01 	strb.w	r0, [r3], #1
 800a2fe:	1aca      	subs	r2, r1, r3
 800a300:	2a00      	cmp	r2, #0
 800a302:	dafa      	bge.n	800a2fa <_svfprintf_r+0x832>
 800a304:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a306:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a308:	3201      	adds	r2, #1
 800a30a:	f103 0301 	add.w	r3, r3, #1
 800a30e:	bfb8      	it	lt
 800a310:	2300      	movlt	r3, #0
 800a312:	441d      	add	r5, r3
 800a314:	e68d      	b.n	800a032 <_svfprintf_r+0x56a>
 800a316:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a318:	462b      	mov	r3, r5
 800a31a:	18a9      	adds	r1, r5, r2
 800a31c:	2030      	movs	r0, #48	; 0x30
 800a31e:	e7ee      	b.n	800a2fe <_svfprintf_r+0x836>
 800a320:	9b08      	ldr	r3, [sp, #32]
 800a322:	2b46      	cmp	r3, #70	; 0x46
 800a324:	d005      	beq.n	800a332 <_svfprintf_r+0x86a>
 800a326:	2b45      	cmp	r3, #69	; 0x45
 800a328:	d11d      	bne.n	800a366 <_svfprintf_r+0x89e>
 800a32a:	f108 0501 	add.w	r5, r8, #1
 800a32e:	2102      	movs	r1, #2
 800a330:	e001      	b.n	800a336 <_svfprintf_r+0x86e>
 800a332:	4645      	mov	r5, r8
 800a334:	2103      	movs	r1, #3
 800a336:	ab20      	add	r3, sp, #128	; 0x80
 800a338:	9301      	str	r3, [sp, #4]
 800a33a:	ab1d      	add	r3, sp, #116	; 0x74
 800a33c:	9300      	str	r3, [sp, #0]
 800a33e:	462a      	mov	r2, r5
 800a340:	ab1c      	add	r3, sp, #112	; 0x70
 800a342:	4650      	mov	r0, sl
 800a344:	eeb0 0a48 	vmov.f32	s0, s16
 800a348:	eef0 0a68 	vmov.f32	s1, s17
 800a34c:	f000 fffc 	bl	800b348 <_dtoa_r>
 800a350:	9b08      	ldr	r3, [sp, #32]
 800a352:	9003      	str	r0, [sp, #12]
 800a354:	2b47      	cmp	r3, #71	; 0x47
 800a356:	d108      	bne.n	800a36a <_svfprintf_r+0x8a2>
 800a358:	f01b 0f01 	tst.w	fp, #1
 800a35c:	d105      	bne.n	800a36a <_svfprintf_r+0x8a2>
 800a35e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a360:	9a03      	ldr	r2, [sp, #12]
 800a362:	1a9b      	subs	r3, r3, r2
 800a364:	e667      	b.n	800a036 <_svfprintf_r+0x56e>
 800a366:	4645      	mov	r5, r8
 800a368:	e7e1      	b.n	800a32e <_svfprintf_r+0x866>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	195e      	adds	r6, r3, r5
 800a36e:	9b08      	ldr	r3, [sp, #32]
 800a370:	2b46      	cmp	r3, #70	; 0x46
 800a372:	d10f      	bne.n	800a394 <_svfprintf_r+0x8cc>
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	2b30      	cmp	r3, #48	; 0x30
 800a37a:	d109      	bne.n	800a390 <_svfprintf_r+0x8c8>
 800a37c:	ec51 0b18 	vmov	r0, r1, d8
 800a380:	2200      	movs	r2, #0
 800a382:	2300      	movs	r3, #0
 800a384:	f7f6 fba0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a388:	b910      	cbnz	r0, 800a390 <_svfprintf_r+0x8c8>
 800a38a:	f1c5 0501 	rsb	r5, r5, #1
 800a38e:	951c      	str	r5, [sp, #112]	; 0x70
 800a390:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a392:	441e      	add	r6, r3
 800a394:	ec51 0b18 	vmov	r0, r1, d8
 800a398:	2200      	movs	r2, #0
 800a39a:	2300      	movs	r3, #0
 800a39c:	f7f6 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3a0:	b100      	cbz	r0, 800a3a4 <_svfprintf_r+0x8dc>
 800a3a2:	9620      	str	r6, [sp, #128]	; 0x80
 800a3a4:	2230      	movs	r2, #48	; 0x30
 800a3a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a3a8:	429e      	cmp	r6, r3
 800a3aa:	d9d8      	bls.n	800a35e <_svfprintf_r+0x896>
 800a3ac:	1c59      	adds	r1, r3, #1
 800a3ae:	9120      	str	r1, [sp, #128]	; 0x80
 800a3b0:	701a      	strb	r2, [r3, #0]
 800a3b2:	e7f8      	b.n	800a3a6 <_svfprintf_r+0x8de>
 800a3b4:	9b08      	ldr	r3, [sp, #32]
 800a3b6:	2b46      	cmp	r3, #70	; 0x46
 800a3b8:	f47f ae4b 	bne.w	800a052 <_svfprintf_r+0x58a>
 800a3bc:	f00b 0301 	and.w	r3, fp, #1
 800a3c0:	2d00      	cmp	r5, #0
 800a3c2:	ea43 0308 	orr.w	r3, r3, r8
 800a3c6:	dd25      	ble.n	800a414 <_svfprintf_r+0x94c>
 800a3c8:	b383      	cbz	r3, 800a42c <_svfprintf_r+0x964>
 800a3ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3cc:	18eb      	adds	r3, r5, r3
 800a3ce:	4498      	add	r8, r3
 800a3d0:	2366      	movs	r3, #102	; 0x66
 800a3d2:	9307      	str	r3, [sp, #28]
 800a3d4:	e030      	b.n	800a438 <_svfprintf_r+0x970>
 800a3d6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a3da:	f805 6f01 	strb.w	r6, [r5, #1]!
 800a3de:	e66f      	b.n	800a0c0 <_svfprintf_r+0x5f8>
 800a3e0:	b941      	cbnz	r1, 800a3f4 <_svfprintf_r+0x92c>
 800a3e2:	2230      	movs	r2, #48	; 0x30
 800a3e4:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 800a3e8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800a3ec:	3330      	adds	r3, #48	; 0x30
 800a3ee:	f802 3b01 	strb.w	r3, [r2], #1
 800a3f2:	e671      	b.n	800a0d8 <_svfprintf_r+0x610>
 800a3f4:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800a3f8:	e7f8      	b.n	800a3ec <_svfprintf_r+0x924>
 800a3fa:	9b05      	ldr	r3, [sp, #20]
 800a3fc:	42ab      	cmp	r3, r5
 800a3fe:	dd0d      	ble.n	800a41c <_svfprintf_r+0x954>
 800a400:	9b05      	ldr	r3, [sp, #20]
 800a402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a404:	2d00      	cmp	r5, #0
 800a406:	eb03 0802 	add.w	r8, r3, r2
 800a40a:	dc0d      	bgt.n	800a428 <_svfprintf_r+0x960>
 800a40c:	f1c5 0301 	rsb	r3, r5, #1
 800a410:	4498      	add	r8, r3
 800a412:	e009      	b.n	800a428 <_svfprintf_r+0x960>
 800a414:	b163      	cbz	r3, 800a430 <_svfprintf_r+0x968>
 800a416:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a418:	3301      	adds	r3, #1
 800a41a:	e7d8      	b.n	800a3ce <_svfprintf_r+0x906>
 800a41c:	f01b 0f01 	tst.w	fp, #1
 800a420:	d01d      	beq.n	800a45e <_svfprintf_r+0x996>
 800a422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a424:	eb05 0803 	add.w	r8, r5, r3
 800a428:	2367      	movs	r3, #103	; 0x67
 800a42a:	e7d2      	b.n	800a3d2 <_svfprintf_r+0x90a>
 800a42c:	46a8      	mov	r8, r5
 800a42e:	e7cf      	b.n	800a3d0 <_svfprintf_r+0x908>
 800a430:	2366      	movs	r3, #102	; 0x66
 800a432:	9307      	str	r3, [sp, #28]
 800a434:	f04f 0801 	mov.w	r8, #1
 800a438:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 800a43c:	9308      	str	r3, [sp, #32]
 800a43e:	d01f      	beq.n	800a480 <_svfprintf_r+0x9b8>
 800a440:	2600      	movs	r6, #0
 800a442:	2d00      	cmp	r5, #0
 800a444:	9608      	str	r6, [sp, #32]
 800a446:	f77f ae5c 	ble.w	800a102 <_svfprintf_r+0x63a>
 800a44a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	2bff      	cmp	r3, #255	; 0xff
 800a450:	d107      	bne.n	800a462 <_svfprintf_r+0x99a>
 800a452:	9b08      	ldr	r3, [sp, #32]
 800a454:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a456:	4433      	add	r3, r6
 800a458:	fb02 8803 	mla	r8, r2, r3, r8
 800a45c:	e651      	b.n	800a102 <_svfprintf_r+0x63a>
 800a45e:	46a8      	mov	r8, r5
 800a460:	e7e2      	b.n	800a428 <_svfprintf_r+0x960>
 800a462:	42ab      	cmp	r3, r5
 800a464:	daf5      	bge.n	800a452 <_svfprintf_r+0x98a>
 800a466:	1aed      	subs	r5, r5, r3
 800a468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a46a:	785b      	ldrb	r3, [r3, #1]
 800a46c:	b133      	cbz	r3, 800a47c <_svfprintf_r+0x9b4>
 800a46e:	9b08      	ldr	r3, [sp, #32]
 800a470:	3301      	adds	r3, #1
 800a472:	9308      	str	r3, [sp, #32]
 800a474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a476:	3301      	adds	r3, #1
 800a478:	9309      	str	r3, [sp, #36]	; 0x24
 800a47a:	e7e6      	b.n	800a44a <_svfprintf_r+0x982>
 800a47c:	3601      	adds	r6, #1
 800a47e:	e7e4      	b.n	800a44a <_svfprintf_r+0x982>
 800a480:	9e08      	ldr	r6, [sp, #32]
 800a482:	e63e      	b.n	800a102 <_svfprintf_r+0x63a>
 800a484:	1d2b      	adds	r3, r5, #4
 800a486:	f01b 0f20 	tst.w	fp, #32
 800a48a:	9306      	str	r3, [sp, #24]
 800a48c:	d00a      	beq.n	800a4a4 <_svfprintf_r+0x9dc>
 800a48e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a490:	682b      	ldr	r3, [r5, #0]
 800a492:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a494:	17d2      	asrs	r2, r2, #31
 800a496:	e9c3 1200 	strd	r1, r2, [r3]
 800a49a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a49c:	9d06      	ldr	r5, [sp, #24]
 800a49e:	9303      	str	r3, [sp, #12]
 800a4a0:	f7ff bb52 	b.w	8009b48 <_svfprintf_r+0x80>
 800a4a4:	f01b 0f10 	tst.w	fp, #16
 800a4a8:	d003      	beq.n	800a4b2 <_svfprintf_r+0x9ea>
 800a4aa:	682b      	ldr	r3, [r5, #0]
 800a4ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a4ae:	601a      	str	r2, [r3, #0]
 800a4b0:	e7f3      	b.n	800a49a <_svfprintf_r+0x9d2>
 800a4b2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a4b6:	d003      	beq.n	800a4c0 <_svfprintf_r+0x9f8>
 800a4b8:	682b      	ldr	r3, [r5, #0]
 800a4ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a4bc:	801a      	strh	r2, [r3, #0]
 800a4be:	e7ec      	b.n	800a49a <_svfprintf_r+0x9d2>
 800a4c0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a4c4:	d0f1      	beq.n	800a4aa <_svfprintf_r+0x9e2>
 800a4c6:	682b      	ldr	r3, [r5, #0]
 800a4c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a4ca:	701a      	strb	r2, [r3, #0]
 800a4cc:	e7e5      	b.n	800a49a <_svfprintf_r+0x9d2>
 800a4ce:	f04b 0b10 	orr.w	fp, fp, #16
 800a4d2:	f01b 0320 	ands.w	r3, fp, #32
 800a4d6:	d020      	beq.n	800a51a <_svfprintf_r+0xa52>
 800a4d8:	3507      	adds	r5, #7
 800a4da:	f025 0307 	bic.w	r3, r5, #7
 800a4de:	461a      	mov	r2, r3
 800a4e0:	685e      	ldr	r6, [r3, #4]
 800a4e2:	f852 5b08 	ldr.w	r5, [r2], #8
 800a4e6:	9206      	str	r2, [sp, #24]
 800a4e8:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800a4f4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800a4f8:	f000 84a7 	beq.w	800ae4a <_svfprintf_r+0x1382>
 800a4fc:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
 800a500:	9204      	str	r2, [sp, #16]
 800a502:	ea55 0206 	orrs.w	r2, r5, r6
 800a506:	f040 84a6 	bne.w	800ae56 <_svfprintf_r+0x138e>
 800a50a:	f1b8 0f00 	cmp.w	r8, #0
 800a50e:	f000 8107 	beq.w	800a720 <_svfprintf_r+0xc58>
 800a512:	2b01      	cmp	r3, #1
 800a514:	f040 84a2 	bne.w	800ae5c <_svfprintf_r+0x1394>
 800a518:	e0a3      	b.n	800a662 <_svfprintf_r+0xb9a>
 800a51a:	462a      	mov	r2, r5
 800a51c:	f01b 0610 	ands.w	r6, fp, #16
 800a520:	f852 5b04 	ldr.w	r5, [r2], #4
 800a524:	9206      	str	r2, [sp, #24]
 800a526:	d001      	beq.n	800a52c <_svfprintf_r+0xa64>
 800a528:	461e      	mov	r6, r3
 800a52a:	e7dd      	b.n	800a4e8 <_svfprintf_r+0xa20>
 800a52c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a530:	d001      	beq.n	800a536 <_svfprintf_r+0xa6e>
 800a532:	b2ad      	uxth	r5, r5
 800a534:	e7d8      	b.n	800a4e8 <_svfprintf_r+0xa20>
 800a536:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a53a:	d0d5      	beq.n	800a4e8 <_svfprintf_r+0xa20>
 800a53c:	b2ed      	uxtb	r5, r5
 800a53e:	e7f3      	b.n	800a528 <_svfprintf_r+0xa60>
 800a540:	462b      	mov	r3, r5
 800a542:	2278      	movs	r2, #120	; 0x78
 800a544:	f853 5b04 	ldr.w	r5, [r3], #4
 800a548:	9306      	str	r3, [sp, #24]
 800a54a:	f647 0330 	movw	r3, #30768	; 0x7830
 800a54e:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 800a552:	4bab      	ldr	r3, [pc, #684]	; (800a800 <_svfprintf_r+0xd38>)
 800a554:	9316      	str	r3, [sp, #88]	; 0x58
 800a556:	2600      	movs	r6, #0
 800a558:	f04b 0b02 	orr.w	fp, fp, #2
 800a55c:	2302      	movs	r3, #2
 800a55e:	9207      	str	r2, [sp, #28]
 800a560:	e7c5      	b.n	800a4ee <_svfprintf_r+0xa26>
 800a562:	462b      	mov	r3, r5
 800a564:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800a568:	f853 2b04 	ldr.w	r2, [r3], #4
 800a56c:	9203      	str	r2, [sp, #12]
 800a56e:	f04f 0500 	mov.w	r5, #0
 800a572:	9306      	str	r3, [sp, #24]
 800a574:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 800a578:	d010      	beq.n	800a59c <_svfprintf_r+0xad4>
 800a57a:	9803      	ldr	r0, [sp, #12]
 800a57c:	4642      	mov	r2, r8
 800a57e:	4629      	mov	r1, r5
 800a580:	f7f5 fe26 	bl	80001d0 <memchr>
 800a584:	9004      	str	r0, [sp, #16]
 800a586:	2800      	cmp	r0, #0
 800a588:	f000 80e0 	beq.w	800a74c <_svfprintf_r+0xc84>
 800a58c:	9a03      	ldr	r2, [sp, #12]
 800a58e:	9504      	str	r5, [sp, #16]
 800a590:	eba0 0802 	sub.w	r8, r0, r2
 800a594:	462f      	mov	r7, r5
 800a596:	462e      	mov	r6, r5
 800a598:	9508      	str	r5, [sp, #32]
 800a59a:	e5ba      	b.n	800a112 <_svfprintf_r+0x64a>
 800a59c:	9803      	ldr	r0, [sp, #12]
 800a59e:	f7f5 fe67 	bl	8000270 <strlen>
 800a5a2:	462f      	mov	r7, r5
 800a5a4:	4680      	mov	r8, r0
 800a5a6:	9504      	str	r5, [sp, #16]
 800a5a8:	463e      	mov	r6, r7
 800a5aa:	463b      	mov	r3, r7
 800a5ac:	e460      	b.n	8009e70 <_svfprintf_r+0x3a8>
 800a5ae:	f04b 0b10 	orr.w	fp, fp, #16
 800a5b2:	f01b 0320 	ands.w	r3, fp, #32
 800a5b6:	d009      	beq.n	800a5cc <_svfprintf_r+0xb04>
 800a5b8:	3507      	adds	r5, #7
 800a5ba:	f025 0307 	bic.w	r3, r5, #7
 800a5be:	461a      	mov	r2, r3
 800a5c0:	685e      	ldr	r6, [r3, #4]
 800a5c2:	f852 5b08 	ldr.w	r5, [r2], #8
 800a5c6:	9206      	str	r2, [sp, #24]
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e790      	b.n	800a4ee <_svfprintf_r+0xa26>
 800a5cc:	462a      	mov	r2, r5
 800a5ce:	f01b 0610 	ands.w	r6, fp, #16
 800a5d2:	f852 5b04 	ldr.w	r5, [r2], #4
 800a5d6:	9206      	str	r2, [sp, #24]
 800a5d8:	d001      	beq.n	800a5de <_svfprintf_r+0xb16>
 800a5da:	461e      	mov	r6, r3
 800a5dc:	e7f4      	b.n	800a5c8 <_svfprintf_r+0xb00>
 800a5de:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a5e2:	d001      	beq.n	800a5e8 <_svfprintf_r+0xb20>
 800a5e4:	b2ad      	uxth	r5, r5
 800a5e6:	e7ef      	b.n	800a5c8 <_svfprintf_r+0xb00>
 800a5e8:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a5ec:	d0ec      	beq.n	800a5c8 <_svfprintf_r+0xb00>
 800a5ee:	b2ed      	uxtb	r5, r5
 800a5f0:	e7f3      	b.n	800a5da <_svfprintf_r+0xb12>
 800a5f2:	4b84      	ldr	r3, [pc, #528]	; (800a804 <_svfprintf_r+0xd3c>)
 800a5f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a5f6:	f01b 0320 	ands.w	r3, fp, #32
 800a5fa:	d01b      	beq.n	800a634 <_svfprintf_r+0xb6c>
 800a5fc:	3507      	adds	r5, #7
 800a5fe:	f025 0307 	bic.w	r3, r5, #7
 800a602:	461a      	mov	r2, r3
 800a604:	685e      	ldr	r6, [r3, #4]
 800a606:	f852 5b08 	ldr.w	r5, [r2], #8
 800a60a:	9206      	str	r2, [sp, #24]
 800a60c:	f01b 0f01 	tst.w	fp, #1
 800a610:	d00a      	beq.n	800a628 <_svfprintf_r+0xb60>
 800a612:	ea55 0306 	orrs.w	r3, r5, r6
 800a616:	d007      	beq.n	800a628 <_svfprintf_r+0xb60>
 800a618:	2330      	movs	r3, #48	; 0x30
 800a61a:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800a61e:	9b07      	ldr	r3, [sp, #28]
 800a620:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800a624:	f04b 0b02 	orr.w	fp, fp, #2
 800a628:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a62c:	2302      	movs	r3, #2
 800a62e:	e75e      	b.n	800a4ee <_svfprintf_r+0xa26>
 800a630:	4b73      	ldr	r3, [pc, #460]	; (800a800 <_svfprintf_r+0xd38>)
 800a632:	e7df      	b.n	800a5f4 <_svfprintf_r+0xb2c>
 800a634:	462a      	mov	r2, r5
 800a636:	f01b 0610 	ands.w	r6, fp, #16
 800a63a:	f852 5b04 	ldr.w	r5, [r2], #4
 800a63e:	9206      	str	r2, [sp, #24]
 800a640:	d001      	beq.n	800a646 <_svfprintf_r+0xb7e>
 800a642:	461e      	mov	r6, r3
 800a644:	e7e2      	b.n	800a60c <_svfprintf_r+0xb44>
 800a646:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a64a:	d001      	beq.n	800a650 <_svfprintf_r+0xb88>
 800a64c:	b2ad      	uxth	r5, r5
 800a64e:	e7dd      	b.n	800a60c <_svfprintf_r+0xb44>
 800a650:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a654:	d0da      	beq.n	800a60c <_svfprintf_r+0xb44>
 800a656:	b2ed      	uxtb	r5, r5
 800a658:	e7f3      	b.n	800a642 <_svfprintf_r+0xb7a>
 800a65a:	2d0a      	cmp	r5, #10
 800a65c:	f176 0300 	sbcs.w	r3, r6, #0
 800a660:	d206      	bcs.n	800a670 <_svfprintf_r+0xba8>
 800a662:	3530      	adds	r5, #48	; 0x30
 800a664:	f88d 5137 	strb.w	r5, [sp, #311]	; 0x137
 800a668:	f20d 1337 	addw	r3, sp, #311	; 0x137
 800a66c:	f000 bc16 	b.w	800ae9c <_svfprintf_r+0x13d4>
 800a670:	2300      	movs	r3, #0
 800a672:	9305      	str	r3, [sp, #20]
 800a674:	9b04      	ldr	r3, [sp, #16]
 800a676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a67a:	af4e      	add	r7, sp, #312	; 0x138
 800a67c:	9308      	str	r3, [sp, #32]
 800a67e:	220a      	movs	r2, #10
 800a680:	2300      	movs	r3, #0
 800a682:	4628      	mov	r0, r5
 800a684:	4631      	mov	r1, r6
 800a686:	f7f6 fa8f 	bl	8000ba8 <__aeabi_uldivmod>
 800a68a:	1e7b      	subs	r3, r7, #1
 800a68c:	9303      	str	r3, [sp, #12]
 800a68e:	9b05      	ldr	r3, [sp, #20]
 800a690:	9010      	str	r0, [sp, #64]	; 0x40
 800a692:	3301      	adds	r3, #1
 800a694:	9305      	str	r3, [sp, #20]
 800a696:	9b08      	ldr	r3, [sp, #32]
 800a698:	3230      	adds	r2, #48	; 0x30
 800a69a:	468b      	mov	fp, r1
 800a69c:	f807 2c01 	strb.w	r2, [r7, #-1]
 800a6a0:	b1d3      	cbz	r3, 800a6d8 <_svfprintf_r+0xc10>
 800a6a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a4:	9a05      	ldr	r2, [sp, #20]
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d115      	bne.n	800a6d8 <_svfprintf_r+0xc10>
 800a6ac:	2aff      	cmp	r2, #255	; 0xff
 800a6ae:	d013      	beq.n	800a6d8 <_svfprintf_r+0xc10>
 800a6b0:	2d0a      	cmp	r5, #10
 800a6b2:	f176 0300 	sbcs.w	r3, r6, #0
 800a6b6:	d30f      	bcc.n	800a6d8 <_svfprintf_r+0xc10>
 800a6b8:	9b03      	ldr	r3, [sp, #12]
 800a6ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a6bc:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a6be:	1a9b      	subs	r3, r3, r2
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	9303      	str	r3, [sp, #12]
 800a6c4:	f000 fcf9 	bl	800b0ba <strncpy>
 800a6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ca:	785b      	ldrb	r3, [r3, #1]
 800a6cc:	b11b      	cbz	r3, 800a6d6 <_svfprintf_r+0xc0e>
 800a6ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	9305      	str	r3, [sp, #20]
 800a6d8:	2d0a      	cmp	r5, #10
 800a6da:	f176 0600 	sbcs.w	r6, r6, #0
 800a6de:	d20b      	bcs.n	800a6f8 <_svfprintf_r+0xc30>
 800a6e0:	9b03      	ldr	r3, [sp, #12]
 800a6e2:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a6e6:	aa4e      	add	r2, sp, #312	; 0x138
 800a6e8:	4647      	mov	r7, r8
 800a6ea:	eba2 0803 	sub.w	r8, r2, r3
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9304      	str	r3, [sp, #16]
 800a6f2:	461e      	mov	r6, r3
 800a6f4:	f7ff bbbc 	b.w	8009e70 <_svfprintf_r+0x3a8>
 800a6f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a6fa:	9f03      	ldr	r7, [sp, #12]
 800a6fc:	465e      	mov	r6, fp
 800a6fe:	e7be      	b.n	800a67e <_svfprintf_r+0xbb6>
 800a700:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a702:	f005 030f 	and.w	r3, r5, #15
 800a706:	092d      	lsrs	r5, r5, #4
 800a708:	5cd3      	ldrb	r3, [r2, r3]
 800a70a:	9a03      	ldr	r2, [sp, #12]
 800a70c:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 800a710:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a714:	0936      	lsrs	r6, r6, #4
 800a716:	ea55 0306 	orrs.w	r3, r5, r6
 800a71a:	9203      	str	r2, [sp, #12]
 800a71c:	d1f0      	bne.n	800a700 <_svfprintf_r+0xc38>
 800a71e:	e7df      	b.n	800a6e0 <_svfprintf_r+0xc18>
 800a720:	b933      	cbnz	r3, 800a730 <_svfprintf_r+0xc68>
 800a722:	f01b 0f01 	tst.w	fp, #1
 800a726:	d003      	beq.n	800a730 <_svfprintf_r+0xc68>
 800a728:	2330      	movs	r3, #48	; 0x30
 800a72a:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 800a72e:	e79b      	b.n	800a668 <_svfprintf_r+0xba0>
 800a730:	ab4e      	add	r3, sp, #312	; 0x138
 800a732:	e3b3      	b.n	800ae9c <_svfprintf_r+0x13d4>
 800a734:	9b07      	ldr	r3, [sp, #28]
 800a736:	2b00      	cmp	r3, #0
 800a738:	f000 837c 	beq.w	800ae34 <_svfprintf_r+0x136c>
 800a73c:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 800a740:	2300      	movs	r3, #0
 800a742:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800a746:	9506      	str	r5, [sp, #24]
 800a748:	f7ff bb1f 	b.w	8009d8a <_svfprintf_r+0x2c2>
 800a74c:	9f04      	ldr	r7, [sp, #16]
 800a74e:	e72b      	b.n	800a5a8 <_svfprintf_r+0xae0>
 800a750:	2010      	movs	r0, #16
 800a752:	4403      	add	r3, r0
 800a754:	2a07      	cmp	r2, #7
 800a756:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a75a:	6060      	str	r0, [r4, #4]
 800a75c:	dd08      	ble.n	800a770 <_svfprintf_r+0xca8>
 800a75e:	aa22      	add	r2, sp, #136	; 0x88
 800a760:	4649      	mov	r1, r9
 800a762:	4650      	mov	r0, sl
 800a764:	f001 fef4 	bl	800c550 <__ssprint_r>
 800a768:	2800      	cmp	r0, #0
 800a76a:	f040 8341 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a76e:	a925      	add	r1, sp, #148	; 0x94
 800a770:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a772:	3b10      	subs	r3, #16
 800a774:	9312      	str	r3, [sp, #72]	; 0x48
 800a776:	460c      	mov	r4, r1
 800a778:	e4e7      	b.n	800a14a <_svfprintf_r+0x682>
 800a77a:	460c      	mov	r4, r1
 800a77c:	e502      	b.n	800a184 <_svfprintf_r+0x6bc>
 800a77e:	aa22      	add	r2, sp, #136	; 0x88
 800a780:	4649      	mov	r1, r9
 800a782:	4650      	mov	r0, sl
 800a784:	f001 fee4 	bl	800c550 <__ssprint_r>
 800a788:	2800      	cmp	r0, #0
 800a78a:	f040 8331 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a78e:	ac25      	add	r4, sp, #148	; 0x94
 800a790:	e50a      	b.n	800a1a8 <_svfprintf_r+0x6e0>
 800a792:	aa22      	add	r2, sp, #136	; 0x88
 800a794:	4649      	mov	r1, r9
 800a796:	4650      	mov	r0, sl
 800a798:	f001 feda 	bl	800c550 <__ssprint_r>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	f040 8327 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a7a2:	ac25      	add	r4, sp, #148	; 0x94
 800a7a4:	e510      	b.n	800a1c8 <_svfprintf_r+0x700>
 800a7a6:	2010      	movs	r0, #16
 800a7a8:	4403      	add	r3, r0
 800a7aa:	2a07      	cmp	r2, #7
 800a7ac:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a7b0:	6060      	str	r0, [r4, #4]
 800a7b2:	dd08      	ble.n	800a7c6 <_svfprintf_r+0xcfe>
 800a7b4:	aa22      	add	r2, sp, #136	; 0x88
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	4650      	mov	r0, sl
 800a7ba:	f001 fec9 	bl	800c550 <__ssprint_r>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	f040 8316 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a7c4:	a925      	add	r1, sp, #148	; 0x94
 800a7c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a7c8:	3b10      	subs	r3, #16
 800a7ca:	9312      	str	r3, [sp, #72]	; 0x48
 800a7cc:	460c      	mov	r4, r1
 800a7ce:	e504      	b.n	800a1da <_svfprintf_r+0x712>
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	e51f      	b.n	800a214 <_svfprintf_r+0x74c>
 800a7d4:	2010      	movs	r0, #16
 800a7d6:	4402      	add	r2, r0
 800a7d8:	2b07      	cmp	r3, #7
 800a7da:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a7de:	6060      	str	r0, [r4, #4]
 800a7e0:	dd08      	ble.n	800a7f4 <_svfprintf_r+0xd2c>
 800a7e2:	aa22      	add	r2, sp, #136	; 0x88
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	4650      	mov	r0, sl
 800a7e8:	f001 feb2 	bl	800c550 <__ssprint_r>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f040 82ff 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a7f2:	a925      	add	r1, sp, #148	; 0x94
 800a7f4:	3f10      	subs	r7, #16
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	e510      	b.n	800a21c <_svfprintf_r+0x754>
 800a7fa:	460c      	mov	r4, r1
 800a7fc:	e536      	b.n	800a26c <_svfprintf_r+0x7a4>
 800a7fe:	bf00      	nop
 800a800:	0800e218 	.word	0x0800e218
 800a804:	0800e229 	.word	0x0800e229
 800a808:	9b07      	ldr	r3, [sp, #28]
 800a80a:	2b65      	cmp	r3, #101	; 0x65
 800a80c:	f340 823a 	ble.w	800ac84 <_svfprintf_r+0x11bc>
 800a810:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a814:	2200      	movs	r2, #0
 800a816:	2300      	movs	r3, #0
 800a818:	f7f6 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 800a81c:	2800      	cmp	r0, #0
 800a81e:	d068      	beq.n	800a8f2 <_svfprintf_r+0xe2a>
 800a820:	4b6d      	ldr	r3, [pc, #436]	; (800a9d8 <_svfprintf_r+0xf10>)
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	2301      	movs	r3, #1
 800a826:	441f      	add	r7, r3
 800a828:	6063      	str	r3, [r4, #4]
 800a82a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a82c:	9724      	str	r7, [sp, #144]	; 0x90
 800a82e:	3301      	adds	r3, #1
 800a830:	2b07      	cmp	r3, #7
 800a832:	9323      	str	r3, [sp, #140]	; 0x8c
 800a834:	dc37      	bgt.n	800a8a6 <_svfprintf_r+0xdde>
 800a836:	3408      	adds	r4, #8
 800a838:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a83a:	9a05      	ldr	r2, [sp, #20]
 800a83c:	4293      	cmp	r3, r2
 800a83e:	db03      	blt.n	800a848 <_svfprintf_r+0xd80>
 800a840:	f01b 0f01 	tst.w	fp, #1
 800a844:	f43f ad23 	beq.w	800a28e <_svfprintf_r+0x7c6>
 800a848:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a84a:	6023      	str	r3, [r4, #0]
 800a84c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a84e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a850:	6063      	str	r3, [r4, #4]
 800a852:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a854:	4413      	add	r3, r2
 800a856:	9324      	str	r3, [sp, #144]	; 0x90
 800a858:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a85a:	3301      	adds	r3, #1
 800a85c:	2b07      	cmp	r3, #7
 800a85e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a860:	dc2b      	bgt.n	800a8ba <_svfprintf_r+0xdf2>
 800a862:	3408      	adds	r4, #8
 800a864:	9b05      	ldr	r3, [sp, #20]
 800a866:	1e5d      	subs	r5, r3, #1
 800a868:	2d00      	cmp	r5, #0
 800a86a:	f77f ad10 	ble.w	800a28e <_svfprintf_r+0x7c6>
 800a86e:	4e5b      	ldr	r6, [pc, #364]	; (800a9dc <_svfprintf_r+0xf14>)
 800a870:	2710      	movs	r7, #16
 800a872:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a876:	2d10      	cmp	r5, #16
 800a878:	f103 0301 	add.w	r3, r3, #1
 800a87c:	f104 0108 	add.w	r1, r4, #8
 800a880:	6026      	str	r6, [r4, #0]
 800a882:	dc24      	bgt.n	800a8ce <_svfprintf_r+0xe06>
 800a884:	6065      	str	r5, [r4, #4]
 800a886:	4415      	add	r5, r2
 800a888:	9524      	str	r5, [sp, #144]	; 0x90
 800a88a:	2b07      	cmp	r3, #7
 800a88c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a88e:	f340 828e 	ble.w	800adae <_svfprintf_r+0x12e6>
 800a892:	aa22      	add	r2, sp, #136	; 0x88
 800a894:	4649      	mov	r1, r9
 800a896:	4650      	mov	r0, sl
 800a898:	f001 fe5a 	bl	800c550 <__ssprint_r>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	f040 82a7 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a8a2:	ac25      	add	r4, sp, #148	; 0x94
 800a8a4:	e4f3      	b.n	800a28e <_svfprintf_r+0x7c6>
 800a8a6:	aa22      	add	r2, sp, #136	; 0x88
 800a8a8:	4649      	mov	r1, r9
 800a8aa:	4650      	mov	r0, sl
 800a8ac:	f001 fe50 	bl	800c550 <__ssprint_r>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	f040 829d 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a8b6:	ac25      	add	r4, sp, #148	; 0x94
 800a8b8:	e7be      	b.n	800a838 <_svfprintf_r+0xd70>
 800a8ba:	aa22      	add	r2, sp, #136	; 0x88
 800a8bc:	4649      	mov	r1, r9
 800a8be:	4650      	mov	r0, sl
 800a8c0:	f001 fe46 	bl	800c550 <__ssprint_r>
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	f040 8293 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a8ca:	ac25      	add	r4, sp, #148	; 0x94
 800a8cc:	e7ca      	b.n	800a864 <_svfprintf_r+0xd9c>
 800a8ce:	3210      	adds	r2, #16
 800a8d0:	2b07      	cmp	r3, #7
 800a8d2:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a8d6:	6067      	str	r7, [r4, #4]
 800a8d8:	dd08      	ble.n	800a8ec <_svfprintf_r+0xe24>
 800a8da:	aa22      	add	r2, sp, #136	; 0x88
 800a8dc:	4649      	mov	r1, r9
 800a8de:	4650      	mov	r0, sl
 800a8e0:	f001 fe36 	bl	800c550 <__ssprint_r>
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	f040 8283 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a8ea:	a925      	add	r1, sp, #148	; 0x94
 800a8ec:	3d10      	subs	r5, #16
 800a8ee:	460c      	mov	r4, r1
 800a8f0:	e7bf      	b.n	800a872 <_svfprintf_r+0xdaa>
 800a8f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	dc73      	bgt.n	800a9e0 <_svfprintf_r+0xf18>
 800a8f8:	4b37      	ldr	r3, [pc, #220]	; (800a9d8 <_svfprintf_r+0xf10>)
 800a8fa:	6023      	str	r3, [r4, #0]
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	441f      	add	r7, r3
 800a900:	6063      	str	r3, [r4, #4]
 800a902:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a904:	9724      	str	r7, [sp, #144]	; 0x90
 800a906:	3301      	adds	r3, #1
 800a908:	2b07      	cmp	r3, #7
 800a90a:	9323      	str	r3, [sp, #140]	; 0x8c
 800a90c:	dc3d      	bgt.n	800a98a <_svfprintf_r+0xec2>
 800a90e:	3408      	adds	r4, #8
 800a910:	9905      	ldr	r1, [sp, #20]
 800a912:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a914:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a916:	430b      	orrs	r3, r1
 800a918:	f00b 0101 	and.w	r1, fp, #1
 800a91c:	430b      	orrs	r3, r1
 800a91e:	f43f acb6 	beq.w	800a28e <_svfprintf_r+0x7c6>
 800a922:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a924:	6023      	str	r3, [r4, #0]
 800a926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a928:	6063      	str	r3, [r4, #4]
 800a92a:	441a      	add	r2, r3
 800a92c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a92e:	9224      	str	r2, [sp, #144]	; 0x90
 800a930:	3301      	adds	r3, #1
 800a932:	2b07      	cmp	r3, #7
 800a934:	9323      	str	r3, [sp, #140]	; 0x8c
 800a936:	dc32      	bgt.n	800a99e <_svfprintf_r+0xed6>
 800a938:	3408      	adds	r4, #8
 800a93a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a93c:	2d00      	cmp	r5, #0
 800a93e:	da1b      	bge.n	800a978 <_svfprintf_r+0xeb0>
 800a940:	4e26      	ldr	r6, [pc, #152]	; (800a9dc <_svfprintf_r+0xf14>)
 800a942:	426d      	negs	r5, r5
 800a944:	4623      	mov	r3, r4
 800a946:	2710      	movs	r7, #16
 800a948:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 800a94c:	2d10      	cmp	r5, #16
 800a94e:	f102 0201 	add.w	r2, r2, #1
 800a952:	f104 0408 	add.w	r4, r4, #8
 800a956:	601e      	str	r6, [r3, #0]
 800a958:	dc2b      	bgt.n	800a9b2 <_svfprintf_r+0xeea>
 800a95a:	605d      	str	r5, [r3, #4]
 800a95c:	2a07      	cmp	r2, #7
 800a95e:	440d      	add	r5, r1
 800a960:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 800a964:	dd08      	ble.n	800a978 <_svfprintf_r+0xeb0>
 800a966:	aa22      	add	r2, sp, #136	; 0x88
 800a968:	4649      	mov	r1, r9
 800a96a:	4650      	mov	r0, sl
 800a96c:	f001 fdf0 	bl	800c550 <__ssprint_r>
 800a970:	2800      	cmp	r0, #0
 800a972:	f040 823d 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a976:	ac25      	add	r4, sp, #148	; 0x94
 800a978:	9b03      	ldr	r3, [sp, #12]
 800a97a:	6023      	str	r3, [r4, #0]
 800a97c:	9b05      	ldr	r3, [sp, #20]
 800a97e:	9a05      	ldr	r2, [sp, #20]
 800a980:	6063      	str	r3, [r4, #4]
 800a982:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a984:	4413      	add	r3, r2
 800a986:	9324      	str	r3, [sp, #144]	; 0x90
 800a988:	e47a      	b.n	800a280 <_svfprintf_r+0x7b8>
 800a98a:	aa22      	add	r2, sp, #136	; 0x88
 800a98c:	4649      	mov	r1, r9
 800a98e:	4650      	mov	r0, sl
 800a990:	f001 fdde 	bl	800c550 <__ssprint_r>
 800a994:	2800      	cmp	r0, #0
 800a996:	f040 822b 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a99a:	ac25      	add	r4, sp, #148	; 0x94
 800a99c:	e7b8      	b.n	800a910 <_svfprintf_r+0xe48>
 800a99e:	aa22      	add	r2, sp, #136	; 0x88
 800a9a0:	4649      	mov	r1, r9
 800a9a2:	4650      	mov	r0, sl
 800a9a4:	f001 fdd4 	bl	800c550 <__ssprint_r>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	f040 8221 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a9ae:	ac25      	add	r4, sp, #148	; 0x94
 800a9b0:	e7c3      	b.n	800a93a <_svfprintf_r+0xe72>
 800a9b2:	3110      	adds	r1, #16
 800a9b4:	2a07      	cmp	r2, #7
 800a9b6:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 800a9ba:	605f      	str	r7, [r3, #4]
 800a9bc:	dd08      	ble.n	800a9d0 <_svfprintf_r+0xf08>
 800a9be:	aa22      	add	r2, sp, #136	; 0x88
 800a9c0:	4649      	mov	r1, r9
 800a9c2:	4650      	mov	r0, sl
 800a9c4:	f001 fdc4 	bl	800c550 <__ssprint_r>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	f040 8211 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800a9ce:	ac25      	add	r4, sp, #148	; 0x94
 800a9d0:	3d10      	subs	r5, #16
 800a9d2:	4623      	mov	r3, r4
 800a9d4:	e7b8      	b.n	800a948 <_svfprintf_r+0xe80>
 800a9d6:	bf00      	nop
 800a9d8:	0800e23a 	.word	0x0800e23a
 800a9dc:	0800e24c 	.word	0x0800e24c
 800a9e0:	9b05      	ldr	r3, [sp, #20]
 800a9e2:	42ab      	cmp	r3, r5
 800a9e4:	bfa8      	it	ge
 800a9e6:	462b      	movge	r3, r5
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	4698      	mov	r8, r3
 800a9ec:	dd0a      	ble.n	800aa04 <_svfprintf_r+0xf3c>
 800a9ee:	9b03      	ldr	r3, [sp, #12]
 800a9f0:	e9c4 3800 	strd	r3, r8, [r4]
 800a9f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	4447      	add	r7, r8
 800a9fa:	2b07      	cmp	r3, #7
 800a9fc:	9724      	str	r7, [sp, #144]	; 0x90
 800a9fe:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa00:	dc7b      	bgt.n	800aafa <_svfprintf_r+0x1032>
 800aa02:	3408      	adds	r4, #8
 800aa04:	f1b8 0f00 	cmp.w	r8, #0
 800aa08:	bfac      	ite	ge
 800aa0a:	eba5 0708 	subge.w	r7, r5, r8
 800aa0e:	462f      	movlt	r7, r5
 800aa10:	2f00      	cmp	r7, #0
 800aa12:	dd1a      	ble.n	800aa4a <_svfprintf_r+0xf82>
 800aa14:	f8df 8368 	ldr.w	r8, [pc, #872]	; 800ad80 <_svfprintf_r+0x12b8>
 800aa18:	f8c4 8000 	str.w	r8, [r4]
 800aa1c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800aa20:	2f10      	cmp	r7, #16
 800aa22:	f103 0301 	add.w	r3, r3, #1
 800aa26:	f104 0108 	add.w	r1, r4, #8
 800aa2a:	dc70      	bgt.n	800ab0e <_svfprintf_r+0x1046>
 800aa2c:	6067      	str	r7, [r4, #4]
 800aa2e:	2b07      	cmp	r3, #7
 800aa30:	4417      	add	r7, r2
 800aa32:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800aa36:	dd7d      	ble.n	800ab34 <_svfprintf_r+0x106c>
 800aa38:	aa22      	add	r2, sp, #136	; 0x88
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	4650      	mov	r0, sl
 800aa3e:	f001 fd87 	bl	800c550 <__ssprint_r>
 800aa42:	2800      	cmp	r0, #0
 800aa44:	f040 81d4 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800aa48:	ac25      	add	r4, sp, #148	; 0x94
 800aa4a:	9b03      	ldr	r3, [sp, #12]
 800aa4c:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800aa50:	441d      	add	r5, r3
 800aa52:	d00a      	beq.n	800aa6a <_svfprintf_r+0xfa2>
 800aa54:	9b08      	ldr	r3, [sp, #32]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d16e      	bne.n	800ab38 <_svfprintf_r+0x1070>
 800aa5a:	2e00      	cmp	r6, #0
 800aa5c:	d16e      	bne.n	800ab3c <_svfprintf_r+0x1074>
 800aa5e:	9b03      	ldr	r3, [sp, #12]
 800aa60:	9a05      	ldr	r2, [sp, #20]
 800aa62:	4413      	add	r3, r2
 800aa64:	429d      	cmp	r5, r3
 800aa66:	bf28      	it	cs
 800aa68:	461d      	movcs	r5, r3
 800aa6a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aa6c:	9a05      	ldr	r2, [sp, #20]
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	db02      	blt.n	800aa78 <_svfprintf_r+0xfb0>
 800aa72:	f01b 0f01 	tst.w	fp, #1
 800aa76:	d00e      	beq.n	800aa96 <_svfprintf_r+0xfce>
 800aa78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aa7a:	6023      	str	r3, [r4, #0]
 800aa7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa80:	6063      	str	r3, [r4, #4]
 800aa82:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa84:	4413      	add	r3, r2
 800aa86:	9324      	str	r3, [sp, #144]	; 0x90
 800aa88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa8a:	3301      	adds	r3, #1
 800aa8c:	2b07      	cmp	r3, #7
 800aa8e:	9323      	str	r3, [sp, #140]	; 0x8c
 800aa90:	f300 80d2 	bgt.w	800ac38 <_svfprintf_r+0x1170>
 800aa94:	3408      	adds	r4, #8
 800aa96:	9b05      	ldr	r3, [sp, #20]
 800aa98:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800aa9a:	9a05      	ldr	r2, [sp, #20]
 800aa9c:	1b9e      	subs	r6, r3, r6
 800aa9e:	9b03      	ldr	r3, [sp, #12]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	1b5b      	subs	r3, r3, r5
 800aaa4:	429e      	cmp	r6, r3
 800aaa6:	bfa8      	it	ge
 800aaa8:	461e      	movge	r6, r3
 800aaaa:	2e00      	cmp	r6, #0
 800aaac:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aaae:	dd0a      	ble.n	800aac6 <_svfprintf_r+0xffe>
 800aab0:	4433      	add	r3, r6
 800aab2:	9324      	str	r3, [sp, #144]	; 0x90
 800aab4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aab6:	3301      	adds	r3, #1
 800aab8:	2b07      	cmp	r3, #7
 800aaba:	e9c4 5600 	strd	r5, r6, [r4]
 800aabe:	9323      	str	r3, [sp, #140]	; 0x8c
 800aac0:	f300 80c4 	bgt.w	800ac4c <_svfprintf_r+0x1184>
 800aac4:	3408      	adds	r4, #8
 800aac6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800aac8:	9b05      	ldr	r3, [sp, #20]
 800aaca:	2e00      	cmp	r6, #0
 800aacc:	eba3 0505 	sub.w	r5, r3, r5
 800aad0:	bfa8      	it	ge
 800aad2:	1bad      	subge	r5, r5, r6
 800aad4:	2d00      	cmp	r5, #0
 800aad6:	f77f abda 	ble.w	800a28e <_svfprintf_r+0x7c6>
 800aada:	4ea9      	ldr	r6, [pc, #676]	; (800ad80 <_svfprintf_r+0x12b8>)
 800aadc:	2710      	movs	r7, #16
 800aade:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800aae2:	2d10      	cmp	r5, #16
 800aae4:	f103 0301 	add.w	r3, r3, #1
 800aae8:	f104 0108 	add.w	r1, r4, #8
 800aaec:	6026      	str	r6, [r4, #0]
 800aaee:	f300 80b7 	bgt.w	800ac60 <_svfprintf_r+0x1198>
 800aaf2:	442a      	add	r2, r5
 800aaf4:	6065      	str	r5, [r4, #4]
 800aaf6:	9224      	str	r2, [sp, #144]	; 0x90
 800aaf8:	e6c7      	b.n	800a88a <_svfprintf_r+0xdc2>
 800aafa:	aa22      	add	r2, sp, #136	; 0x88
 800aafc:	4649      	mov	r1, r9
 800aafe:	4650      	mov	r0, sl
 800ab00:	f001 fd26 	bl	800c550 <__ssprint_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	f040 8173 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ab0a:	ac25      	add	r4, sp, #148	; 0x94
 800ab0c:	e77a      	b.n	800aa04 <_svfprintf_r+0xf3c>
 800ab0e:	2010      	movs	r0, #16
 800ab10:	4402      	add	r2, r0
 800ab12:	2b07      	cmp	r3, #7
 800ab14:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ab18:	6060      	str	r0, [r4, #4]
 800ab1a:	dd08      	ble.n	800ab2e <_svfprintf_r+0x1066>
 800ab1c:	aa22      	add	r2, sp, #136	; 0x88
 800ab1e:	4649      	mov	r1, r9
 800ab20:	4650      	mov	r0, sl
 800ab22:	f001 fd15 	bl	800c550 <__ssprint_r>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f040 8162 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ab2c:	a925      	add	r1, sp, #148	; 0x94
 800ab2e:	3f10      	subs	r7, #16
 800ab30:	460c      	mov	r4, r1
 800ab32:	e771      	b.n	800aa18 <_svfprintf_r+0xf50>
 800ab34:	460c      	mov	r4, r1
 800ab36:	e788      	b.n	800aa4a <_svfprintf_r+0xf82>
 800ab38:	2e00      	cmp	r6, #0
 800ab3a:	d04d      	beq.n	800abd8 <_svfprintf_r+0x1110>
 800ab3c:	3e01      	subs	r6, #1
 800ab3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab40:	6023      	str	r3, [r4, #0]
 800ab42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab44:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab46:	6063      	str	r3, [r4, #4]
 800ab48:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ab4a:	4413      	add	r3, r2
 800ab4c:	9324      	str	r3, [sp, #144]	; 0x90
 800ab4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab50:	3301      	adds	r3, #1
 800ab52:	2b07      	cmp	r3, #7
 800ab54:	9323      	str	r3, [sp, #140]	; 0x8c
 800ab56:	dc46      	bgt.n	800abe6 <_svfprintf_r+0x111e>
 800ab58:	3408      	adds	r4, #8
 800ab5a:	9b03      	ldr	r3, [sp, #12]
 800ab5c:	9a05      	ldr	r2, [sp, #20]
 800ab5e:	eb03 0802 	add.w	r8, r3, r2
 800ab62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	eba8 0805 	sub.w	r8, r8, r5
 800ab6a:	4598      	cmp	r8, r3
 800ab6c:	bfa8      	it	ge
 800ab6e:	4698      	movge	r8, r3
 800ab70:	f1b8 0f00 	cmp.w	r8, #0
 800ab74:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ab76:	dd09      	ble.n	800ab8c <_svfprintf_r+0x10c4>
 800ab78:	4443      	add	r3, r8
 800ab7a:	9324      	str	r3, [sp, #144]	; 0x90
 800ab7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab7e:	3301      	adds	r3, #1
 800ab80:	2b07      	cmp	r3, #7
 800ab82:	e9c4 5800 	strd	r5, r8, [r4]
 800ab86:	9323      	str	r3, [sp, #140]	; 0x8c
 800ab88:	dc37      	bgt.n	800abfa <_svfprintf_r+0x1132>
 800ab8a:	3408      	adds	r4, #8
 800ab8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab8e:	781f      	ldrb	r7, [r3, #0]
 800ab90:	f1b8 0f00 	cmp.w	r8, #0
 800ab94:	bfa8      	it	ge
 800ab96:	eba7 0708 	subge.w	r7, r7, r8
 800ab9a:	2f00      	cmp	r7, #0
 800ab9c:	dd18      	ble.n	800abd0 <_svfprintf_r+0x1108>
 800ab9e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800aba2:	4877      	ldr	r0, [pc, #476]	; (800ad80 <_svfprintf_r+0x12b8>)
 800aba4:	6020      	str	r0, [r4, #0]
 800aba6:	2f10      	cmp	r7, #16
 800aba8:	f103 0301 	add.w	r3, r3, #1
 800abac:	f104 0108 	add.w	r1, r4, #8
 800abb0:	dc2d      	bgt.n	800ac0e <_svfprintf_r+0x1146>
 800abb2:	443a      	add	r2, r7
 800abb4:	2b07      	cmp	r3, #7
 800abb6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800abba:	6067      	str	r7, [r4, #4]
 800abbc:	dd3a      	ble.n	800ac34 <_svfprintf_r+0x116c>
 800abbe:	aa22      	add	r2, sp, #136	; 0x88
 800abc0:	4649      	mov	r1, r9
 800abc2:	4650      	mov	r0, sl
 800abc4:	f001 fcc4 	bl	800c550 <__ssprint_r>
 800abc8:	2800      	cmp	r0, #0
 800abca:	f040 8111 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800abce:	ac25      	add	r4, sp, #148	; 0x94
 800abd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd2:	781b      	ldrb	r3, [r3, #0]
 800abd4:	441d      	add	r5, r3
 800abd6:	e73d      	b.n	800aa54 <_svfprintf_r+0xf8c>
 800abd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abda:	3b01      	subs	r3, #1
 800abdc:	9309      	str	r3, [sp, #36]	; 0x24
 800abde:	9b08      	ldr	r3, [sp, #32]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	9308      	str	r3, [sp, #32]
 800abe4:	e7ab      	b.n	800ab3e <_svfprintf_r+0x1076>
 800abe6:	aa22      	add	r2, sp, #136	; 0x88
 800abe8:	4649      	mov	r1, r9
 800abea:	4650      	mov	r0, sl
 800abec:	f001 fcb0 	bl	800c550 <__ssprint_r>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	f040 80fd 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800abf6:	ac25      	add	r4, sp, #148	; 0x94
 800abf8:	e7af      	b.n	800ab5a <_svfprintf_r+0x1092>
 800abfa:	aa22      	add	r2, sp, #136	; 0x88
 800abfc:	4649      	mov	r1, r9
 800abfe:	4650      	mov	r0, sl
 800ac00:	f001 fca6 	bl	800c550 <__ssprint_r>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	f040 80f3 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ac0a:	ac25      	add	r4, sp, #148	; 0x94
 800ac0c:	e7be      	b.n	800ab8c <_svfprintf_r+0x10c4>
 800ac0e:	2010      	movs	r0, #16
 800ac10:	4402      	add	r2, r0
 800ac12:	2b07      	cmp	r3, #7
 800ac14:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ac18:	6060      	str	r0, [r4, #4]
 800ac1a:	dd08      	ble.n	800ac2e <_svfprintf_r+0x1166>
 800ac1c:	aa22      	add	r2, sp, #136	; 0x88
 800ac1e:	4649      	mov	r1, r9
 800ac20:	4650      	mov	r0, sl
 800ac22:	f001 fc95 	bl	800c550 <__ssprint_r>
 800ac26:	2800      	cmp	r0, #0
 800ac28:	f040 80e2 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ac2c:	a925      	add	r1, sp, #148	; 0x94
 800ac2e:	3f10      	subs	r7, #16
 800ac30:	460c      	mov	r4, r1
 800ac32:	e7b4      	b.n	800ab9e <_svfprintf_r+0x10d6>
 800ac34:	460c      	mov	r4, r1
 800ac36:	e7cb      	b.n	800abd0 <_svfprintf_r+0x1108>
 800ac38:	aa22      	add	r2, sp, #136	; 0x88
 800ac3a:	4649      	mov	r1, r9
 800ac3c:	4650      	mov	r0, sl
 800ac3e:	f001 fc87 	bl	800c550 <__ssprint_r>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	f040 80d4 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ac48:	ac25      	add	r4, sp, #148	; 0x94
 800ac4a:	e724      	b.n	800aa96 <_svfprintf_r+0xfce>
 800ac4c:	aa22      	add	r2, sp, #136	; 0x88
 800ac4e:	4649      	mov	r1, r9
 800ac50:	4650      	mov	r0, sl
 800ac52:	f001 fc7d 	bl	800c550 <__ssprint_r>
 800ac56:	2800      	cmp	r0, #0
 800ac58:	f040 80ca 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ac5c:	ac25      	add	r4, sp, #148	; 0x94
 800ac5e:	e732      	b.n	800aac6 <_svfprintf_r+0xffe>
 800ac60:	3210      	adds	r2, #16
 800ac62:	2b07      	cmp	r3, #7
 800ac64:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ac68:	6067      	str	r7, [r4, #4]
 800ac6a:	dd08      	ble.n	800ac7e <_svfprintf_r+0x11b6>
 800ac6c:	aa22      	add	r2, sp, #136	; 0x88
 800ac6e:	4649      	mov	r1, r9
 800ac70:	4650      	mov	r0, sl
 800ac72:	f001 fc6d 	bl	800c550 <__ssprint_r>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	f040 80ba 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800ac7c:	a925      	add	r1, sp, #148	; 0x94
 800ac7e:	3d10      	subs	r5, #16
 800ac80:	460c      	mov	r4, r1
 800ac82:	e72c      	b.n	800aade <_svfprintf_r+0x1016>
 800ac84:	9a05      	ldr	r2, [sp, #20]
 800ac86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ac88:	2a01      	cmp	r2, #1
 800ac8a:	9a03      	ldr	r2, [sp, #12]
 800ac8c:	6022      	str	r2, [r4, #0]
 800ac8e:	f107 0701 	add.w	r7, r7, #1
 800ac92:	f103 0301 	add.w	r3, r3, #1
 800ac96:	f04f 0201 	mov.w	r2, #1
 800ac9a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800ac9e:	f104 0508 	add.w	r5, r4, #8
 800aca2:	6062      	str	r2, [r4, #4]
 800aca4:	dc02      	bgt.n	800acac <_svfprintf_r+0x11e4>
 800aca6:	f01b 0f01 	tst.w	fp, #1
 800acaa:	d07b      	beq.n	800ada4 <_svfprintf_r+0x12dc>
 800acac:	2b07      	cmp	r3, #7
 800acae:	dd08      	ble.n	800acc2 <_svfprintf_r+0x11fa>
 800acb0:	aa22      	add	r2, sp, #136	; 0x88
 800acb2:	4649      	mov	r1, r9
 800acb4:	4650      	mov	r0, sl
 800acb6:	f001 fc4b 	bl	800c550 <__ssprint_r>
 800acba:	2800      	cmp	r0, #0
 800acbc:	f040 8098 	bne.w	800adf0 <_svfprintf_r+0x1328>
 800acc0:	ad25      	add	r5, sp, #148	; 0x94
 800acc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800acc4:	602b      	str	r3, [r5, #0]
 800acc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acca:	606b      	str	r3, [r5, #4]
 800accc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800acce:	4413      	add	r3, r2
 800acd0:	9324      	str	r3, [sp, #144]	; 0x90
 800acd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800acd4:	3301      	adds	r3, #1
 800acd6:	2b07      	cmp	r3, #7
 800acd8:	9323      	str	r3, [sp, #140]	; 0x8c
 800acda:	dc32      	bgt.n	800ad42 <_svfprintf_r+0x127a>
 800acdc:	3508      	adds	r5, #8
 800acde:	9b05      	ldr	r3, [sp, #20]
 800ace0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ace4:	1e5c      	subs	r4, r3, #1
 800ace6:	2200      	movs	r2, #0
 800ace8:	2300      	movs	r3, #0
 800acea:	e9dd 7623 	ldrd	r7, r6, [sp, #140]	; 0x8c
 800acee:	f7f5 feeb 	bl	8000ac8 <__aeabi_dcmpeq>
 800acf2:	2800      	cmp	r0, #0
 800acf4:	d12e      	bne.n	800ad54 <_svfprintf_r+0x128c>
 800acf6:	9b03      	ldr	r3, [sp, #12]
 800acf8:	3301      	adds	r3, #1
 800acfa:	e9c5 3400 	strd	r3, r4, [r5]
 800acfe:	9b05      	ldr	r3, [sp, #20]
 800ad00:	3701      	adds	r7, #1
 800ad02:	3e01      	subs	r6, #1
 800ad04:	441e      	add	r6, r3
 800ad06:	2f07      	cmp	r7, #7
 800ad08:	e9cd 7623 	strd	r7, r6, [sp, #140]	; 0x8c
 800ad0c:	dd4d      	ble.n	800adaa <_svfprintf_r+0x12e2>
 800ad0e:	aa22      	add	r2, sp, #136	; 0x88
 800ad10:	4649      	mov	r1, r9
 800ad12:	4650      	mov	r0, sl
 800ad14:	f001 fc1c 	bl	800c550 <__ssprint_r>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d169      	bne.n	800adf0 <_svfprintf_r+0x1328>
 800ad1c:	ad25      	add	r5, sp, #148	; 0x94
 800ad1e:	ab1e      	add	r3, sp, #120	; 0x78
 800ad20:	602b      	str	r3, [r5, #0]
 800ad22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad24:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ad26:	606b      	str	r3, [r5, #4]
 800ad28:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ad2a:	4413      	add	r3, r2
 800ad2c:	9324      	str	r3, [sp, #144]	; 0x90
 800ad2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad30:	3301      	adds	r3, #1
 800ad32:	2b07      	cmp	r3, #7
 800ad34:	9323      	str	r3, [sp, #140]	; 0x8c
 800ad36:	f73f adac 	bgt.w	800a892 <_svfprintf_r+0xdca>
 800ad3a:	f105 0408 	add.w	r4, r5, #8
 800ad3e:	f7ff baa6 	b.w	800a28e <_svfprintf_r+0x7c6>
 800ad42:	aa22      	add	r2, sp, #136	; 0x88
 800ad44:	4649      	mov	r1, r9
 800ad46:	4650      	mov	r0, sl
 800ad48:	f001 fc02 	bl	800c550 <__ssprint_r>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d14f      	bne.n	800adf0 <_svfprintf_r+0x1328>
 800ad50:	ad25      	add	r5, sp, #148	; 0x94
 800ad52:	e7c4      	b.n	800acde <_svfprintf_r+0x1216>
 800ad54:	2c00      	cmp	r4, #0
 800ad56:	dde2      	ble.n	800ad1e <_svfprintf_r+0x1256>
 800ad58:	4e09      	ldr	r6, [pc, #36]	; (800ad80 <_svfprintf_r+0x12b8>)
 800ad5a:	2710      	movs	r7, #16
 800ad5c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800ad60:	2c10      	cmp	r4, #16
 800ad62:	f103 0301 	add.w	r3, r3, #1
 800ad66:	f105 0108 	add.w	r1, r5, #8
 800ad6a:	602e      	str	r6, [r5, #0]
 800ad6c:	dc0a      	bgt.n	800ad84 <_svfprintf_r+0x12bc>
 800ad6e:	606c      	str	r4, [r5, #4]
 800ad70:	2b07      	cmp	r3, #7
 800ad72:	4414      	add	r4, r2
 800ad74:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 800ad78:	dcc9      	bgt.n	800ad0e <_svfprintf_r+0x1246>
 800ad7a:	460d      	mov	r5, r1
 800ad7c:	e7cf      	b.n	800ad1e <_svfprintf_r+0x1256>
 800ad7e:	bf00      	nop
 800ad80:	0800e24c 	.word	0x0800e24c
 800ad84:	3210      	adds	r2, #16
 800ad86:	2b07      	cmp	r3, #7
 800ad88:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ad8c:	606f      	str	r7, [r5, #4]
 800ad8e:	dd06      	ble.n	800ad9e <_svfprintf_r+0x12d6>
 800ad90:	aa22      	add	r2, sp, #136	; 0x88
 800ad92:	4649      	mov	r1, r9
 800ad94:	4650      	mov	r0, sl
 800ad96:	f001 fbdb 	bl	800c550 <__ssprint_r>
 800ad9a:	bb48      	cbnz	r0, 800adf0 <_svfprintf_r+0x1328>
 800ad9c:	a925      	add	r1, sp, #148	; 0x94
 800ad9e:	3c10      	subs	r4, #16
 800ada0:	460d      	mov	r5, r1
 800ada2:	e7db      	b.n	800ad5c <_svfprintf_r+0x1294>
 800ada4:	2b07      	cmp	r3, #7
 800ada6:	ddba      	ble.n	800ad1e <_svfprintf_r+0x1256>
 800ada8:	e7b1      	b.n	800ad0e <_svfprintf_r+0x1246>
 800adaa:	3508      	adds	r5, #8
 800adac:	e7b7      	b.n	800ad1e <_svfprintf_r+0x1256>
 800adae:	460c      	mov	r4, r1
 800adb0:	f7ff ba6d 	b.w	800a28e <_svfprintf_r+0x7c6>
 800adb4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800adb8:	1a9d      	subs	r5, r3, r2
 800adba:	2d00      	cmp	r5, #0
 800adbc:	f77f aa6b 	ble.w	800a296 <_svfprintf_r+0x7ce>
 800adc0:	4e37      	ldr	r6, [pc, #220]	; (800aea0 <_svfprintf_r+0x13d8>)
 800adc2:	2710      	movs	r7, #16
 800adc4:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800adc8:	2d10      	cmp	r5, #16
 800adca:	f103 0301 	add.w	r3, r3, #1
 800adce:	6026      	str	r6, [r4, #0]
 800add0:	dc18      	bgt.n	800ae04 <_svfprintf_r+0x133c>
 800add2:	6065      	str	r5, [r4, #4]
 800add4:	2b07      	cmp	r3, #7
 800add6:	4415      	add	r5, r2
 800add8:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800addc:	f77f aa5b 	ble.w	800a296 <_svfprintf_r+0x7ce>
 800ade0:	aa22      	add	r2, sp, #136	; 0x88
 800ade2:	4649      	mov	r1, r9
 800ade4:	4650      	mov	r0, sl
 800ade6:	f001 fbb3 	bl	800c550 <__ssprint_r>
 800adea:	2800      	cmp	r0, #0
 800adec:	f43f aa53 	beq.w	800a296 <_svfprintf_r+0x7ce>
 800adf0:	9b04      	ldr	r3, [sp, #16]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	f43f a874 	beq.w	8009ee0 <_svfprintf_r+0x418>
 800adf8:	4619      	mov	r1, r3
 800adfa:	4650      	mov	r0, sl
 800adfc:	f7fe fb5e 	bl	80094bc <_free_r>
 800ae00:	f7ff b86e 	b.w	8009ee0 <_svfprintf_r+0x418>
 800ae04:	3210      	adds	r2, #16
 800ae06:	2b07      	cmp	r3, #7
 800ae08:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ae0c:	6067      	str	r7, [r4, #4]
 800ae0e:	dc02      	bgt.n	800ae16 <_svfprintf_r+0x134e>
 800ae10:	3408      	adds	r4, #8
 800ae12:	3d10      	subs	r5, #16
 800ae14:	e7d6      	b.n	800adc4 <_svfprintf_r+0x12fc>
 800ae16:	aa22      	add	r2, sp, #136	; 0x88
 800ae18:	4649      	mov	r1, r9
 800ae1a:	4650      	mov	r0, sl
 800ae1c:	f001 fb98 	bl	800c550 <__ssprint_r>
 800ae20:	2800      	cmp	r0, #0
 800ae22:	d1e5      	bne.n	800adf0 <_svfprintf_r+0x1328>
 800ae24:	ac25      	add	r4, sp, #148	; 0x94
 800ae26:	e7f4      	b.n	800ae12 <_svfprintf_r+0x134a>
 800ae28:	9904      	ldr	r1, [sp, #16]
 800ae2a:	4650      	mov	r0, sl
 800ae2c:	f7fe fb46 	bl	80094bc <_free_r>
 800ae30:	f7ff ba49 	b.w	800a2c6 <_svfprintf_r+0x7fe>
 800ae34:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	f43f a852 	beq.w	8009ee0 <_svfprintf_r+0x418>
 800ae3c:	aa22      	add	r2, sp, #136	; 0x88
 800ae3e:	4649      	mov	r1, r9
 800ae40:	4650      	mov	r0, sl
 800ae42:	f001 fb85 	bl	800c550 <__ssprint_r>
 800ae46:	f7ff b84b 	b.w	8009ee0 <_svfprintf_r+0x418>
 800ae4a:	ea55 0206 	orrs.w	r2, r5, r6
 800ae4e:	f8cd b010 	str.w	fp, [sp, #16]
 800ae52:	f43f ab5e 	beq.w	800a512 <_svfprintf_r+0xa4a>
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	f43f abff 	beq.w	800a65a <_svfprintf_r+0xb92>
 800ae5c:	2b02      	cmp	r3, #2
 800ae5e:	ab4e      	add	r3, sp, #312	; 0x138
 800ae60:	9303      	str	r3, [sp, #12]
 800ae62:	f43f ac4d 	beq.w	800a700 <_svfprintf_r+0xc38>
 800ae66:	9a03      	ldr	r2, [sp, #12]
 800ae68:	f005 0307 	and.w	r3, r5, #7
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	3330      	adds	r3, #48	; 0x30
 800ae70:	f801 3d01 	strb.w	r3, [r1, #-1]!
 800ae74:	08ed      	lsrs	r5, r5, #3
 800ae76:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 800ae7a:	08f6      	lsrs	r6, r6, #3
 800ae7c:	9103      	str	r1, [sp, #12]
 800ae7e:	ea55 0106 	orrs.w	r1, r5, r6
 800ae82:	d1f0      	bne.n	800ae66 <_svfprintf_r+0x139e>
 800ae84:	9904      	ldr	r1, [sp, #16]
 800ae86:	07c9      	lsls	r1, r1, #31
 800ae88:	f57f ac2a 	bpl.w	800a6e0 <_svfprintf_r+0xc18>
 800ae8c:	2b30      	cmp	r3, #48	; 0x30
 800ae8e:	f43f ac27 	beq.w	800a6e0 <_svfprintf_r+0xc18>
 800ae92:	9903      	ldr	r1, [sp, #12]
 800ae94:	2330      	movs	r3, #48	; 0x30
 800ae96:	f801 3c01 	strb.w	r3, [r1, #-1]
 800ae9a:	1e93      	subs	r3, r2, #2
 800ae9c:	9303      	str	r3, [sp, #12]
 800ae9e:	e41f      	b.n	800a6e0 <_svfprintf_r+0xc18>
 800aea0:	0800e23c 	.word	0x0800e23c

0800aea4 <_fclose_r>:
 800aea4:	b570      	push	{r4, r5, r6, lr}
 800aea6:	4606      	mov	r6, r0
 800aea8:	460c      	mov	r4, r1
 800aeaa:	b911      	cbnz	r1, 800aeb2 <_fclose_r+0xe>
 800aeac:	2500      	movs	r5, #0
 800aeae:	4628      	mov	r0, r5
 800aeb0:	bd70      	pop	{r4, r5, r6, pc}
 800aeb2:	b118      	cbz	r0, 800aebc <_fclose_r+0x18>
 800aeb4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800aeb6:	b90b      	cbnz	r3, 800aebc <_fclose_r+0x18>
 800aeb8:	f7fe f94a 	bl	8009150 <__sinit>
 800aebc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aebe:	07d8      	lsls	r0, r3, #31
 800aec0:	d405      	bmi.n	800aece <_fclose_r+0x2a>
 800aec2:	89a3      	ldrh	r3, [r4, #12]
 800aec4:	0599      	lsls	r1, r3, #22
 800aec6:	d402      	bmi.n	800aece <_fclose_r+0x2a>
 800aec8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeca:	f7fe fa83 	bl	80093d4 <__retarget_lock_acquire_recursive>
 800aece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aed2:	b93b      	cbnz	r3, 800aee4 <_fclose_r+0x40>
 800aed4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800aed6:	f015 0501 	ands.w	r5, r5, #1
 800aeda:	d1e7      	bne.n	800aeac <_fclose_r+0x8>
 800aedc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aede:	f7fe fa7a 	bl	80093d6 <__retarget_lock_release_recursive>
 800aee2:	e7e4      	b.n	800aeae <_fclose_r+0xa>
 800aee4:	4621      	mov	r1, r4
 800aee6:	4630      	mov	r0, r6
 800aee8:	f000 f834 	bl	800af54 <__sflush_r>
 800aeec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aeee:	4605      	mov	r5, r0
 800aef0:	b133      	cbz	r3, 800af00 <_fclose_r+0x5c>
 800aef2:	69e1      	ldr	r1, [r4, #28]
 800aef4:	4630      	mov	r0, r6
 800aef6:	4798      	blx	r3
 800aef8:	2800      	cmp	r0, #0
 800aefa:	bfb8      	it	lt
 800aefc:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800af00:	89a3      	ldrh	r3, [r4, #12]
 800af02:	061a      	lsls	r2, r3, #24
 800af04:	d503      	bpl.n	800af0e <_fclose_r+0x6a>
 800af06:	6921      	ldr	r1, [r4, #16]
 800af08:	4630      	mov	r0, r6
 800af0a:	f7fe fad7 	bl	80094bc <_free_r>
 800af0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800af10:	b141      	cbz	r1, 800af24 <_fclose_r+0x80>
 800af12:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800af16:	4299      	cmp	r1, r3
 800af18:	d002      	beq.n	800af20 <_fclose_r+0x7c>
 800af1a:	4630      	mov	r0, r6
 800af1c:	f7fe face 	bl	80094bc <_free_r>
 800af20:	2300      	movs	r3, #0
 800af22:	6323      	str	r3, [r4, #48]	; 0x30
 800af24:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800af26:	b121      	cbz	r1, 800af32 <_fclose_r+0x8e>
 800af28:	4630      	mov	r0, r6
 800af2a:	f7fe fac7 	bl	80094bc <_free_r>
 800af2e:	2300      	movs	r3, #0
 800af30:	6463      	str	r3, [r4, #68]	; 0x44
 800af32:	f7fe f901 	bl	8009138 <__sfp_lock_acquire>
 800af36:	2300      	movs	r3, #0
 800af38:	81a3      	strh	r3, [r4, #12]
 800af3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af3c:	07db      	lsls	r3, r3, #31
 800af3e:	d402      	bmi.n	800af46 <_fclose_r+0xa2>
 800af40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af42:	f7fe fa48 	bl	80093d6 <__retarget_lock_release_recursive>
 800af46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af48:	f7fe fa43 	bl	80093d2 <__retarget_lock_close_recursive>
 800af4c:	f7fe f8fa 	bl	8009144 <__sfp_lock_release>
 800af50:	e7ad      	b.n	800aeae <_fclose_r+0xa>
	...

0800af54 <__sflush_r>:
 800af54:	898b      	ldrh	r3, [r1, #12]
 800af56:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af5e:	4605      	mov	r5, r0
 800af60:	0718      	lsls	r0, r3, #28
 800af62:	460c      	mov	r4, r1
 800af64:	d45f      	bmi.n	800b026 <__sflush_r+0xd2>
 800af66:	684b      	ldr	r3, [r1, #4]
 800af68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	818a      	strh	r2, [r1, #12]
 800af70:	dc05      	bgt.n	800af7e <__sflush_r+0x2a>
 800af72:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800af74:	2b00      	cmp	r3, #0
 800af76:	dc02      	bgt.n	800af7e <__sflush_r+0x2a>
 800af78:	2000      	movs	r0, #0
 800af7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af80:	2e00      	cmp	r6, #0
 800af82:	d0f9      	beq.n	800af78 <__sflush_r+0x24>
 800af84:	2300      	movs	r3, #0
 800af86:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af8a:	682f      	ldr	r7, [r5, #0]
 800af8c:	69e1      	ldr	r1, [r4, #28]
 800af8e:	602b      	str	r3, [r5, #0]
 800af90:	d036      	beq.n	800b000 <__sflush_r+0xac>
 800af92:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800af94:	89a3      	ldrh	r3, [r4, #12]
 800af96:	075a      	lsls	r2, r3, #29
 800af98:	d505      	bpl.n	800afa6 <__sflush_r+0x52>
 800af9a:	6863      	ldr	r3, [r4, #4]
 800af9c:	1ac0      	subs	r0, r0, r3
 800af9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800afa0:	b10b      	cbz	r3, 800afa6 <__sflush_r+0x52>
 800afa2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800afa4:	1ac0      	subs	r0, r0, r3
 800afa6:	2300      	movs	r3, #0
 800afa8:	4602      	mov	r2, r0
 800afaa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afac:	69e1      	ldr	r1, [r4, #28]
 800afae:	4628      	mov	r0, r5
 800afb0:	47b0      	blx	r6
 800afb2:	1c43      	adds	r3, r0, #1
 800afb4:	89a3      	ldrh	r3, [r4, #12]
 800afb6:	d106      	bne.n	800afc6 <__sflush_r+0x72>
 800afb8:	6829      	ldr	r1, [r5, #0]
 800afba:	291d      	cmp	r1, #29
 800afbc:	d82f      	bhi.n	800b01e <__sflush_r+0xca>
 800afbe:	4a2b      	ldr	r2, [pc, #172]	; (800b06c <__sflush_r+0x118>)
 800afc0:	410a      	asrs	r2, r1
 800afc2:	07d6      	lsls	r6, r2, #31
 800afc4:	d42b      	bmi.n	800b01e <__sflush_r+0xca>
 800afc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800afca:	b21b      	sxth	r3, r3
 800afcc:	2200      	movs	r2, #0
 800afce:	6062      	str	r2, [r4, #4]
 800afd0:	04d9      	lsls	r1, r3, #19
 800afd2:	6922      	ldr	r2, [r4, #16]
 800afd4:	81a3      	strh	r3, [r4, #12]
 800afd6:	6022      	str	r2, [r4, #0]
 800afd8:	d504      	bpl.n	800afe4 <__sflush_r+0x90>
 800afda:	1c42      	adds	r2, r0, #1
 800afdc:	d101      	bne.n	800afe2 <__sflush_r+0x8e>
 800afde:	682b      	ldr	r3, [r5, #0]
 800afe0:	b903      	cbnz	r3, 800afe4 <__sflush_r+0x90>
 800afe2:	6520      	str	r0, [r4, #80]	; 0x50
 800afe4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800afe6:	602f      	str	r7, [r5, #0]
 800afe8:	2900      	cmp	r1, #0
 800afea:	d0c5      	beq.n	800af78 <__sflush_r+0x24>
 800afec:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aff0:	4299      	cmp	r1, r3
 800aff2:	d002      	beq.n	800affa <__sflush_r+0xa6>
 800aff4:	4628      	mov	r0, r5
 800aff6:	f7fe fa61 	bl	80094bc <_free_r>
 800affa:	2000      	movs	r0, #0
 800affc:	6320      	str	r0, [r4, #48]	; 0x30
 800affe:	e7bc      	b.n	800af7a <__sflush_r+0x26>
 800b000:	2301      	movs	r3, #1
 800b002:	4628      	mov	r0, r5
 800b004:	47b0      	blx	r6
 800b006:	1c41      	adds	r1, r0, #1
 800b008:	d1c4      	bne.n	800af94 <__sflush_r+0x40>
 800b00a:	682b      	ldr	r3, [r5, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d0c1      	beq.n	800af94 <__sflush_r+0x40>
 800b010:	2b1d      	cmp	r3, #29
 800b012:	d001      	beq.n	800b018 <__sflush_r+0xc4>
 800b014:	2b16      	cmp	r3, #22
 800b016:	d101      	bne.n	800b01c <__sflush_r+0xc8>
 800b018:	602f      	str	r7, [r5, #0]
 800b01a:	e7ad      	b.n	800af78 <__sflush_r+0x24>
 800b01c:	89a3      	ldrh	r3, [r4, #12]
 800b01e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b022:	81a3      	strh	r3, [r4, #12]
 800b024:	e7a9      	b.n	800af7a <__sflush_r+0x26>
 800b026:	690f      	ldr	r7, [r1, #16]
 800b028:	2f00      	cmp	r7, #0
 800b02a:	d0a5      	beq.n	800af78 <__sflush_r+0x24>
 800b02c:	079b      	lsls	r3, r3, #30
 800b02e:	680e      	ldr	r6, [r1, #0]
 800b030:	bf08      	it	eq
 800b032:	694b      	ldreq	r3, [r1, #20]
 800b034:	600f      	str	r7, [r1, #0]
 800b036:	bf18      	it	ne
 800b038:	2300      	movne	r3, #0
 800b03a:	eba6 0807 	sub.w	r8, r6, r7
 800b03e:	608b      	str	r3, [r1, #8]
 800b040:	f1b8 0f00 	cmp.w	r8, #0
 800b044:	dd98      	ble.n	800af78 <__sflush_r+0x24>
 800b046:	69e1      	ldr	r1, [r4, #28]
 800b048:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b04a:	4643      	mov	r3, r8
 800b04c:	463a      	mov	r2, r7
 800b04e:	4628      	mov	r0, r5
 800b050:	47b0      	blx	r6
 800b052:	2800      	cmp	r0, #0
 800b054:	dc06      	bgt.n	800b064 <__sflush_r+0x110>
 800b056:	89a3      	ldrh	r3, [r4, #12]
 800b058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b05c:	81a3      	strh	r3, [r4, #12]
 800b05e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b062:	e78a      	b.n	800af7a <__sflush_r+0x26>
 800b064:	4407      	add	r7, r0
 800b066:	eba8 0800 	sub.w	r8, r8, r0
 800b06a:	e7e9      	b.n	800b040 <__sflush_r+0xec>
 800b06c:	dfbffffe 	.word	0xdfbffffe

0800b070 <_fflush_r>:
 800b070:	b538      	push	{r3, r4, r5, lr}
 800b072:	460c      	mov	r4, r1
 800b074:	4605      	mov	r5, r0
 800b076:	b118      	cbz	r0, 800b080 <_fflush_r+0x10>
 800b078:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b07a:	b90b      	cbnz	r3, 800b080 <_fflush_r+0x10>
 800b07c:	f7fe f868 	bl	8009150 <__sinit>
 800b080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b084:	b1bb      	cbz	r3, 800b0b6 <_fflush_r+0x46>
 800b086:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b088:	07d0      	lsls	r0, r2, #31
 800b08a:	d404      	bmi.n	800b096 <_fflush_r+0x26>
 800b08c:	0599      	lsls	r1, r3, #22
 800b08e:	d402      	bmi.n	800b096 <_fflush_r+0x26>
 800b090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b092:	f7fe f99f 	bl	80093d4 <__retarget_lock_acquire_recursive>
 800b096:	4628      	mov	r0, r5
 800b098:	4621      	mov	r1, r4
 800b09a:	f7ff ff5b 	bl	800af54 <__sflush_r>
 800b09e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0a0:	07da      	lsls	r2, r3, #31
 800b0a2:	4605      	mov	r5, r0
 800b0a4:	d405      	bmi.n	800b0b2 <_fflush_r+0x42>
 800b0a6:	89a3      	ldrh	r3, [r4, #12]
 800b0a8:	059b      	lsls	r3, r3, #22
 800b0aa:	d402      	bmi.n	800b0b2 <_fflush_r+0x42>
 800b0ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0ae:	f7fe f992 	bl	80093d6 <__retarget_lock_release_recursive>
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	bd38      	pop	{r3, r4, r5, pc}
 800b0b6:	461d      	mov	r5, r3
 800b0b8:	e7fb      	b.n	800b0b2 <_fflush_r+0x42>

0800b0ba <strncpy>:
 800b0ba:	b510      	push	{r4, lr}
 800b0bc:	3901      	subs	r1, #1
 800b0be:	4603      	mov	r3, r0
 800b0c0:	b132      	cbz	r2, 800b0d0 <strncpy+0x16>
 800b0c2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b0c6:	f803 4b01 	strb.w	r4, [r3], #1
 800b0ca:	3a01      	subs	r2, #1
 800b0cc:	2c00      	cmp	r4, #0
 800b0ce:	d1f7      	bne.n	800b0c0 <strncpy+0x6>
 800b0d0:	441a      	add	r2, r3
 800b0d2:	2100      	movs	r1, #0
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d100      	bne.n	800b0da <strncpy+0x20>
 800b0d8:	bd10      	pop	{r4, pc}
 800b0da:	f803 1b01 	strb.w	r1, [r3], #1
 800b0de:	e7f9      	b.n	800b0d4 <strncpy+0x1a>

0800b0e0 <_localeconv_r>:
 800b0e0:	4800      	ldr	r0, [pc, #0]	; (800b0e4 <_localeconv_r+0x4>)
 800b0e2:	4770      	bx	lr
 800b0e4:	20000668 	.word	0x20000668

0800b0e8 <_sbrk_r>:
 800b0e8:	b538      	push	{r3, r4, r5, lr}
 800b0ea:	4d06      	ldr	r5, [pc, #24]	; (800b104 <_sbrk_r+0x1c>)
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	4604      	mov	r4, r0
 800b0f0:	4608      	mov	r0, r1
 800b0f2:	602b      	str	r3, [r5, #0]
 800b0f4:	f7f7 f990 	bl	8002418 <_sbrk>
 800b0f8:	1c43      	adds	r3, r0, #1
 800b0fa:	d102      	bne.n	800b102 <_sbrk_r+0x1a>
 800b0fc:	682b      	ldr	r3, [r5, #0]
 800b0fe:	b103      	cbz	r3, 800b102 <_sbrk_r+0x1a>
 800b100:	6023      	str	r3, [r4, #0]
 800b102:	bd38      	pop	{r3, r4, r5, pc}
 800b104:	200042a0 	.word	0x200042a0

0800b108 <__libc_fini_array>:
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	4d07      	ldr	r5, [pc, #28]	; (800b128 <__libc_fini_array+0x20>)
 800b10c:	4c07      	ldr	r4, [pc, #28]	; (800b12c <__libc_fini_array+0x24>)
 800b10e:	1b64      	subs	r4, r4, r5
 800b110:	10a4      	asrs	r4, r4, #2
 800b112:	b91c      	cbnz	r4, 800b11c <__libc_fini_array+0x14>
 800b114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b118:	f002 bd2e 	b.w	800db78 <_fini>
 800b11c:	3c01      	subs	r4, #1
 800b11e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b122:	4798      	blx	r3
 800b124:	e7f5      	b.n	800b112 <__libc_fini_array+0xa>
 800b126:	bf00      	nop
 800b128:	0800e5a4 	.word	0x0800e5a4
 800b12c:	0800e5a8 	.word	0x0800e5a8

0800b130 <sysconf>:
 800b130:	2808      	cmp	r0, #8
 800b132:	b508      	push	{r3, lr}
 800b134:	d006      	beq.n	800b144 <sysconf+0x14>
 800b136:	f7fe f921 	bl	800937c <__errno>
 800b13a:	2316      	movs	r3, #22
 800b13c:	6003      	str	r3, [r0, #0]
 800b13e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b142:	bd08      	pop	{r3, pc}
 800b144:	2080      	movs	r0, #128	; 0x80
 800b146:	e7fc      	b.n	800b142 <sysconf+0x12>

0800b148 <frexp>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	2100      	movs	r1, #0
 800b14c:	ec55 4b10 	vmov	r4, r5, d0
 800b150:	6001      	str	r1, [r0, #0]
 800b152:	4916      	ldr	r1, [pc, #88]	; (800b1ac <frexp+0x64>)
 800b154:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800b158:	428a      	cmp	r2, r1
 800b15a:	4606      	mov	r6, r0
 800b15c:	462b      	mov	r3, r5
 800b15e:	dc22      	bgt.n	800b1a6 <frexp+0x5e>
 800b160:	ee10 1a10 	vmov	r1, s0
 800b164:	4311      	orrs	r1, r2
 800b166:	d01e      	beq.n	800b1a6 <frexp+0x5e>
 800b168:	4911      	ldr	r1, [pc, #68]	; (800b1b0 <frexp+0x68>)
 800b16a:	4029      	ands	r1, r5
 800b16c:	b969      	cbnz	r1, 800b18a <frexp+0x42>
 800b16e:	4b11      	ldr	r3, [pc, #68]	; (800b1b4 <frexp+0x6c>)
 800b170:	2200      	movs	r2, #0
 800b172:	ee10 0a10 	vmov	r0, s0
 800b176:	4629      	mov	r1, r5
 800b178:	f7f5 fa3e 	bl	80005f8 <__aeabi_dmul>
 800b17c:	460b      	mov	r3, r1
 800b17e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b182:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800b186:	4604      	mov	r4, r0
 800b188:	6031      	str	r1, [r6, #0]
 800b18a:	6831      	ldr	r1, [r6, #0]
 800b18c:	1512      	asrs	r2, r2, #20
 800b18e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b192:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800b196:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b19a:	4411      	add	r1, r2
 800b19c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b1a0:	6031      	str	r1, [r6, #0]
 800b1a2:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b1a6:	ec45 4b10 	vmov	d0, r4, r5
 800b1aa:	bd70      	pop	{r4, r5, r6, pc}
 800b1ac:	7fefffff 	.word	0x7fefffff
 800b1b0:	7ff00000 	.word	0x7ff00000
 800b1b4:	43500000 	.word	0x43500000

0800b1b8 <__register_exitproc>:
 800b1b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1bc:	f8df a074 	ldr.w	sl, [pc, #116]	; 800b234 <__register_exitproc+0x7c>
 800b1c0:	4606      	mov	r6, r0
 800b1c2:	f8da 0000 	ldr.w	r0, [sl]
 800b1c6:	4698      	mov	r8, r3
 800b1c8:	460f      	mov	r7, r1
 800b1ca:	4691      	mov	r9, r2
 800b1cc:	f7fe f902 	bl	80093d4 <__retarget_lock_acquire_recursive>
 800b1d0:	4b16      	ldr	r3, [pc, #88]	; (800b22c <__register_exitproc+0x74>)
 800b1d2:	681c      	ldr	r4, [r3, #0]
 800b1d4:	b90c      	cbnz	r4, 800b1da <__register_exitproc+0x22>
 800b1d6:	4c16      	ldr	r4, [pc, #88]	; (800b230 <__register_exitproc+0x78>)
 800b1d8:	601c      	str	r4, [r3, #0]
 800b1da:	6865      	ldr	r5, [r4, #4]
 800b1dc:	f8da 0000 	ldr.w	r0, [sl]
 800b1e0:	2d1f      	cmp	r5, #31
 800b1e2:	dd05      	ble.n	800b1f0 <__register_exitproc+0x38>
 800b1e4:	f7fe f8f7 	bl	80093d6 <__retarget_lock_release_recursive>
 800b1e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1f0:	b19e      	cbz	r6, 800b21a <__register_exitproc+0x62>
 800b1f2:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b1fc:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b200:	40aa      	lsls	r2, r5
 800b202:	4313      	orrs	r3, r2
 800b204:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b208:	2e02      	cmp	r6, #2
 800b20a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b20e:	bf02      	ittt	eq
 800b210:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b214:	4313      	orreq	r3, r2
 800b216:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800b21a:	1c6b      	adds	r3, r5, #1
 800b21c:	3502      	adds	r5, #2
 800b21e:	6063      	str	r3, [r4, #4]
 800b220:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b224:	f7fe f8d7 	bl	80093d6 <__retarget_lock_release_recursive>
 800b228:	2000      	movs	r0, #0
 800b22a:	e7df      	b.n	800b1ec <__register_exitproc+0x34>
 800b22c:	200042a8 	.word	0x200042a8
 800b230:	200042e0 	.word	0x200042e0
 800b234:	20000164 	.word	0x20000164

0800b238 <quorem>:
 800b238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b23c:	6903      	ldr	r3, [r0, #16]
 800b23e:	690c      	ldr	r4, [r1, #16]
 800b240:	42a3      	cmp	r3, r4
 800b242:	4607      	mov	r7, r0
 800b244:	db7e      	blt.n	800b344 <quorem+0x10c>
 800b246:	3c01      	subs	r4, #1
 800b248:	f101 0814 	add.w	r8, r1, #20
 800b24c:	f100 0514 	add.w	r5, r0, #20
 800b250:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b254:	9301      	str	r3, [sp, #4]
 800b256:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b25a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b25e:	3301      	adds	r3, #1
 800b260:	429a      	cmp	r2, r3
 800b262:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b266:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b26a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b26e:	d331      	bcc.n	800b2d4 <quorem+0x9c>
 800b270:	f04f 0e00 	mov.w	lr, #0
 800b274:	4640      	mov	r0, r8
 800b276:	46ac      	mov	ip, r5
 800b278:	46f2      	mov	sl, lr
 800b27a:	f850 2b04 	ldr.w	r2, [r0], #4
 800b27e:	b293      	uxth	r3, r2
 800b280:	fb06 e303 	mla	r3, r6, r3, lr
 800b284:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b288:	0c1a      	lsrs	r2, r3, #16
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	ebaa 0303 	sub.w	r3, sl, r3
 800b290:	f8dc a000 	ldr.w	sl, [ip]
 800b294:	fa13 f38a 	uxtah	r3, r3, sl
 800b298:	fb06 220e 	mla	r2, r6, lr, r2
 800b29c:	9300      	str	r3, [sp, #0]
 800b29e:	9b00      	ldr	r3, [sp, #0]
 800b2a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b2a4:	b292      	uxth	r2, r2
 800b2a6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b2aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b2ae:	f8bd 3000 	ldrh.w	r3, [sp]
 800b2b2:	4581      	cmp	r9, r0
 800b2b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2b8:	f84c 3b04 	str.w	r3, [ip], #4
 800b2bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b2c0:	d2db      	bcs.n	800b27a <quorem+0x42>
 800b2c2:	f855 300b 	ldr.w	r3, [r5, fp]
 800b2c6:	b92b      	cbnz	r3, 800b2d4 <quorem+0x9c>
 800b2c8:	9b01      	ldr	r3, [sp, #4]
 800b2ca:	3b04      	subs	r3, #4
 800b2cc:	429d      	cmp	r5, r3
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	d32c      	bcc.n	800b32c <quorem+0xf4>
 800b2d2:	613c      	str	r4, [r7, #16]
 800b2d4:	4638      	mov	r0, r7
 800b2d6:	f001 f83b 	bl	800c350 <__mcmp>
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	db22      	blt.n	800b324 <quorem+0xec>
 800b2de:	3601      	adds	r6, #1
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2e8:	f8d1 c000 	ldr.w	ip, [r1]
 800b2ec:	b293      	uxth	r3, r2
 800b2ee:	1ac3      	subs	r3, r0, r3
 800b2f0:	0c12      	lsrs	r2, r2, #16
 800b2f2:	fa13 f38c 	uxtah	r3, r3, ip
 800b2f6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b2fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b304:	45c1      	cmp	r9, r8
 800b306:	f841 3b04 	str.w	r3, [r1], #4
 800b30a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b30e:	d2e9      	bcs.n	800b2e4 <quorem+0xac>
 800b310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b314:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b318:	b922      	cbnz	r2, 800b324 <quorem+0xec>
 800b31a:	3b04      	subs	r3, #4
 800b31c:	429d      	cmp	r5, r3
 800b31e:	461a      	mov	r2, r3
 800b320:	d30a      	bcc.n	800b338 <quorem+0x100>
 800b322:	613c      	str	r4, [r7, #16]
 800b324:	4630      	mov	r0, r6
 800b326:	b003      	add	sp, #12
 800b328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b32c:	6812      	ldr	r2, [r2, #0]
 800b32e:	3b04      	subs	r3, #4
 800b330:	2a00      	cmp	r2, #0
 800b332:	d1ce      	bne.n	800b2d2 <quorem+0x9a>
 800b334:	3c01      	subs	r4, #1
 800b336:	e7c9      	b.n	800b2cc <quorem+0x94>
 800b338:	6812      	ldr	r2, [r2, #0]
 800b33a:	3b04      	subs	r3, #4
 800b33c:	2a00      	cmp	r2, #0
 800b33e:	d1f0      	bne.n	800b322 <quorem+0xea>
 800b340:	3c01      	subs	r4, #1
 800b342:	e7eb      	b.n	800b31c <quorem+0xe4>
 800b344:	2000      	movs	r0, #0
 800b346:	e7ee      	b.n	800b326 <quorem+0xee>

0800b348 <_dtoa_r>:
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	ed2d 8b04 	vpush	{d8-d9}
 800b350:	b093      	sub	sp, #76	; 0x4c
 800b352:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b356:	9107      	str	r1, [sp, #28]
 800b358:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800b35a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b35c:	920a      	str	r2, [sp, #40]	; 0x28
 800b35e:	ec57 6b10 	vmov	r6, r7, d0
 800b362:	4604      	mov	r4, r0
 800b364:	930d      	str	r3, [sp, #52]	; 0x34
 800b366:	b141      	cbz	r1, 800b37a <_dtoa_r+0x32>
 800b368:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b36a:	604a      	str	r2, [r1, #4]
 800b36c:	2301      	movs	r3, #1
 800b36e:	4093      	lsls	r3, r2
 800b370:	608b      	str	r3, [r1, #8]
 800b372:	f000 fde4 	bl	800bf3e <_Bfree>
 800b376:	2300      	movs	r3, #0
 800b378:	63a3      	str	r3, [r4, #56]	; 0x38
 800b37a:	1e3b      	subs	r3, r7, #0
 800b37c:	bfb9      	ittee	lt
 800b37e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b382:	9303      	strlt	r3, [sp, #12]
 800b384:	2300      	movge	r3, #0
 800b386:	602b      	strge	r3, [r5, #0]
 800b388:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b38c:	4ba2      	ldr	r3, [pc, #648]	; (800b618 <_dtoa_r+0x2d0>)
 800b38e:	bfbc      	itt	lt
 800b390:	2201      	movlt	r2, #1
 800b392:	602a      	strlt	r2, [r5, #0]
 800b394:	ea33 0308 	bics.w	r3, r3, r8
 800b398:	d11b      	bne.n	800b3d2 <_dtoa_r+0x8a>
 800b39a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b39c:	f242 730f 	movw	r3, #9999	; 0x270f
 800b3a0:	6013      	str	r3, [r2, #0]
 800b3a2:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b3a6:	4333      	orrs	r3, r6
 800b3a8:	f000 858f 	beq.w	800beca <_dtoa_r+0xb82>
 800b3ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3ae:	b90b      	cbnz	r3, 800b3b4 <_dtoa_r+0x6c>
 800b3b0:	4b9a      	ldr	r3, [pc, #616]	; (800b61c <_dtoa_r+0x2d4>)
 800b3b2:	e027      	b.n	800b404 <_dtoa_r+0xbc>
 800b3b4:	4b99      	ldr	r3, [pc, #612]	; (800b61c <_dtoa_r+0x2d4>)
 800b3b6:	9300      	str	r3, [sp, #0]
 800b3b8:	3303      	adds	r3, #3
 800b3ba:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b3bc:	6013      	str	r3, [r2, #0]
 800b3be:	9800      	ldr	r0, [sp, #0]
 800b3c0:	b013      	add	sp, #76	; 0x4c
 800b3c2:	ecbd 8b04 	vpop	{d8-d9}
 800b3c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ca:	4b95      	ldr	r3, [pc, #596]	; (800b620 <_dtoa_r+0x2d8>)
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	3308      	adds	r3, #8
 800b3d0:	e7f3      	b.n	800b3ba <_dtoa_r+0x72>
 800b3d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	ec51 0b17 	vmov	r0, r1, d7
 800b3dc:	eeb0 8a47 	vmov.f32	s16, s14
 800b3e0:	eef0 8a67 	vmov.f32	s17, s15
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	f7f5 fb6f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3ea:	4681      	mov	r9, r0
 800b3ec:	b160      	cbz	r0, 800b408 <_dtoa_r+0xc0>
 800b3ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	6013      	str	r3, [r2, #0]
 800b3f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	f000 8564 	beq.w	800bec4 <_dtoa_r+0xb7c>
 800b3fc:	4b89      	ldr	r3, [pc, #548]	; (800b624 <_dtoa_r+0x2dc>)
 800b3fe:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	3b01      	subs	r3, #1
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	e7da      	b.n	800b3be <_dtoa_r+0x76>
 800b408:	aa10      	add	r2, sp, #64	; 0x40
 800b40a:	a911      	add	r1, sp, #68	; 0x44
 800b40c:	4620      	mov	r0, r4
 800b40e:	eeb0 0a48 	vmov.f32	s0, s16
 800b412:	eef0 0a68 	vmov.f32	s1, s17
 800b416:	f001 f841 	bl	800c49c <__d2b>
 800b41a:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b41e:	4682      	mov	sl, r0
 800b420:	2d00      	cmp	r5, #0
 800b422:	d07e      	beq.n	800b522 <_dtoa_r+0x1da>
 800b424:	ee18 3a90 	vmov	r3, s17
 800b428:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b42c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b430:	ec51 0b18 	vmov	r0, r1, d8
 800b434:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b438:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b43c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b440:	4619      	mov	r1, r3
 800b442:	2200      	movs	r2, #0
 800b444:	4b78      	ldr	r3, [pc, #480]	; (800b628 <_dtoa_r+0x2e0>)
 800b446:	f7f4 ff1f 	bl	8000288 <__aeabi_dsub>
 800b44a:	a36d      	add	r3, pc, #436	; (adr r3, 800b600 <_dtoa_r+0x2b8>)
 800b44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b450:	f7f5 f8d2 	bl	80005f8 <__aeabi_dmul>
 800b454:	a36c      	add	r3, pc, #432	; (adr r3, 800b608 <_dtoa_r+0x2c0>)
 800b456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45a:	f7f4 ff17 	bl	800028c <__adddf3>
 800b45e:	4606      	mov	r6, r0
 800b460:	4628      	mov	r0, r5
 800b462:	460f      	mov	r7, r1
 800b464:	f7f5 f85e 	bl	8000524 <__aeabi_i2d>
 800b468:	a369      	add	r3, pc, #420	; (adr r3, 800b610 <_dtoa_r+0x2c8>)
 800b46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46e:	f7f5 f8c3 	bl	80005f8 <__aeabi_dmul>
 800b472:	4602      	mov	r2, r0
 800b474:	460b      	mov	r3, r1
 800b476:	4630      	mov	r0, r6
 800b478:	4639      	mov	r1, r7
 800b47a:	f7f4 ff07 	bl	800028c <__adddf3>
 800b47e:	4606      	mov	r6, r0
 800b480:	460f      	mov	r7, r1
 800b482:	f7f5 fb69 	bl	8000b58 <__aeabi_d2iz>
 800b486:	2200      	movs	r2, #0
 800b488:	4683      	mov	fp, r0
 800b48a:	2300      	movs	r3, #0
 800b48c:	4630      	mov	r0, r6
 800b48e:	4639      	mov	r1, r7
 800b490:	f7f5 fb24 	bl	8000adc <__aeabi_dcmplt>
 800b494:	b148      	cbz	r0, 800b4aa <_dtoa_r+0x162>
 800b496:	4658      	mov	r0, fp
 800b498:	f7f5 f844 	bl	8000524 <__aeabi_i2d>
 800b49c:	4632      	mov	r2, r6
 800b49e:	463b      	mov	r3, r7
 800b4a0:	f7f5 fb12 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4a4:	b908      	cbnz	r0, 800b4aa <_dtoa_r+0x162>
 800b4a6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b4aa:	f1bb 0f16 	cmp.w	fp, #22
 800b4ae:	d856      	bhi.n	800b55e <_dtoa_r+0x216>
 800b4b0:	4b5e      	ldr	r3, [pc, #376]	; (800b62c <_dtoa_r+0x2e4>)
 800b4b2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ba:	ec51 0b18 	vmov	r0, r1, d8
 800b4be:	f7f5 fb0d 	bl	8000adc <__aeabi_dcmplt>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	d04d      	beq.n	800b562 <_dtoa_r+0x21a>
 800b4c6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	930c      	str	r3, [sp, #48]	; 0x30
 800b4ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4d0:	1b5b      	subs	r3, r3, r5
 800b4d2:	1e5a      	subs	r2, r3, #1
 800b4d4:	bf45      	ittet	mi
 800b4d6:	f1c3 0301 	rsbmi	r3, r3, #1
 800b4da:	9305      	strmi	r3, [sp, #20]
 800b4dc:	2300      	movpl	r3, #0
 800b4de:	2300      	movmi	r3, #0
 800b4e0:	9206      	str	r2, [sp, #24]
 800b4e2:	bf54      	ite	pl
 800b4e4:	9305      	strpl	r3, [sp, #20]
 800b4e6:	9306      	strmi	r3, [sp, #24]
 800b4e8:	f1bb 0f00 	cmp.w	fp, #0
 800b4ec:	db3b      	blt.n	800b566 <_dtoa_r+0x21e>
 800b4ee:	9b06      	ldr	r3, [sp, #24]
 800b4f0:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b4f4:	445b      	add	r3, fp
 800b4f6:	9306      	str	r3, [sp, #24]
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9308      	str	r3, [sp, #32]
 800b4fc:	9b07      	ldr	r3, [sp, #28]
 800b4fe:	2b09      	cmp	r3, #9
 800b500:	d868      	bhi.n	800b5d4 <_dtoa_r+0x28c>
 800b502:	2b05      	cmp	r3, #5
 800b504:	bfc4      	itt	gt
 800b506:	3b04      	subgt	r3, #4
 800b508:	9307      	strgt	r3, [sp, #28]
 800b50a:	9b07      	ldr	r3, [sp, #28]
 800b50c:	f1a3 0302 	sub.w	r3, r3, #2
 800b510:	bfcc      	ite	gt
 800b512:	2500      	movgt	r5, #0
 800b514:	2501      	movle	r5, #1
 800b516:	2b03      	cmp	r3, #3
 800b518:	d867      	bhi.n	800b5ea <_dtoa_r+0x2a2>
 800b51a:	e8df f003 	tbb	[pc, r3]
 800b51e:	3b2e      	.short	0x3b2e
 800b520:	5939      	.short	0x5939
 800b522:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b526:	441d      	add	r5, r3
 800b528:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b52c:	2b20      	cmp	r3, #32
 800b52e:	bfc1      	itttt	gt
 800b530:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b534:	fa08 f803 	lslgt.w	r8, r8, r3
 800b538:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b53c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b540:	bfd6      	itet	le
 800b542:	f1c3 0320 	rsble	r3, r3, #32
 800b546:	ea48 0003 	orrgt.w	r0, r8, r3
 800b54a:	fa06 f003 	lslle.w	r0, r6, r3
 800b54e:	f7f4 ffd9 	bl	8000504 <__aeabi_ui2d>
 800b552:	2201      	movs	r2, #1
 800b554:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b558:	3d01      	subs	r5, #1
 800b55a:	920e      	str	r2, [sp, #56]	; 0x38
 800b55c:	e770      	b.n	800b440 <_dtoa_r+0xf8>
 800b55e:	2301      	movs	r3, #1
 800b560:	e7b4      	b.n	800b4cc <_dtoa_r+0x184>
 800b562:	900c      	str	r0, [sp, #48]	; 0x30
 800b564:	e7b3      	b.n	800b4ce <_dtoa_r+0x186>
 800b566:	9b05      	ldr	r3, [sp, #20]
 800b568:	eba3 030b 	sub.w	r3, r3, fp
 800b56c:	9305      	str	r3, [sp, #20]
 800b56e:	f1cb 0300 	rsb	r3, fp, #0
 800b572:	9308      	str	r3, [sp, #32]
 800b574:	2300      	movs	r3, #0
 800b576:	930b      	str	r3, [sp, #44]	; 0x2c
 800b578:	e7c0      	b.n	800b4fc <_dtoa_r+0x1b4>
 800b57a:	2300      	movs	r3, #0
 800b57c:	9309      	str	r3, [sp, #36]	; 0x24
 800b57e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b580:	2b00      	cmp	r3, #0
 800b582:	dc35      	bgt.n	800b5f0 <_dtoa_r+0x2a8>
 800b584:	2301      	movs	r3, #1
 800b586:	9301      	str	r3, [sp, #4]
 800b588:	9304      	str	r3, [sp, #16]
 800b58a:	461a      	mov	r2, r3
 800b58c:	920a      	str	r2, [sp, #40]	; 0x28
 800b58e:	e00b      	b.n	800b5a8 <_dtoa_r+0x260>
 800b590:	2301      	movs	r3, #1
 800b592:	e7f3      	b.n	800b57c <_dtoa_r+0x234>
 800b594:	2300      	movs	r3, #0
 800b596:	9309      	str	r3, [sp, #36]	; 0x24
 800b598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b59a:	445b      	add	r3, fp
 800b59c:	9301      	str	r3, [sp, #4]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	9304      	str	r3, [sp, #16]
 800b5a4:	bfb8      	it	lt
 800b5a6:	2301      	movlt	r3, #1
 800b5a8:	2100      	movs	r1, #0
 800b5aa:	2204      	movs	r2, #4
 800b5ac:	f102 0014 	add.w	r0, r2, #20
 800b5b0:	4298      	cmp	r0, r3
 800b5b2:	d921      	bls.n	800b5f8 <_dtoa_r+0x2b0>
 800b5b4:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f000 fc9c 	bl	800bef4 <_Balloc>
 800b5bc:	9000      	str	r0, [sp, #0]
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	d13a      	bne.n	800b638 <_dtoa_r+0x2f0>
 800b5c2:	4b1b      	ldr	r3, [pc, #108]	; (800b630 <_dtoa_r+0x2e8>)
 800b5c4:	4602      	mov	r2, r0
 800b5c6:	f240 11af 	movw	r1, #431	; 0x1af
 800b5ca:	481a      	ldr	r0, [pc, #104]	; (800b634 <_dtoa_r+0x2ec>)
 800b5cc:	f001 f85e 	bl	800c68c <__assert_func>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	e7e0      	b.n	800b596 <_dtoa_r+0x24e>
 800b5d4:	2501      	movs	r5, #1
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	9307      	str	r3, [sp, #28]
 800b5da:	9509      	str	r5, [sp, #36]	; 0x24
 800b5dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b5e0:	9301      	str	r3, [sp, #4]
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	2312      	movs	r3, #18
 800b5e8:	e7d0      	b.n	800b58c <_dtoa_r+0x244>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	9309      	str	r3, [sp, #36]	; 0x24
 800b5ee:	e7f5      	b.n	800b5dc <_dtoa_r+0x294>
 800b5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f2:	9301      	str	r3, [sp, #4]
 800b5f4:	9304      	str	r3, [sp, #16]
 800b5f6:	e7d7      	b.n	800b5a8 <_dtoa_r+0x260>
 800b5f8:	3101      	adds	r1, #1
 800b5fa:	0052      	lsls	r2, r2, #1
 800b5fc:	e7d6      	b.n	800b5ac <_dtoa_r+0x264>
 800b5fe:	bf00      	nop
 800b600:	636f4361 	.word	0x636f4361
 800b604:	3fd287a7 	.word	0x3fd287a7
 800b608:	8b60c8b3 	.word	0x8b60c8b3
 800b60c:	3fc68a28 	.word	0x3fc68a28
 800b610:	509f79fb 	.word	0x509f79fb
 800b614:	3fd34413 	.word	0x3fd34413
 800b618:	7ff00000 	.word	0x7ff00000
 800b61c:	0800e265 	.word	0x0800e265
 800b620:	0800e25c 	.word	0x0800e25c
 800b624:	0800e23b 	.word	0x0800e23b
 800b628:	3ff80000 	.word	0x3ff80000
 800b62c:	0800e358 	.word	0x0800e358
 800b630:	0800e269 	.word	0x0800e269
 800b634:	0800e27a 	.word	0x0800e27a
 800b638:	9b00      	ldr	r3, [sp, #0]
 800b63a:	63a3      	str	r3, [r4, #56]	; 0x38
 800b63c:	9b04      	ldr	r3, [sp, #16]
 800b63e:	2b0e      	cmp	r3, #14
 800b640:	f200 80a8 	bhi.w	800b794 <_dtoa_r+0x44c>
 800b644:	2d00      	cmp	r5, #0
 800b646:	f000 80a5 	beq.w	800b794 <_dtoa_r+0x44c>
 800b64a:	f1bb 0f00 	cmp.w	fp, #0
 800b64e:	dd38      	ble.n	800b6c2 <_dtoa_r+0x37a>
 800b650:	4bbf      	ldr	r3, [pc, #764]	; (800b950 <_dtoa_r+0x608>)
 800b652:	f00b 020f 	and.w	r2, fp, #15
 800b656:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b65a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b65e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b662:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b666:	d019      	beq.n	800b69c <_dtoa_r+0x354>
 800b668:	4bba      	ldr	r3, [pc, #744]	; (800b954 <_dtoa_r+0x60c>)
 800b66a:	ec51 0b18 	vmov	r0, r1, d8
 800b66e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b672:	f7f5 f8eb 	bl	800084c <__aeabi_ddiv>
 800b676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b67a:	f008 080f 	and.w	r8, r8, #15
 800b67e:	2503      	movs	r5, #3
 800b680:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800b954 <_dtoa_r+0x60c>
 800b684:	f1b8 0f00 	cmp.w	r8, #0
 800b688:	d10a      	bne.n	800b6a0 <_dtoa_r+0x358>
 800b68a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b68e:	4632      	mov	r2, r6
 800b690:	463b      	mov	r3, r7
 800b692:	f7f5 f8db 	bl	800084c <__aeabi_ddiv>
 800b696:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b69a:	e02b      	b.n	800b6f4 <_dtoa_r+0x3ac>
 800b69c:	2502      	movs	r5, #2
 800b69e:	e7ef      	b.n	800b680 <_dtoa_r+0x338>
 800b6a0:	f018 0f01 	tst.w	r8, #1
 800b6a4:	d008      	beq.n	800b6b8 <_dtoa_r+0x370>
 800b6a6:	4630      	mov	r0, r6
 800b6a8:	4639      	mov	r1, r7
 800b6aa:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b6ae:	f7f4 ffa3 	bl	80005f8 <__aeabi_dmul>
 800b6b2:	3501      	adds	r5, #1
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	460f      	mov	r7, r1
 800b6b8:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b6bc:	f109 0908 	add.w	r9, r9, #8
 800b6c0:	e7e0      	b.n	800b684 <_dtoa_r+0x33c>
 800b6c2:	f000 809f 	beq.w	800b804 <_dtoa_r+0x4bc>
 800b6c6:	f1cb 0600 	rsb	r6, fp, #0
 800b6ca:	4ba1      	ldr	r3, [pc, #644]	; (800b950 <_dtoa_r+0x608>)
 800b6cc:	4fa1      	ldr	r7, [pc, #644]	; (800b954 <_dtoa_r+0x60c>)
 800b6ce:	f006 020f 	and.w	r2, r6, #15
 800b6d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6da:	ec51 0b18 	vmov	r0, r1, d8
 800b6de:	f7f4 ff8b 	bl	80005f8 <__aeabi_dmul>
 800b6e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6e6:	1136      	asrs	r6, r6, #4
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	2502      	movs	r5, #2
 800b6ec:	2e00      	cmp	r6, #0
 800b6ee:	d17e      	bne.n	800b7ee <_dtoa_r+0x4a6>
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d1d0      	bne.n	800b696 <_dtoa_r+0x34e>
 800b6f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	f000 8084 	beq.w	800b808 <_dtoa_r+0x4c0>
 800b700:	4b95      	ldr	r3, [pc, #596]	; (800b958 <_dtoa_r+0x610>)
 800b702:	2200      	movs	r2, #0
 800b704:	4640      	mov	r0, r8
 800b706:	4649      	mov	r1, r9
 800b708:	f7f5 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	d07b      	beq.n	800b808 <_dtoa_r+0x4c0>
 800b710:	9b04      	ldr	r3, [sp, #16]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d078      	beq.n	800b808 <_dtoa_r+0x4c0>
 800b716:	9b01      	ldr	r3, [sp, #4]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	dd39      	ble.n	800b790 <_dtoa_r+0x448>
 800b71c:	4b8f      	ldr	r3, [pc, #572]	; (800b95c <_dtoa_r+0x614>)
 800b71e:	2200      	movs	r2, #0
 800b720:	4640      	mov	r0, r8
 800b722:	4649      	mov	r1, r9
 800b724:	f7f4 ff68 	bl	80005f8 <__aeabi_dmul>
 800b728:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b72c:	9e01      	ldr	r6, [sp, #4]
 800b72e:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800b732:	3501      	adds	r5, #1
 800b734:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b738:	4628      	mov	r0, r5
 800b73a:	f7f4 fef3 	bl	8000524 <__aeabi_i2d>
 800b73e:	4642      	mov	r2, r8
 800b740:	464b      	mov	r3, r9
 800b742:	f7f4 ff59 	bl	80005f8 <__aeabi_dmul>
 800b746:	4b86      	ldr	r3, [pc, #536]	; (800b960 <_dtoa_r+0x618>)
 800b748:	2200      	movs	r2, #0
 800b74a:	f7f4 fd9f 	bl	800028c <__adddf3>
 800b74e:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b756:	9303      	str	r3, [sp, #12]
 800b758:	2e00      	cmp	r6, #0
 800b75a:	d158      	bne.n	800b80e <_dtoa_r+0x4c6>
 800b75c:	4b81      	ldr	r3, [pc, #516]	; (800b964 <_dtoa_r+0x61c>)
 800b75e:	2200      	movs	r2, #0
 800b760:	4640      	mov	r0, r8
 800b762:	4649      	mov	r1, r9
 800b764:	f7f4 fd90 	bl	8000288 <__aeabi_dsub>
 800b768:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b76c:	4680      	mov	r8, r0
 800b76e:	4689      	mov	r9, r1
 800b770:	f7f5 f9d2 	bl	8000b18 <__aeabi_dcmpgt>
 800b774:	2800      	cmp	r0, #0
 800b776:	f040 8295 	bne.w	800bca4 <_dtoa_r+0x95c>
 800b77a:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b77e:	4640      	mov	r0, r8
 800b780:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b784:	4649      	mov	r1, r9
 800b786:	f7f5 f9a9 	bl	8000adc <__aeabi_dcmplt>
 800b78a:	2800      	cmp	r0, #0
 800b78c:	f040 8288 	bne.w	800bca0 <_dtoa_r+0x958>
 800b790:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b794:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b796:	2b00      	cmp	r3, #0
 800b798:	f2c0 814d 	blt.w	800ba36 <_dtoa_r+0x6ee>
 800b79c:	f1bb 0f0e 	cmp.w	fp, #14
 800b7a0:	f300 8149 	bgt.w	800ba36 <_dtoa_r+0x6ee>
 800b7a4:	4b6a      	ldr	r3, [pc, #424]	; (800b950 <_dtoa_r+0x608>)
 800b7a6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b7aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f280 80db 	bge.w	800b96c <_dtoa_r+0x624>
 800b7b6:	9b04      	ldr	r3, [sp, #16]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	f300 80d7 	bgt.w	800b96c <_dtoa_r+0x624>
 800b7be:	f040 826e 	bne.w	800bc9e <_dtoa_r+0x956>
 800b7c2:	4b68      	ldr	r3, [pc, #416]	; (800b964 <_dtoa_r+0x61c>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4640      	mov	r0, r8
 800b7c8:	4649      	mov	r1, r9
 800b7ca:	f7f4 ff15 	bl	80005f8 <__aeabi_dmul>
 800b7ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7d2:	f7f5 f997 	bl	8000b04 <__aeabi_dcmpge>
 800b7d6:	9e04      	ldr	r6, [sp, #16]
 800b7d8:	4637      	mov	r7, r6
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	f040 8244 	bne.w	800bc68 <_dtoa_r+0x920>
 800b7e0:	9d00      	ldr	r5, [sp, #0]
 800b7e2:	2331      	movs	r3, #49	; 0x31
 800b7e4:	f805 3b01 	strb.w	r3, [r5], #1
 800b7e8:	f10b 0b01 	add.w	fp, fp, #1
 800b7ec:	e240      	b.n	800bc70 <_dtoa_r+0x928>
 800b7ee:	07f2      	lsls	r2, r6, #31
 800b7f0:	d505      	bpl.n	800b7fe <_dtoa_r+0x4b6>
 800b7f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7f6:	f7f4 feff 	bl	80005f8 <__aeabi_dmul>
 800b7fa:	3501      	adds	r5, #1
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	1076      	asrs	r6, r6, #1
 800b800:	3708      	adds	r7, #8
 800b802:	e773      	b.n	800b6ec <_dtoa_r+0x3a4>
 800b804:	2502      	movs	r5, #2
 800b806:	e775      	b.n	800b6f4 <_dtoa_r+0x3ac>
 800b808:	9e04      	ldr	r6, [sp, #16]
 800b80a:	465f      	mov	r7, fp
 800b80c:	e792      	b.n	800b734 <_dtoa_r+0x3ec>
 800b80e:	9900      	ldr	r1, [sp, #0]
 800b810:	4b4f      	ldr	r3, [pc, #316]	; (800b950 <_dtoa_r+0x608>)
 800b812:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b816:	4431      	add	r1, r6
 800b818:	9102      	str	r1, [sp, #8]
 800b81a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b81c:	eeb0 9a47 	vmov.f32	s18, s14
 800b820:	eef0 9a67 	vmov.f32	s19, s15
 800b824:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b828:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b82c:	2900      	cmp	r1, #0
 800b82e:	d044      	beq.n	800b8ba <_dtoa_r+0x572>
 800b830:	494d      	ldr	r1, [pc, #308]	; (800b968 <_dtoa_r+0x620>)
 800b832:	2000      	movs	r0, #0
 800b834:	f7f5 f80a 	bl	800084c <__aeabi_ddiv>
 800b838:	ec53 2b19 	vmov	r2, r3, d9
 800b83c:	f7f4 fd24 	bl	8000288 <__aeabi_dsub>
 800b840:	9d00      	ldr	r5, [sp, #0]
 800b842:	ec41 0b19 	vmov	d9, r0, r1
 800b846:	4649      	mov	r1, r9
 800b848:	4640      	mov	r0, r8
 800b84a:	f7f5 f985 	bl	8000b58 <__aeabi_d2iz>
 800b84e:	4606      	mov	r6, r0
 800b850:	f7f4 fe68 	bl	8000524 <__aeabi_i2d>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	4640      	mov	r0, r8
 800b85a:	4649      	mov	r1, r9
 800b85c:	f7f4 fd14 	bl	8000288 <__aeabi_dsub>
 800b860:	3630      	adds	r6, #48	; 0x30
 800b862:	f805 6b01 	strb.w	r6, [r5], #1
 800b866:	ec53 2b19 	vmov	r2, r3, d9
 800b86a:	4680      	mov	r8, r0
 800b86c:	4689      	mov	r9, r1
 800b86e:	f7f5 f935 	bl	8000adc <__aeabi_dcmplt>
 800b872:	2800      	cmp	r0, #0
 800b874:	d164      	bne.n	800b940 <_dtoa_r+0x5f8>
 800b876:	4642      	mov	r2, r8
 800b878:	464b      	mov	r3, r9
 800b87a:	4937      	ldr	r1, [pc, #220]	; (800b958 <_dtoa_r+0x610>)
 800b87c:	2000      	movs	r0, #0
 800b87e:	f7f4 fd03 	bl	8000288 <__aeabi_dsub>
 800b882:	ec53 2b19 	vmov	r2, r3, d9
 800b886:	f7f5 f929 	bl	8000adc <__aeabi_dcmplt>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	f040 80b5 	bne.w	800b9fa <_dtoa_r+0x6b2>
 800b890:	9b02      	ldr	r3, [sp, #8]
 800b892:	429d      	cmp	r5, r3
 800b894:	f43f af7c 	beq.w	800b790 <_dtoa_r+0x448>
 800b898:	4b30      	ldr	r3, [pc, #192]	; (800b95c <_dtoa_r+0x614>)
 800b89a:	ec51 0b19 	vmov	r0, r1, d9
 800b89e:	2200      	movs	r2, #0
 800b8a0:	f7f4 feaa 	bl	80005f8 <__aeabi_dmul>
 800b8a4:	4b2d      	ldr	r3, [pc, #180]	; (800b95c <_dtoa_r+0x614>)
 800b8a6:	ec41 0b19 	vmov	d9, r0, r1
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	4640      	mov	r0, r8
 800b8ae:	4649      	mov	r1, r9
 800b8b0:	f7f4 fea2 	bl	80005f8 <__aeabi_dmul>
 800b8b4:	4680      	mov	r8, r0
 800b8b6:	4689      	mov	r9, r1
 800b8b8:	e7c5      	b.n	800b846 <_dtoa_r+0x4fe>
 800b8ba:	ec51 0b17 	vmov	r0, r1, d7
 800b8be:	f7f4 fe9b 	bl	80005f8 <__aeabi_dmul>
 800b8c2:	9b02      	ldr	r3, [sp, #8]
 800b8c4:	9d00      	ldr	r5, [sp, #0]
 800b8c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b8c8:	ec41 0b19 	vmov	d9, r0, r1
 800b8cc:	4649      	mov	r1, r9
 800b8ce:	4640      	mov	r0, r8
 800b8d0:	f7f5 f942 	bl	8000b58 <__aeabi_d2iz>
 800b8d4:	4606      	mov	r6, r0
 800b8d6:	f7f4 fe25 	bl	8000524 <__aeabi_i2d>
 800b8da:	3630      	adds	r6, #48	; 0x30
 800b8dc:	4602      	mov	r2, r0
 800b8de:	460b      	mov	r3, r1
 800b8e0:	4640      	mov	r0, r8
 800b8e2:	4649      	mov	r1, r9
 800b8e4:	f7f4 fcd0 	bl	8000288 <__aeabi_dsub>
 800b8e8:	f805 6b01 	strb.w	r6, [r5], #1
 800b8ec:	9b02      	ldr	r3, [sp, #8]
 800b8ee:	429d      	cmp	r5, r3
 800b8f0:	4680      	mov	r8, r0
 800b8f2:	4689      	mov	r9, r1
 800b8f4:	f04f 0200 	mov.w	r2, #0
 800b8f8:	d124      	bne.n	800b944 <_dtoa_r+0x5fc>
 800b8fa:	4b1b      	ldr	r3, [pc, #108]	; (800b968 <_dtoa_r+0x620>)
 800b8fc:	ec51 0b19 	vmov	r0, r1, d9
 800b900:	f7f4 fcc4 	bl	800028c <__adddf3>
 800b904:	4602      	mov	r2, r0
 800b906:	460b      	mov	r3, r1
 800b908:	4640      	mov	r0, r8
 800b90a:	4649      	mov	r1, r9
 800b90c:	f7f5 f904 	bl	8000b18 <__aeabi_dcmpgt>
 800b910:	2800      	cmp	r0, #0
 800b912:	d172      	bne.n	800b9fa <_dtoa_r+0x6b2>
 800b914:	ec53 2b19 	vmov	r2, r3, d9
 800b918:	4913      	ldr	r1, [pc, #76]	; (800b968 <_dtoa_r+0x620>)
 800b91a:	2000      	movs	r0, #0
 800b91c:	f7f4 fcb4 	bl	8000288 <__aeabi_dsub>
 800b920:	4602      	mov	r2, r0
 800b922:	460b      	mov	r3, r1
 800b924:	4640      	mov	r0, r8
 800b926:	4649      	mov	r1, r9
 800b928:	f7f5 f8d8 	bl	8000adc <__aeabi_dcmplt>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f43f af2f 	beq.w	800b790 <_dtoa_r+0x448>
 800b932:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b934:	1e6b      	subs	r3, r5, #1
 800b936:	930f      	str	r3, [sp, #60]	; 0x3c
 800b938:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b93c:	2b30      	cmp	r3, #48	; 0x30
 800b93e:	d0f8      	beq.n	800b932 <_dtoa_r+0x5ea>
 800b940:	46bb      	mov	fp, r7
 800b942:	e049      	b.n	800b9d8 <_dtoa_r+0x690>
 800b944:	4b05      	ldr	r3, [pc, #20]	; (800b95c <_dtoa_r+0x614>)
 800b946:	f7f4 fe57 	bl	80005f8 <__aeabi_dmul>
 800b94a:	4680      	mov	r8, r0
 800b94c:	4689      	mov	r9, r1
 800b94e:	e7bd      	b.n	800b8cc <_dtoa_r+0x584>
 800b950:	0800e358 	.word	0x0800e358
 800b954:	0800e330 	.word	0x0800e330
 800b958:	3ff00000 	.word	0x3ff00000
 800b95c:	40240000 	.word	0x40240000
 800b960:	401c0000 	.word	0x401c0000
 800b964:	40140000 	.word	0x40140000
 800b968:	3fe00000 	.word	0x3fe00000
 800b96c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b970:	9d00      	ldr	r5, [sp, #0]
 800b972:	4642      	mov	r2, r8
 800b974:	464b      	mov	r3, r9
 800b976:	4630      	mov	r0, r6
 800b978:	4639      	mov	r1, r7
 800b97a:	f7f4 ff67 	bl	800084c <__aeabi_ddiv>
 800b97e:	f7f5 f8eb 	bl	8000b58 <__aeabi_d2iz>
 800b982:	9001      	str	r0, [sp, #4]
 800b984:	f7f4 fdce 	bl	8000524 <__aeabi_i2d>
 800b988:	4642      	mov	r2, r8
 800b98a:	464b      	mov	r3, r9
 800b98c:	f7f4 fe34 	bl	80005f8 <__aeabi_dmul>
 800b990:	4602      	mov	r2, r0
 800b992:	460b      	mov	r3, r1
 800b994:	4630      	mov	r0, r6
 800b996:	4639      	mov	r1, r7
 800b998:	f7f4 fc76 	bl	8000288 <__aeabi_dsub>
 800b99c:	9e01      	ldr	r6, [sp, #4]
 800b99e:	9f04      	ldr	r7, [sp, #16]
 800b9a0:	3630      	adds	r6, #48	; 0x30
 800b9a2:	f805 6b01 	strb.w	r6, [r5], #1
 800b9a6:	9e00      	ldr	r6, [sp, #0]
 800b9a8:	1bae      	subs	r6, r5, r6
 800b9aa:	42b7      	cmp	r7, r6
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	d134      	bne.n	800ba1c <_dtoa_r+0x6d4>
 800b9b2:	f7f4 fc6b 	bl	800028c <__adddf3>
 800b9b6:	4642      	mov	r2, r8
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	4606      	mov	r6, r0
 800b9bc:	460f      	mov	r7, r1
 800b9be:	f7f5 f8ab 	bl	8000b18 <__aeabi_dcmpgt>
 800b9c2:	b9c8      	cbnz	r0, 800b9f8 <_dtoa_r+0x6b0>
 800b9c4:	4642      	mov	r2, r8
 800b9c6:	464b      	mov	r3, r9
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	f7f5 f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9d0:	b110      	cbz	r0, 800b9d8 <_dtoa_r+0x690>
 800b9d2:	9b01      	ldr	r3, [sp, #4]
 800b9d4:	07db      	lsls	r3, r3, #31
 800b9d6:	d40f      	bmi.n	800b9f8 <_dtoa_r+0x6b0>
 800b9d8:	4651      	mov	r1, sl
 800b9da:	4620      	mov	r0, r4
 800b9dc:	f000 faaf 	bl	800bf3e <_Bfree>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9e4:	702b      	strb	r3, [r5, #0]
 800b9e6:	f10b 0301 	add.w	r3, fp, #1
 800b9ea:	6013      	str	r3, [r2, #0]
 800b9ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	f43f ace5 	beq.w	800b3be <_dtoa_r+0x76>
 800b9f4:	601d      	str	r5, [r3, #0]
 800b9f6:	e4e2      	b.n	800b3be <_dtoa_r+0x76>
 800b9f8:	465f      	mov	r7, fp
 800b9fa:	462b      	mov	r3, r5
 800b9fc:	461d      	mov	r5, r3
 800b9fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba02:	2a39      	cmp	r2, #57	; 0x39
 800ba04:	d106      	bne.n	800ba14 <_dtoa_r+0x6cc>
 800ba06:	9a00      	ldr	r2, [sp, #0]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d1f7      	bne.n	800b9fc <_dtoa_r+0x6b4>
 800ba0c:	9900      	ldr	r1, [sp, #0]
 800ba0e:	2230      	movs	r2, #48	; 0x30
 800ba10:	3701      	adds	r7, #1
 800ba12:	700a      	strb	r2, [r1, #0]
 800ba14:	781a      	ldrb	r2, [r3, #0]
 800ba16:	3201      	adds	r2, #1
 800ba18:	701a      	strb	r2, [r3, #0]
 800ba1a:	e791      	b.n	800b940 <_dtoa_r+0x5f8>
 800ba1c:	4ba3      	ldr	r3, [pc, #652]	; (800bcac <_dtoa_r+0x964>)
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f7f4 fdea 	bl	80005f8 <__aeabi_dmul>
 800ba24:	2200      	movs	r2, #0
 800ba26:	2300      	movs	r3, #0
 800ba28:	4606      	mov	r6, r0
 800ba2a:	460f      	mov	r7, r1
 800ba2c:	f7f5 f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d09e      	beq.n	800b972 <_dtoa_r+0x62a>
 800ba34:	e7d0      	b.n	800b9d8 <_dtoa_r+0x690>
 800ba36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba38:	2a00      	cmp	r2, #0
 800ba3a:	f000 80ca 	beq.w	800bbd2 <_dtoa_r+0x88a>
 800ba3e:	9a07      	ldr	r2, [sp, #28]
 800ba40:	2a01      	cmp	r2, #1
 800ba42:	f300 80ad 	bgt.w	800bba0 <_dtoa_r+0x858>
 800ba46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba48:	2a00      	cmp	r2, #0
 800ba4a:	f000 80a5 	beq.w	800bb98 <_dtoa_r+0x850>
 800ba4e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ba52:	9e08      	ldr	r6, [sp, #32]
 800ba54:	9d05      	ldr	r5, [sp, #20]
 800ba56:	9a05      	ldr	r2, [sp, #20]
 800ba58:	441a      	add	r2, r3
 800ba5a:	9205      	str	r2, [sp, #20]
 800ba5c:	9a06      	ldr	r2, [sp, #24]
 800ba5e:	2101      	movs	r1, #1
 800ba60:	441a      	add	r2, r3
 800ba62:	4620      	mov	r0, r4
 800ba64:	9206      	str	r2, [sp, #24]
 800ba66:	f000 fb07 	bl	800c078 <__i2b>
 800ba6a:	4607      	mov	r7, r0
 800ba6c:	b165      	cbz	r5, 800ba88 <_dtoa_r+0x740>
 800ba6e:	9b06      	ldr	r3, [sp, #24]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	dd09      	ble.n	800ba88 <_dtoa_r+0x740>
 800ba74:	42ab      	cmp	r3, r5
 800ba76:	9a05      	ldr	r2, [sp, #20]
 800ba78:	bfa8      	it	ge
 800ba7a:	462b      	movge	r3, r5
 800ba7c:	1ad2      	subs	r2, r2, r3
 800ba7e:	9205      	str	r2, [sp, #20]
 800ba80:	9a06      	ldr	r2, [sp, #24]
 800ba82:	1aed      	subs	r5, r5, r3
 800ba84:	1ad3      	subs	r3, r2, r3
 800ba86:	9306      	str	r3, [sp, #24]
 800ba88:	9b08      	ldr	r3, [sp, #32]
 800ba8a:	b1f3      	cbz	r3, 800baca <_dtoa_r+0x782>
 800ba8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	f000 80a3 	beq.w	800bbda <_dtoa_r+0x892>
 800ba94:	2e00      	cmp	r6, #0
 800ba96:	dd10      	ble.n	800baba <_dtoa_r+0x772>
 800ba98:	4639      	mov	r1, r7
 800ba9a:	4632      	mov	r2, r6
 800ba9c:	4620      	mov	r0, r4
 800ba9e:	f000 fbab 	bl	800c1f8 <__pow5mult>
 800baa2:	4652      	mov	r2, sl
 800baa4:	4601      	mov	r1, r0
 800baa6:	4607      	mov	r7, r0
 800baa8:	4620      	mov	r0, r4
 800baaa:	f000 fafb 	bl	800c0a4 <__multiply>
 800baae:	4651      	mov	r1, sl
 800bab0:	4680      	mov	r8, r0
 800bab2:	4620      	mov	r0, r4
 800bab4:	f000 fa43 	bl	800bf3e <_Bfree>
 800bab8:	46c2      	mov	sl, r8
 800baba:	9b08      	ldr	r3, [sp, #32]
 800babc:	1b9a      	subs	r2, r3, r6
 800babe:	d004      	beq.n	800baca <_dtoa_r+0x782>
 800bac0:	4651      	mov	r1, sl
 800bac2:	4620      	mov	r0, r4
 800bac4:	f000 fb98 	bl	800c1f8 <__pow5mult>
 800bac8:	4682      	mov	sl, r0
 800baca:	2101      	movs	r1, #1
 800bacc:	4620      	mov	r0, r4
 800bace:	f000 fad3 	bl	800c078 <__i2b>
 800bad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	4606      	mov	r6, r0
 800bad8:	f340 8081 	ble.w	800bbde <_dtoa_r+0x896>
 800badc:	461a      	mov	r2, r3
 800bade:	4601      	mov	r1, r0
 800bae0:	4620      	mov	r0, r4
 800bae2:	f000 fb89 	bl	800c1f8 <__pow5mult>
 800bae6:	9b07      	ldr	r3, [sp, #28]
 800bae8:	2b01      	cmp	r3, #1
 800baea:	4606      	mov	r6, r0
 800baec:	dd7a      	ble.n	800bbe4 <_dtoa_r+0x89c>
 800baee:	f04f 0800 	mov.w	r8, #0
 800baf2:	6933      	ldr	r3, [r6, #16]
 800baf4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800baf8:	6918      	ldr	r0, [r3, #16]
 800bafa:	f000 fa6f 	bl	800bfdc <__hi0bits>
 800bafe:	f1c0 0020 	rsb	r0, r0, #32
 800bb02:	9b06      	ldr	r3, [sp, #24]
 800bb04:	4418      	add	r0, r3
 800bb06:	f010 001f 	ands.w	r0, r0, #31
 800bb0a:	f000 8094 	beq.w	800bc36 <_dtoa_r+0x8ee>
 800bb0e:	f1c0 0320 	rsb	r3, r0, #32
 800bb12:	2b04      	cmp	r3, #4
 800bb14:	f340 8085 	ble.w	800bc22 <_dtoa_r+0x8da>
 800bb18:	9b05      	ldr	r3, [sp, #20]
 800bb1a:	f1c0 001c 	rsb	r0, r0, #28
 800bb1e:	4403      	add	r3, r0
 800bb20:	9305      	str	r3, [sp, #20]
 800bb22:	9b06      	ldr	r3, [sp, #24]
 800bb24:	4403      	add	r3, r0
 800bb26:	4405      	add	r5, r0
 800bb28:	9306      	str	r3, [sp, #24]
 800bb2a:	9b05      	ldr	r3, [sp, #20]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	dd05      	ble.n	800bb3c <_dtoa_r+0x7f4>
 800bb30:	4651      	mov	r1, sl
 800bb32:	461a      	mov	r2, r3
 800bb34:	4620      	mov	r0, r4
 800bb36:	f000 fb9f 	bl	800c278 <__lshift>
 800bb3a:	4682      	mov	sl, r0
 800bb3c:	9b06      	ldr	r3, [sp, #24]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	dd05      	ble.n	800bb4e <_dtoa_r+0x806>
 800bb42:	4631      	mov	r1, r6
 800bb44:	461a      	mov	r2, r3
 800bb46:	4620      	mov	r0, r4
 800bb48:	f000 fb96 	bl	800c278 <__lshift>
 800bb4c:	4606      	mov	r6, r0
 800bb4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d072      	beq.n	800bc3a <_dtoa_r+0x8f2>
 800bb54:	4631      	mov	r1, r6
 800bb56:	4650      	mov	r0, sl
 800bb58:	f000 fbfa 	bl	800c350 <__mcmp>
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	da6c      	bge.n	800bc3a <_dtoa_r+0x8f2>
 800bb60:	2300      	movs	r3, #0
 800bb62:	4651      	mov	r1, sl
 800bb64:	220a      	movs	r2, #10
 800bb66:	4620      	mov	r0, r4
 800bb68:	f000 f9f2 	bl	800bf50 <__multadd>
 800bb6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb6e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bb72:	4682      	mov	sl, r0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	f000 81af 	beq.w	800bed8 <_dtoa_r+0xb90>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	4639      	mov	r1, r7
 800bb7e:	220a      	movs	r2, #10
 800bb80:	4620      	mov	r0, r4
 800bb82:	f000 f9e5 	bl	800bf50 <__multadd>
 800bb86:	9b01      	ldr	r3, [sp, #4]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	4607      	mov	r7, r0
 800bb8c:	f300 8096 	bgt.w	800bcbc <_dtoa_r+0x974>
 800bb90:	9b07      	ldr	r3, [sp, #28]
 800bb92:	2b02      	cmp	r3, #2
 800bb94:	dc59      	bgt.n	800bc4a <_dtoa_r+0x902>
 800bb96:	e091      	b.n	800bcbc <_dtoa_r+0x974>
 800bb98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bb9e:	e758      	b.n	800ba52 <_dtoa_r+0x70a>
 800bba0:	9b04      	ldr	r3, [sp, #16]
 800bba2:	1e5e      	subs	r6, r3, #1
 800bba4:	9b08      	ldr	r3, [sp, #32]
 800bba6:	42b3      	cmp	r3, r6
 800bba8:	bfbf      	itttt	lt
 800bbaa:	9b08      	ldrlt	r3, [sp, #32]
 800bbac:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800bbae:	9608      	strlt	r6, [sp, #32]
 800bbb0:	1af3      	sublt	r3, r6, r3
 800bbb2:	bfb4      	ite	lt
 800bbb4:	18d2      	addlt	r2, r2, r3
 800bbb6:	1b9e      	subge	r6, r3, r6
 800bbb8:	9b04      	ldr	r3, [sp, #16]
 800bbba:	bfbc      	itt	lt
 800bbbc:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800bbbe:	2600      	movlt	r6, #0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	bfb7      	itett	lt
 800bbc4:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800bbc8:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800bbcc:	1a9d      	sublt	r5, r3, r2
 800bbce:	2300      	movlt	r3, #0
 800bbd0:	e741      	b.n	800ba56 <_dtoa_r+0x70e>
 800bbd2:	9e08      	ldr	r6, [sp, #32]
 800bbd4:	9d05      	ldr	r5, [sp, #20]
 800bbd6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bbd8:	e748      	b.n	800ba6c <_dtoa_r+0x724>
 800bbda:	9a08      	ldr	r2, [sp, #32]
 800bbdc:	e770      	b.n	800bac0 <_dtoa_r+0x778>
 800bbde:	9b07      	ldr	r3, [sp, #28]
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	dc19      	bgt.n	800bc18 <_dtoa_r+0x8d0>
 800bbe4:	9b02      	ldr	r3, [sp, #8]
 800bbe6:	b9bb      	cbnz	r3, 800bc18 <_dtoa_r+0x8d0>
 800bbe8:	9b03      	ldr	r3, [sp, #12]
 800bbea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbee:	b99b      	cbnz	r3, 800bc18 <_dtoa_r+0x8d0>
 800bbf0:	9b03      	ldr	r3, [sp, #12]
 800bbf2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bbf6:	0d1b      	lsrs	r3, r3, #20
 800bbf8:	051b      	lsls	r3, r3, #20
 800bbfa:	b183      	cbz	r3, 800bc1e <_dtoa_r+0x8d6>
 800bbfc:	9b05      	ldr	r3, [sp, #20]
 800bbfe:	3301      	adds	r3, #1
 800bc00:	9305      	str	r3, [sp, #20]
 800bc02:	9b06      	ldr	r3, [sp, #24]
 800bc04:	3301      	adds	r3, #1
 800bc06:	9306      	str	r3, [sp, #24]
 800bc08:	f04f 0801 	mov.w	r8, #1
 800bc0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	f47f af6f 	bne.w	800baf2 <_dtoa_r+0x7aa>
 800bc14:	2001      	movs	r0, #1
 800bc16:	e774      	b.n	800bb02 <_dtoa_r+0x7ba>
 800bc18:	f04f 0800 	mov.w	r8, #0
 800bc1c:	e7f6      	b.n	800bc0c <_dtoa_r+0x8c4>
 800bc1e:	4698      	mov	r8, r3
 800bc20:	e7f4      	b.n	800bc0c <_dtoa_r+0x8c4>
 800bc22:	d082      	beq.n	800bb2a <_dtoa_r+0x7e2>
 800bc24:	9a05      	ldr	r2, [sp, #20]
 800bc26:	331c      	adds	r3, #28
 800bc28:	441a      	add	r2, r3
 800bc2a:	9205      	str	r2, [sp, #20]
 800bc2c:	9a06      	ldr	r2, [sp, #24]
 800bc2e:	441a      	add	r2, r3
 800bc30:	441d      	add	r5, r3
 800bc32:	9206      	str	r2, [sp, #24]
 800bc34:	e779      	b.n	800bb2a <_dtoa_r+0x7e2>
 800bc36:	4603      	mov	r3, r0
 800bc38:	e7f4      	b.n	800bc24 <_dtoa_r+0x8dc>
 800bc3a:	9b04      	ldr	r3, [sp, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	dc37      	bgt.n	800bcb0 <_dtoa_r+0x968>
 800bc40:	9b07      	ldr	r3, [sp, #28]
 800bc42:	2b02      	cmp	r3, #2
 800bc44:	dd34      	ble.n	800bcb0 <_dtoa_r+0x968>
 800bc46:	9b04      	ldr	r3, [sp, #16]
 800bc48:	9301      	str	r3, [sp, #4]
 800bc4a:	9b01      	ldr	r3, [sp, #4]
 800bc4c:	b963      	cbnz	r3, 800bc68 <_dtoa_r+0x920>
 800bc4e:	4631      	mov	r1, r6
 800bc50:	2205      	movs	r2, #5
 800bc52:	4620      	mov	r0, r4
 800bc54:	f000 f97c 	bl	800bf50 <__multadd>
 800bc58:	4601      	mov	r1, r0
 800bc5a:	4606      	mov	r6, r0
 800bc5c:	4650      	mov	r0, sl
 800bc5e:	f000 fb77 	bl	800c350 <__mcmp>
 800bc62:	2800      	cmp	r0, #0
 800bc64:	f73f adbc 	bgt.w	800b7e0 <_dtoa_r+0x498>
 800bc68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc6a:	9d00      	ldr	r5, [sp, #0]
 800bc6c:	ea6f 0b03 	mvn.w	fp, r3
 800bc70:	f04f 0800 	mov.w	r8, #0
 800bc74:	4631      	mov	r1, r6
 800bc76:	4620      	mov	r0, r4
 800bc78:	f000 f961 	bl	800bf3e <_Bfree>
 800bc7c:	2f00      	cmp	r7, #0
 800bc7e:	f43f aeab 	beq.w	800b9d8 <_dtoa_r+0x690>
 800bc82:	f1b8 0f00 	cmp.w	r8, #0
 800bc86:	d005      	beq.n	800bc94 <_dtoa_r+0x94c>
 800bc88:	45b8      	cmp	r8, r7
 800bc8a:	d003      	beq.n	800bc94 <_dtoa_r+0x94c>
 800bc8c:	4641      	mov	r1, r8
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f000 f955 	bl	800bf3e <_Bfree>
 800bc94:	4639      	mov	r1, r7
 800bc96:	4620      	mov	r0, r4
 800bc98:	f000 f951 	bl	800bf3e <_Bfree>
 800bc9c:	e69c      	b.n	800b9d8 <_dtoa_r+0x690>
 800bc9e:	2600      	movs	r6, #0
 800bca0:	4637      	mov	r7, r6
 800bca2:	e7e1      	b.n	800bc68 <_dtoa_r+0x920>
 800bca4:	46bb      	mov	fp, r7
 800bca6:	4637      	mov	r7, r6
 800bca8:	e59a      	b.n	800b7e0 <_dtoa_r+0x498>
 800bcaa:	bf00      	nop
 800bcac:	40240000 	.word	0x40240000
 800bcb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f000 80c7 	beq.w	800be46 <_dtoa_r+0xafe>
 800bcb8:	9b04      	ldr	r3, [sp, #16]
 800bcba:	9301      	str	r3, [sp, #4]
 800bcbc:	2d00      	cmp	r5, #0
 800bcbe:	dd05      	ble.n	800bccc <_dtoa_r+0x984>
 800bcc0:	4639      	mov	r1, r7
 800bcc2:	462a      	mov	r2, r5
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f000 fad7 	bl	800c278 <__lshift>
 800bcca:	4607      	mov	r7, r0
 800bccc:	f1b8 0f00 	cmp.w	r8, #0
 800bcd0:	d05a      	beq.n	800bd88 <_dtoa_r+0xa40>
 800bcd2:	6879      	ldr	r1, [r7, #4]
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f000 f90d 	bl	800bef4 <_Balloc>
 800bcda:	4605      	mov	r5, r0
 800bcdc:	b920      	cbnz	r0, 800bce8 <_dtoa_r+0x9a0>
 800bcde:	4b82      	ldr	r3, [pc, #520]	; (800bee8 <_dtoa_r+0xba0>)
 800bce0:	4602      	mov	r2, r0
 800bce2:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bce6:	e470      	b.n	800b5ca <_dtoa_r+0x282>
 800bce8:	693a      	ldr	r2, [r7, #16]
 800bcea:	3202      	adds	r2, #2
 800bcec:	0092      	lsls	r2, r2, #2
 800bcee:	f107 010c 	add.w	r1, r7, #12
 800bcf2:	300c      	adds	r0, #12
 800bcf4:	f7fd fb70 	bl	80093d8 <memcpy>
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	4629      	mov	r1, r5
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f000 fabb 	bl	800c278 <__lshift>
 800bd02:	9b00      	ldr	r3, [sp, #0]
 800bd04:	3301      	adds	r3, #1
 800bd06:	9304      	str	r3, [sp, #16]
 800bd08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	9308      	str	r3, [sp, #32]
 800bd10:	9b02      	ldr	r3, [sp, #8]
 800bd12:	f003 0301 	and.w	r3, r3, #1
 800bd16:	46b8      	mov	r8, r7
 800bd18:	9306      	str	r3, [sp, #24]
 800bd1a:	4607      	mov	r7, r0
 800bd1c:	9b04      	ldr	r3, [sp, #16]
 800bd1e:	4631      	mov	r1, r6
 800bd20:	3b01      	subs	r3, #1
 800bd22:	4650      	mov	r0, sl
 800bd24:	9301      	str	r3, [sp, #4]
 800bd26:	f7ff fa87 	bl	800b238 <quorem>
 800bd2a:	4641      	mov	r1, r8
 800bd2c:	9002      	str	r0, [sp, #8]
 800bd2e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bd32:	4650      	mov	r0, sl
 800bd34:	f000 fb0c 	bl	800c350 <__mcmp>
 800bd38:	463a      	mov	r2, r7
 800bd3a:	9005      	str	r0, [sp, #20]
 800bd3c:	4631      	mov	r1, r6
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f000 fb22 	bl	800c388 <__mdiff>
 800bd44:	68c2      	ldr	r2, [r0, #12]
 800bd46:	4605      	mov	r5, r0
 800bd48:	bb02      	cbnz	r2, 800bd8c <_dtoa_r+0xa44>
 800bd4a:	4601      	mov	r1, r0
 800bd4c:	4650      	mov	r0, sl
 800bd4e:	f000 faff 	bl	800c350 <__mcmp>
 800bd52:	4602      	mov	r2, r0
 800bd54:	4629      	mov	r1, r5
 800bd56:	4620      	mov	r0, r4
 800bd58:	9209      	str	r2, [sp, #36]	; 0x24
 800bd5a:	f000 f8f0 	bl	800bf3e <_Bfree>
 800bd5e:	9b07      	ldr	r3, [sp, #28]
 800bd60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd62:	9d04      	ldr	r5, [sp, #16]
 800bd64:	ea43 0102 	orr.w	r1, r3, r2
 800bd68:	9b06      	ldr	r3, [sp, #24]
 800bd6a:	4319      	orrs	r1, r3
 800bd6c:	d110      	bne.n	800bd90 <_dtoa_r+0xa48>
 800bd6e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bd72:	d029      	beq.n	800bdc8 <_dtoa_r+0xa80>
 800bd74:	9b05      	ldr	r3, [sp, #20]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	dd02      	ble.n	800bd80 <_dtoa_r+0xa38>
 800bd7a:	9b02      	ldr	r3, [sp, #8]
 800bd7c:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bd80:	9b01      	ldr	r3, [sp, #4]
 800bd82:	f883 9000 	strb.w	r9, [r3]
 800bd86:	e775      	b.n	800bc74 <_dtoa_r+0x92c>
 800bd88:	4638      	mov	r0, r7
 800bd8a:	e7ba      	b.n	800bd02 <_dtoa_r+0x9ba>
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	e7e1      	b.n	800bd54 <_dtoa_r+0xa0c>
 800bd90:	9b05      	ldr	r3, [sp, #20]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	db04      	blt.n	800bda0 <_dtoa_r+0xa58>
 800bd96:	9907      	ldr	r1, [sp, #28]
 800bd98:	430b      	orrs	r3, r1
 800bd9a:	9906      	ldr	r1, [sp, #24]
 800bd9c:	430b      	orrs	r3, r1
 800bd9e:	d120      	bne.n	800bde2 <_dtoa_r+0xa9a>
 800bda0:	2a00      	cmp	r2, #0
 800bda2:	dded      	ble.n	800bd80 <_dtoa_r+0xa38>
 800bda4:	4651      	mov	r1, sl
 800bda6:	2201      	movs	r2, #1
 800bda8:	4620      	mov	r0, r4
 800bdaa:	f000 fa65 	bl	800c278 <__lshift>
 800bdae:	4631      	mov	r1, r6
 800bdb0:	4682      	mov	sl, r0
 800bdb2:	f000 facd 	bl	800c350 <__mcmp>
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	dc03      	bgt.n	800bdc2 <_dtoa_r+0xa7a>
 800bdba:	d1e1      	bne.n	800bd80 <_dtoa_r+0xa38>
 800bdbc:	f019 0f01 	tst.w	r9, #1
 800bdc0:	d0de      	beq.n	800bd80 <_dtoa_r+0xa38>
 800bdc2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bdc6:	d1d8      	bne.n	800bd7a <_dtoa_r+0xa32>
 800bdc8:	9a01      	ldr	r2, [sp, #4]
 800bdca:	2339      	movs	r3, #57	; 0x39
 800bdcc:	7013      	strb	r3, [r2, #0]
 800bdce:	462b      	mov	r3, r5
 800bdd0:	461d      	mov	r5, r3
 800bdd2:	3b01      	subs	r3, #1
 800bdd4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bdd8:	2a39      	cmp	r2, #57	; 0x39
 800bdda:	d06c      	beq.n	800beb6 <_dtoa_r+0xb6e>
 800bddc:	3201      	adds	r2, #1
 800bdde:	701a      	strb	r2, [r3, #0]
 800bde0:	e748      	b.n	800bc74 <_dtoa_r+0x92c>
 800bde2:	2a00      	cmp	r2, #0
 800bde4:	dd07      	ble.n	800bdf6 <_dtoa_r+0xaae>
 800bde6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bdea:	d0ed      	beq.n	800bdc8 <_dtoa_r+0xa80>
 800bdec:	9a01      	ldr	r2, [sp, #4]
 800bdee:	f109 0301 	add.w	r3, r9, #1
 800bdf2:	7013      	strb	r3, [r2, #0]
 800bdf4:	e73e      	b.n	800bc74 <_dtoa_r+0x92c>
 800bdf6:	9b04      	ldr	r3, [sp, #16]
 800bdf8:	9a08      	ldr	r2, [sp, #32]
 800bdfa:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d043      	beq.n	800be8a <_dtoa_r+0xb42>
 800be02:	4651      	mov	r1, sl
 800be04:	2300      	movs	r3, #0
 800be06:	220a      	movs	r2, #10
 800be08:	4620      	mov	r0, r4
 800be0a:	f000 f8a1 	bl	800bf50 <__multadd>
 800be0e:	45b8      	cmp	r8, r7
 800be10:	4682      	mov	sl, r0
 800be12:	f04f 0300 	mov.w	r3, #0
 800be16:	f04f 020a 	mov.w	r2, #10
 800be1a:	4641      	mov	r1, r8
 800be1c:	4620      	mov	r0, r4
 800be1e:	d107      	bne.n	800be30 <_dtoa_r+0xae8>
 800be20:	f000 f896 	bl	800bf50 <__multadd>
 800be24:	4680      	mov	r8, r0
 800be26:	4607      	mov	r7, r0
 800be28:	9b04      	ldr	r3, [sp, #16]
 800be2a:	3301      	adds	r3, #1
 800be2c:	9304      	str	r3, [sp, #16]
 800be2e:	e775      	b.n	800bd1c <_dtoa_r+0x9d4>
 800be30:	f000 f88e 	bl	800bf50 <__multadd>
 800be34:	4639      	mov	r1, r7
 800be36:	4680      	mov	r8, r0
 800be38:	2300      	movs	r3, #0
 800be3a:	220a      	movs	r2, #10
 800be3c:	4620      	mov	r0, r4
 800be3e:	f000 f887 	bl	800bf50 <__multadd>
 800be42:	4607      	mov	r7, r0
 800be44:	e7f0      	b.n	800be28 <_dtoa_r+0xae0>
 800be46:	9b04      	ldr	r3, [sp, #16]
 800be48:	9301      	str	r3, [sp, #4]
 800be4a:	9d00      	ldr	r5, [sp, #0]
 800be4c:	4631      	mov	r1, r6
 800be4e:	4650      	mov	r0, sl
 800be50:	f7ff f9f2 	bl	800b238 <quorem>
 800be54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800be58:	9b00      	ldr	r3, [sp, #0]
 800be5a:	f805 9b01 	strb.w	r9, [r5], #1
 800be5e:	1aea      	subs	r2, r5, r3
 800be60:	9b01      	ldr	r3, [sp, #4]
 800be62:	4293      	cmp	r3, r2
 800be64:	dd07      	ble.n	800be76 <_dtoa_r+0xb2e>
 800be66:	4651      	mov	r1, sl
 800be68:	2300      	movs	r3, #0
 800be6a:	220a      	movs	r2, #10
 800be6c:	4620      	mov	r0, r4
 800be6e:	f000 f86f 	bl	800bf50 <__multadd>
 800be72:	4682      	mov	sl, r0
 800be74:	e7ea      	b.n	800be4c <_dtoa_r+0xb04>
 800be76:	9b01      	ldr	r3, [sp, #4]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	bfc8      	it	gt
 800be7c:	461d      	movgt	r5, r3
 800be7e:	9b00      	ldr	r3, [sp, #0]
 800be80:	bfd8      	it	le
 800be82:	2501      	movle	r5, #1
 800be84:	441d      	add	r5, r3
 800be86:	f04f 0800 	mov.w	r8, #0
 800be8a:	4651      	mov	r1, sl
 800be8c:	2201      	movs	r2, #1
 800be8e:	4620      	mov	r0, r4
 800be90:	f000 f9f2 	bl	800c278 <__lshift>
 800be94:	4631      	mov	r1, r6
 800be96:	4682      	mov	sl, r0
 800be98:	f000 fa5a 	bl	800c350 <__mcmp>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	dc96      	bgt.n	800bdce <_dtoa_r+0xa86>
 800bea0:	d102      	bne.n	800bea8 <_dtoa_r+0xb60>
 800bea2:	f019 0f01 	tst.w	r9, #1
 800bea6:	d192      	bne.n	800bdce <_dtoa_r+0xa86>
 800bea8:	462b      	mov	r3, r5
 800beaa:	461d      	mov	r5, r3
 800beac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800beb0:	2a30      	cmp	r2, #48	; 0x30
 800beb2:	d0fa      	beq.n	800beaa <_dtoa_r+0xb62>
 800beb4:	e6de      	b.n	800bc74 <_dtoa_r+0x92c>
 800beb6:	9a00      	ldr	r2, [sp, #0]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d189      	bne.n	800bdd0 <_dtoa_r+0xa88>
 800bebc:	f10b 0b01 	add.w	fp, fp, #1
 800bec0:	2331      	movs	r3, #49	; 0x31
 800bec2:	e796      	b.n	800bdf2 <_dtoa_r+0xaaa>
 800bec4:	4b09      	ldr	r3, [pc, #36]	; (800beec <_dtoa_r+0xba4>)
 800bec6:	f7ff ba9d 	b.w	800b404 <_dtoa_r+0xbc>
 800beca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800becc:	2b00      	cmp	r3, #0
 800bece:	f47f aa7c 	bne.w	800b3ca <_dtoa_r+0x82>
 800bed2:	4b07      	ldr	r3, [pc, #28]	; (800bef0 <_dtoa_r+0xba8>)
 800bed4:	f7ff ba96 	b.w	800b404 <_dtoa_r+0xbc>
 800bed8:	9b01      	ldr	r3, [sp, #4]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	dcb5      	bgt.n	800be4a <_dtoa_r+0xb02>
 800bede:	9b07      	ldr	r3, [sp, #28]
 800bee0:	2b02      	cmp	r3, #2
 800bee2:	f73f aeb2 	bgt.w	800bc4a <_dtoa_r+0x902>
 800bee6:	e7b0      	b.n	800be4a <_dtoa_r+0xb02>
 800bee8:	0800e269 	.word	0x0800e269
 800beec:	0800e23a 	.word	0x0800e23a
 800bef0:	0800e25c 	.word	0x0800e25c

0800bef4 <_Balloc>:
 800bef4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bef6:	b570      	push	{r4, r5, r6, lr}
 800bef8:	4605      	mov	r5, r0
 800befa:	460c      	mov	r4, r1
 800befc:	b17b      	cbz	r3, 800bf1e <_Balloc+0x2a>
 800befe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800bf00:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bf04:	b9a0      	cbnz	r0, 800bf30 <_Balloc+0x3c>
 800bf06:	2101      	movs	r1, #1
 800bf08:	fa01 f604 	lsl.w	r6, r1, r4
 800bf0c:	1d72      	adds	r2, r6, #5
 800bf0e:	0092      	lsls	r2, r2, #2
 800bf10:	4628      	mov	r0, r5
 800bf12:	f000 fbd9 	bl	800c6c8 <_calloc_r>
 800bf16:	b148      	cbz	r0, 800bf2c <_Balloc+0x38>
 800bf18:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bf1c:	e00b      	b.n	800bf36 <_Balloc+0x42>
 800bf1e:	2221      	movs	r2, #33	; 0x21
 800bf20:	2104      	movs	r1, #4
 800bf22:	f000 fbd1 	bl	800c6c8 <_calloc_r>
 800bf26:	6468      	str	r0, [r5, #68]	; 0x44
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	d1e8      	bne.n	800befe <_Balloc+0xa>
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	bd70      	pop	{r4, r5, r6, pc}
 800bf30:	6802      	ldr	r2, [r0, #0]
 800bf32:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bf36:	2300      	movs	r3, #0
 800bf38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf3c:	e7f7      	b.n	800bf2e <_Balloc+0x3a>

0800bf3e <_Bfree>:
 800bf3e:	b131      	cbz	r1, 800bf4e <_Bfree+0x10>
 800bf40:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800bf42:	684a      	ldr	r2, [r1, #4]
 800bf44:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bf48:	6008      	str	r0, [r1, #0]
 800bf4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bf4e:	4770      	bx	lr

0800bf50 <__multadd>:
 800bf50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf54:	690d      	ldr	r5, [r1, #16]
 800bf56:	4607      	mov	r7, r0
 800bf58:	460c      	mov	r4, r1
 800bf5a:	461e      	mov	r6, r3
 800bf5c:	f101 0c14 	add.w	ip, r1, #20
 800bf60:	2000      	movs	r0, #0
 800bf62:	f8dc 3000 	ldr.w	r3, [ip]
 800bf66:	b299      	uxth	r1, r3
 800bf68:	fb02 6101 	mla	r1, r2, r1, r6
 800bf6c:	0c1e      	lsrs	r6, r3, #16
 800bf6e:	0c0b      	lsrs	r3, r1, #16
 800bf70:	fb02 3306 	mla	r3, r2, r6, r3
 800bf74:	b289      	uxth	r1, r1
 800bf76:	3001      	adds	r0, #1
 800bf78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bf7c:	4285      	cmp	r5, r0
 800bf7e:	f84c 1b04 	str.w	r1, [ip], #4
 800bf82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bf86:	dcec      	bgt.n	800bf62 <__multadd+0x12>
 800bf88:	b30e      	cbz	r6, 800bfce <__multadd+0x7e>
 800bf8a:	68a3      	ldr	r3, [r4, #8]
 800bf8c:	42ab      	cmp	r3, r5
 800bf8e:	dc19      	bgt.n	800bfc4 <__multadd+0x74>
 800bf90:	6861      	ldr	r1, [r4, #4]
 800bf92:	4638      	mov	r0, r7
 800bf94:	3101      	adds	r1, #1
 800bf96:	f7ff ffad 	bl	800bef4 <_Balloc>
 800bf9a:	4680      	mov	r8, r0
 800bf9c:	b928      	cbnz	r0, 800bfaa <__multadd+0x5a>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	4b0c      	ldr	r3, [pc, #48]	; (800bfd4 <__multadd+0x84>)
 800bfa2:	480d      	ldr	r0, [pc, #52]	; (800bfd8 <__multadd+0x88>)
 800bfa4:	21ba      	movs	r1, #186	; 0xba
 800bfa6:	f000 fb71 	bl	800c68c <__assert_func>
 800bfaa:	6922      	ldr	r2, [r4, #16]
 800bfac:	3202      	adds	r2, #2
 800bfae:	f104 010c 	add.w	r1, r4, #12
 800bfb2:	0092      	lsls	r2, r2, #2
 800bfb4:	300c      	adds	r0, #12
 800bfb6:	f7fd fa0f 	bl	80093d8 <memcpy>
 800bfba:	4621      	mov	r1, r4
 800bfbc:	4638      	mov	r0, r7
 800bfbe:	f7ff ffbe 	bl	800bf3e <_Bfree>
 800bfc2:	4644      	mov	r4, r8
 800bfc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bfc8:	3501      	adds	r5, #1
 800bfca:	615e      	str	r6, [r3, #20]
 800bfcc:	6125      	str	r5, [r4, #16]
 800bfce:	4620      	mov	r0, r4
 800bfd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfd4:	0800e269 	.word	0x0800e269
 800bfd8:	0800e2d2 	.word	0x0800e2d2

0800bfdc <__hi0bits>:
 800bfdc:	0c03      	lsrs	r3, r0, #16
 800bfde:	041b      	lsls	r3, r3, #16
 800bfe0:	b9d3      	cbnz	r3, 800c018 <__hi0bits+0x3c>
 800bfe2:	0400      	lsls	r0, r0, #16
 800bfe4:	2310      	movs	r3, #16
 800bfe6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bfea:	bf04      	itt	eq
 800bfec:	0200      	lsleq	r0, r0, #8
 800bfee:	3308      	addeq	r3, #8
 800bff0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bff4:	bf04      	itt	eq
 800bff6:	0100      	lsleq	r0, r0, #4
 800bff8:	3304      	addeq	r3, #4
 800bffa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bffe:	bf04      	itt	eq
 800c000:	0080      	lsleq	r0, r0, #2
 800c002:	3302      	addeq	r3, #2
 800c004:	2800      	cmp	r0, #0
 800c006:	db05      	blt.n	800c014 <__hi0bits+0x38>
 800c008:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c00c:	f103 0301 	add.w	r3, r3, #1
 800c010:	bf08      	it	eq
 800c012:	2320      	moveq	r3, #32
 800c014:	4618      	mov	r0, r3
 800c016:	4770      	bx	lr
 800c018:	2300      	movs	r3, #0
 800c01a:	e7e4      	b.n	800bfe6 <__hi0bits+0xa>

0800c01c <__lo0bits>:
 800c01c:	6803      	ldr	r3, [r0, #0]
 800c01e:	f013 0207 	ands.w	r2, r3, #7
 800c022:	d00c      	beq.n	800c03e <__lo0bits+0x22>
 800c024:	07d9      	lsls	r1, r3, #31
 800c026:	d422      	bmi.n	800c06e <__lo0bits+0x52>
 800c028:	079a      	lsls	r2, r3, #30
 800c02a:	bf49      	itett	mi
 800c02c:	085b      	lsrmi	r3, r3, #1
 800c02e:	089b      	lsrpl	r3, r3, #2
 800c030:	6003      	strmi	r3, [r0, #0]
 800c032:	2201      	movmi	r2, #1
 800c034:	bf5c      	itt	pl
 800c036:	6003      	strpl	r3, [r0, #0]
 800c038:	2202      	movpl	r2, #2
 800c03a:	4610      	mov	r0, r2
 800c03c:	4770      	bx	lr
 800c03e:	b299      	uxth	r1, r3
 800c040:	b909      	cbnz	r1, 800c046 <__lo0bits+0x2a>
 800c042:	0c1b      	lsrs	r3, r3, #16
 800c044:	2210      	movs	r2, #16
 800c046:	b2d9      	uxtb	r1, r3
 800c048:	b909      	cbnz	r1, 800c04e <__lo0bits+0x32>
 800c04a:	3208      	adds	r2, #8
 800c04c:	0a1b      	lsrs	r3, r3, #8
 800c04e:	0719      	lsls	r1, r3, #28
 800c050:	bf04      	itt	eq
 800c052:	091b      	lsreq	r3, r3, #4
 800c054:	3204      	addeq	r2, #4
 800c056:	0799      	lsls	r1, r3, #30
 800c058:	bf04      	itt	eq
 800c05a:	089b      	lsreq	r3, r3, #2
 800c05c:	3202      	addeq	r2, #2
 800c05e:	07d9      	lsls	r1, r3, #31
 800c060:	d403      	bmi.n	800c06a <__lo0bits+0x4e>
 800c062:	085b      	lsrs	r3, r3, #1
 800c064:	f102 0201 	add.w	r2, r2, #1
 800c068:	d003      	beq.n	800c072 <__lo0bits+0x56>
 800c06a:	6003      	str	r3, [r0, #0]
 800c06c:	e7e5      	b.n	800c03a <__lo0bits+0x1e>
 800c06e:	2200      	movs	r2, #0
 800c070:	e7e3      	b.n	800c03a <__lo0bits+0x1e>
 800c072:	2220      	movs	r2, #32
 800c074:	e7e1      	b.n	800c03a <__lo0bits+0x1e>
	...

0800c078 <__i2b>:
 800c078:	b510      	push	{r4, lr}
 800c07a:	460c      	mov	r4, r1
 800c07c:	2101      	movs	r1, #1
 800c07e:	f7ff ff39 	bl	800bef4 <_Balloc>
 800c082:	4602      	mov	r2, r0
 800c084:	b928      	cbnz	r0, 800c092 <__i2b+0x1a>
 800c086:	4b05      	ldr	r3, [pc, #20]	; (800c09c <__i2b+0x24>)
 800c088:	4805      	ldr	r0, [pc, #20]	; (800c0a0 <__i2b+0x28>)
 800c08a:	f240 1145 	movw	r1, #325	; 0x145
 800c08e:	f000 fafd 	bl	800c68c <__assert_func>
 800c092:	2301      	movs	r3, #1
 800c094:	6144      	str	r4, [r0, #20]
 800c096:	6103      	str	r3, [r0, #16]
 800c098:	bd10      	pop	{r4, pc}
 800c09a:	bf00      	nop
 800c09c:	0800e269 	.word	0x0800e269
 800c0a0:	0800e2d2 	.word	0x0800e2d2

0800c0a4 <__multiply>:
 800c0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a8:	4691      	mov	r9, r2
 800c0aa:	690a      	ldr	r2, [r1, #16]
 800c0ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	bfb8      	it	lt
 800c0b4:	460b      	movlt	r3, r1
 800c0b6:	460c      	mov	r4, r1
 800c0b8:	bfbc      	itt	lt
 800c0ba:	464c      	movlt	r4, r9
 800c0bc:	4699      	movlt	r9, r3
 800c0be:	6927      	ldr	r7, [r4, #16]
 800c0c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0c4:	68a3      	ldr	r3, [r4, #8]
 800c0c6:	6861      	ldr	r1, [r4, #4]
 800c0c8:	eb07 060a 	add.w	r6, r7, sl
 800c0cc:	42b3      	cmp	r3, r6
 800c0ce:	b085      	sub	sp, #20
 800c0d0:	bfb8      	it	lt
 800c0d2:	3101      	addlt	r1, #1
 800c0d4:	f7ff ff0e 	bl	800bef4 <_Balloc>
 800c0d8:	b930      	cbnz	r0, 800c0e8 <__multiply+0x44>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	4b44      	ldr	r3, [pc, #272]	; (800c1f0 <__multiply+0x14c>)
 800c0de:	4845      	ldr	r0, [pc, #276]	; (800c1f4 <__multiply+0x150>)
 800c0e0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c0e4:	f000 fad2 	bl	800c68c <__assert_func>
 800c0e8:	f100 0514 	add.w	r5, r0, #20
 800c0ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0f0:	462b      	mov	r3, r5
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	4543      	cmp	r3, r8
 800c0f6:	d321      	bcc.n	800c13c <__multiply+0x98>
 800c0f8:	f104 0314 	add.w	r3, r4, #20
 800c0fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c100:	f109 0314 	add.w	r3, r9, #20
 800c104:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c108:	9202      	str	r2, [sp, #8]
 800c10a:	1b3a      	subs	r2, r7, r4
 800c10c:	3a15      	subs	r2, #21
 800c10e:	f022 0203 	bic.w	r2, r2, #3
 800c112:	3204      	adds	r2, #4
 800c114:	f104 0115 	add.w	r1, r4, #21
 800c118:	428f      	cmp	r7, r1
 800c11a:	bf38      	it	cc
 800c11c:	2204      	movcc	r2, #4
 800c11e:	9201      	str	r2, [sp, #4]
 800c120:	9a02      	ldr	r2, [sp, #8]
 800c122:	9303      	str	r3, [sp, #12]
 800c124:	429a      	cmp	r2, r3
 800c126:	d80c      	bhi.n	800c142 <__multiply+0x9e>
 800c128:	2e00      	cmp	r6, #0
 800c12a:	dd03      	ble.n	800c134 <__multiply+0x90>
 800c12c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c130:	2b00      	cmp	r3, #0
 800c132:	d05b      	beq.n	800c1ec <__multiply+0x148>
 800c134:	6106      	str	r6, [r0, #16]
 800c136:	b005      	add	sp, #20
 800c138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c13c:	f843 2b04 	str.w	r2, [r3], #4
 800c140:	e7d8      	b.n	800c0f4 <__multiply+0x50>
 800c142:	f8b3 a000 	ldrh.w	sl, [r3]
 800c146:	f1ba 0f00 	cmp.w	sl, #0
 800c14a:	d024      	beq.n	800c196 <__multiply+0xf2>
 800c14c:	f104 0e14 	add.w	lr, r4, #20
 800c150:	46a9      	mov	r9, r5
 800c152:	f04f 0c00 	mov.w	ip, #0
 800c156:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c15a:	f8d9 1000 	ldr.w	r1, [r9]
 800c15e:	fa1f fb82 	uxth.w	fp, r2
 800c162:	b289      	uxth	r1, r1
 800c164:	fb0a 110b 	mla	r1, sl, fp, r1
 800c168:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c16c:	f8d9 2000 	ldr.w	r2, [r9]
 800c170:	4461      	add	r1, ip
 800c172:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c176:	fb0a c20b 	mla	r2, sl, fp, ip
 800c17a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c17e:	b289      	uxth	r1, r1
 800c180:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c184:	4577      	cmp	r7, lr
 800c186:	f849 1b04 	str.w	r1, [r9], #4
 800c18a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c18e:	d8e2      	bhi.n	800c156 <__multiply+0xb2>
 800c190:	9a01      	ldr	r2, [sp, #4]
 800c192:	f845 c002 	str.w	ip, [r5, r2]
 800c196:	9a03      	ldr	r2, [sp, #12]
 800c198:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c19c:	3304      	adds	r3, #4
 800c19e:	f1b9 0f00 	cmp.w	r9, #0
 800c1a2:	d021      	beq.n	800c1e8 <__multiply+0x144>
 800c1a4:	6829      	ldr	r1, [r5, #0]
 800c1a6:	f104 0c14 	add.w	ip, r4, #20
 800c1aa:	46ae      	mov	lr, r5
 800c1ac:	f04f 0a00 	mov.w	sl, #0
 800c1b0:	f8bc b000 	ldrh.w	fp, [ip]
 800c1b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c1b8:	fb09 220b 	mla	r2, r9, fp, r2
 800c1bc:	4452      	add	r2, sl
 800c1be:	b289      	uxth	r1, r1
 800c1c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c1c4:	f84e 1b04 	str.w	r1, [lr], #4
 800c1c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c1cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c1d0:	f8be 1000 	ldrh.w	r1, [lr]
 800c1d4:	fb09 110a 	mla	r1, r9, sl, r1
 800c1d8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c1dc:	4567      	cmp	r7, ip
 800c1de:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c1e2:	d8e5      	bhi.n	800c1b0 <__multiply+0x10c>
 800c1e4:	9a01      	ldr	r2, [sp, #4]
 800c1e6:	50a9      	str	r1, [r5, r2]
 800c1e8:	3504      	adds	r5, #4
 800c1ea:	e799      	b.n	800c120 <__multiply+0x7c>
 800c1ec:	3e01      	subs	r6, #1
 800c1ee:	e79b      	b.n	800c128 <__multiply+0x84>
 800c1f0:	0800e269 	.word	0x0800e269
 800c1f4:	0800e2d2 	.word	0x0800e2d2

0800c1f8 <__pow5mult>:
 800c1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1fc:	4615      	mov	r5, r2
 800c1fe:	f012 0203 	ands.w	r2, r2, #3
 800c202:	4606      	mov	r6, r0
 800c204:	460f      	mov	r7, r1
 800c206:	d007      	beq.n	800c218 <__pow5mult+0x20>
 800c208:	4c1a      	ldr	r4, [pc, #104]	; (800c274 <__pow5mult+0x7c>)
 800c20a:	3a01      	subs	r2, #1
 800c20c:	2300      	movs	r3, #0
 800c20e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c212:	f7ff fe9d 	bl	800bf50 <__multadd>
 800c216:	4607      	mov	r7, r0
 800c218:	10ad      	asrs	r5, r5, #2
 800c21a:	d027      	beq.n	800c26c <__pow5mult+0x74>
 800c21c:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800c21e:	b944      	cbnz	r4, 800c232 <__pow5mult+0x3a>
 800c220:	f240 2171 	movw	r1, #625	; 0x271
 800c224:	4630      	mov	r0, r6
 800c226:	f7ff ff27 	bl	800c078 <__i2b>
 800c22a:	2300      	movs	r3, #0
 800c22c:	6430      	str	r0, [r6, #64]	; 0x40
 800c22e:	4604      	mov	r4, r0
 800c230:	6003      	str	r3, [r0, #0]
 800c232:	f04f 0900 	mov.w	r9, #0
 800c236:	07eb      	lsls	r3, r5, #31
 800c238:	d50a      	bpl.n	800c250 <__pow5mult+0x58>
 800c23a:	4639      	mov	r1, r7
 800c23c:	4622      	mov	r2, r4
 800c23e:	4630      	mov	r0, r6
 800c240:	f7ff ff30 	bl	800c0a4 <__multiply>
 800c244:	4639      	mov	r1, r7
 800c246:	4680      	mov	r8, r0
 800c248:	4630      	mov	r0, r6
 800c24a:	f7ff fe78 	bl	800bf3e <_Bfree>
 800c24e:	4647      	mov	r7, r8
 800c250:	106d      	asrs	r5, r5, #1
 800c252:	d00b      	beq.n	800c26c <__pow5mult+0x74>
 800c254:	6820      	ldr	r0, [r4, #0]
 800c256:	b938      	cbnz	r0, 800c268 <__pow5mult+0x70>
 800c258:	4622      	mov	r2, r4
 800c25a:	4621      	mov	r1, r4
 800c25c:	4630      	mov	r0, r6
 800c25e:	f7ff ff21 	bl	800c0a4 <__multiply>
 800c262:	6020      	str	r0, [r4, #0]
 800c264:	f8c0 9000 	str.w	r9, [r0]
 800c268:	4604      	mov	r4, r0
 800c26a:	e7e4      	b.n	800c236 <__pow5mult+0x3e>
 800c26c:	4638      	mov	r0, r7
 800c26e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c272:	bf00      	nop
 800c274:	0800e420 	.word	0x0800e420

0800c278 <__lshift>:
 800c278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c27c:	460c      	mov	r4, r1
 800c27e:	6849      	ldr	r1, [r1, #4]
 800c280:	6923      	ldr	r3, [r4, #16]
 800c282:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c286:	68a3      	ldr	r3, [r4, #8]
 800c288:	4607      	mov	r7, r0
 800c28a:	4691      	mov	r9, r2
 800c28c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c290:	f108 0601 	add.w	r6, r8, #1
 800c294:	42b3      	cmp	r3, r6
 800c296:	db0b      	blt.n	800c2b0 <__lshift+0x38>
 800c298:	4638      	mov	r0, r7
 800c29a:	f7ff fe2b 	bl	800bef4 <_Balloc>
 800c29e:	4605      	mov	r5, r0
 800c2a0:	b948      	cbnz	r0, 800c2b6 <__lshift+0x3e>
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	4b28      	ldr	r3, [pc, #160]	; (800c348 <__lshift+0xd0>)
 800c2a6:	4829      	ldr	r0, [pc, #164]	; (800c34c <__lshift+0xd4>)
 800c2a8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c2ac:	f000 f9ee 	bl	800c68c <__assert_func>
 800c2b0:	3101      	adds	r1, #1
 800c2b2:	005b      	lsls	r3, r3, #1
 800c2b4:	e7ee      	b.n	800c294 <__lshift+0x1c>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	f100 0114 	add.w	r1, r0, #20
 800c2bc:	f100 0210 	add.w	r2, r0, #16
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	4553      	cmp	r3, sl
 800c2c4:	db33      	blt.n	800c32e <__lshift+0xb6>
 800c2c6:	6920      	ldr	r0, [r4, #16]
 800c2c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2cc:	f104 0314 	add.w	r3, r4, #20
 800c2d0:	f019 091f 	ands.w	r9, r9, #31
 800c2d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2dc:	d02b      	beq.n	800c336 <__lshift+0xbe>
 800c2de:	f1c9 0e20 	rsb	lr, r9, #32
 800c2e2:	468a      	mov	sl, r1
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	6818      	ldr	r0, [r3, #0]
 800c2e8:	fa00 f009 	lsl.w	r0, r0, r9
 800c2ec:	4310      	orrs	r0, r2
 800c2ee:	f84a 0b04 	str.w	r0, [sl], #4
 800c2f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2f6:	459c      	cmp	ip, r3
 800c2f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c2fc:	d8f3      	bhi.n	800c2e6 <__lshift+0x6e>
 800c2fe:	ebac 0304 	sub.w	r3, ip, r4
 800c302:	3b15      	subs	r3, #21
 800c304:	f023 0303 	bic.w	r3, r3, #3
 800c308:	3304      	adds	r3, #4
 800c30a:	f104 0015 	add.w	r0, r4, #21
 800c30e:	4584      	cmp	ip, r0
 800c310:	bf38      	it	cc
 800c312:	2304      	movcc	r3, #4
 800c314:	50ca      	str	r2, [r1, r3]
 800c316:	b10a      	cbz	r2, 800c31c <__lshift+0xa4>
 800c318:	f108 0602 	add.w	r6, r8, #2
 800c31c:	3e01      	subs	r6, #1
 800c31e:	4638      	mov	r0, r7
 800c320:	612e      	str	r6, [r5, #16]
 800c322:	4621      	mov	r1, r4
 800c324:	f7ff fe0b 	bl	800bf3e <_Bfree>
 800c328:	4628      	mov	r0, r5
 800c32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c32e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c332:	3301      	adds	r3, #1
 800c334:	e7c5      	b.n	800c2c2 <__lshift+0x4a>
 800c336:	3904      	subs	r1, #4
 800c338:	f853 2b04 	ldr.w	r2, [r3], #4
 800c33c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c340:	459c      	cmp	ip, r3
 800c342:	d8f9      	bhi.n	800c338 <__lshift+0xc0>
 800c344:	e7ea      	b.n	800c31c <__lshift+0xa4>
 800c346:	bf00      	nop
 800c348:	0800e269 	.word	0x0800e269
 800c34c:	0800e2d2 	.word	0x0800e2d2

0800c350 <__mcmp>:
 800c350:	b530      	push	{r4, r5, lr}
 800c352:	6902      	ldr	r2, [r0, #16]
 800c354:	690c      	ldr	r4, [r1, #16]
 800c356:	1b12      	subs	r2, r2, r4
 800c358:	d10e      	bne.n	800c378 <__mcmp+0x28>
 800c35a:	f100 0314 	add.w	r3, r0, #20
 800c35e:	3114      	adds	r1, #20
 800c360:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c364:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c368:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c36c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c370:	42a5      	cmp	r5, r4
 800c372:	d003      	beq.n	800c37c <__mcmp+0x2c>
 800c374:	d305      	bcc.n	800c382 <__mcmp+0x32>
 800c376:	2201      	movs	r2, #1
 800c378:	4610      	mov	r0, r2
 800c37a:	bd30      	pop	{r4, r5, pc}
 800c37c:	4283      	cmp	r3, r0
 800c37e:	d3f3      	bcc.n	800c368 <__mcmp+0x18>
 800c380:	e7fa      	b.n	800c378 <__mcmp+0x28>
 800c382:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c386:	e7f7      	b.n	800c378 <__mcmp+0x28>

0800c388 <__mdiff>:
 800c388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38c:	460c      	mov	r4, r1
 800c38e:	4606      	mov	r6, r0
 800c390:	4611      	mov	r1, r2
 800c392:	4620      	mov	r0, r4
 800c394:	4690      	mov	r8, r2
 800c396:	f7ff ffdb 	bl	800c350 <__mcmp>
 800c39a:	1e05      	subs	r5, r0, #0
 800c39c:	d110      	bne.n	800c3c0 <__mdiff+0x38>
 800c39e:	4629      	mov	r1, r5
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	f7ff fda7 	bl	800bef4 <_Balloc>
 800c3a6:	b930      	cbnz	r0, 800c3b6 <__mdiff+0x2e>
 800c3a8:	4b3a      	ldr	r3, [pc, #232]	; (800c494 <__mdiff+0x10c>)
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	f240 2137 	movw	r1, #567	; 0x237
 800c3b0:	4839      	ldr	r0, [pc, #228]	; (800c498 <__mdiff+0x110>)
 800c3b2:	f000 f96b 	bl	800c68c <__assert_func>
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c0:	bfa4      	itt	ge
 800c3c2:	4643      	movge	r3, r8
 800c3c4:	46a0      	movge	r8, r4
 800c3c6:	4630      	mov	r0, r6
 800c3c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3cc:	bfa6      	itte	ge
 800c3ce:	461c      	movge	r4, r3
 800c3d0:	2500      	movge	r5, #0
 800c3d2:	2501      	movlt	r5, #1
 800c3d4:	f7ff fd8e 	bl	800bef4 <_Balloc>
 800c3d8:	b920      	cbnz	r0, 800c3e4 <__mdiff+0x5c>
 800c3da:	4b2e      	ldr	r3, [pc, #184]	; (800c494 <__mdiff+0x10c>)
 800c3dc:	4602      	mov	r2, r0
 800c3de:	f240 2145 	movw	r1, #581	; 0x245
 800c3e2:	e7e5      	b.n	800c3b0 <__mdiff+0x28>
 800c3e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c3e8:	6926      	ldr	r6, [r4, #16]
 800c3ea:	60c5      	str	r5, [r0, #12]
 800c3ec:	f104 0914 	add.w	r9, r4, #20
 800c3f0:	f108 0514 	add.w	r5, r8, #20
 800c3f4:	f100 0e14 	add.w	lr, r0, #20
 800c3f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c3fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c400:	f108 0210 	add.w	r2, r8, #16
 800c404:	46f2      	mov	sl, lr
 800c406:	2100      	movs	r1, #0
 800c408:	f859 3b04 	ldr.w	r3, [r9], #4
 800c40c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c410:	fa11 f88b 	uxtah	r8, r1, fp
 800c414:	b299      	uxth	r1, r3
 800c416:	0c1b      	lsrs	r3, r3, #16
 800c418:	eba8 0801 	sub.w	r8, r8, r1
 800c41c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c420:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c424:	fa1f f888 	uxth.w	r8, r8
 800c428:	1419      	asrs	r1, r3, #16
 800c42a:	454e      	cmp	r6, r9
 800c42c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c430:	f84a 3b04 	str.w	r3, [sl], #4
 800c434:	d8e8      	bhi.n	800c408 <__mdiff+0x80>
 800c436:	1b33      	subs	r3, r6, r4
 800c438:	3b15      	subs	r3, #21
 800c43a:	f023 0303 	bic.w	r3, r3, #3
 800c43e:	3304      	adds	r3, #4
 800c440:	3415      	adds	r4, #21
 800c442:	42a6      	cmp	r6, r4
 800c444:	bf38      	it	cc
 800c446:	2304      	movcc	r3, #4
 800c448:	441d      	add	r5, r3
 800c44a:	4473      	add	r3, lr
 800c44c:	469e      	mov	lr, r3
 800c44e:	462e      	mov	r6, r5
 800c450:	4566      	cmp	r6, ip
 800c452:	d30e      	bcc.n	800c472 <__mdiff+0xea>
 800c454:	f10c 0203 	add.w	r2, ip, #3
 800c458:	1b52      	subs	r2, r2, r5
 800c45a:	f022 0203 	bic.w	r2, r2, #3
 800c45e:	3d03      	subs	r5, #3
 800c460:	45ac      	cmp	ip, r5
 800c462:	bf38      	it	cc
 800c464:	2200      	movcc	r2, #0
 800c466:	4413      	add	r3, r2
 800c468:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c46c:	b17a      	cbz	r2, 800c48e <__mdiff+0x106>
 800c46e:	6107      	str	r7, [r0, #16]
 800c470:	e7a4      	b.n	800c3bc <__mdiff+0x34>
 800c472:	f856 8b04 	ldr.w	r8, [r6], #4
 800c476:	fa11 f288 	uxtah	r2, r1, r8
 800c47a:	1414      	asrs	r4, r2, #16
 800c47c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c480:	b292      	uxth	r2, r2
 800c482:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c486:	f84e 2b04 	str.w	r2, [lr], #4
 800c48a:	1421      	asrs	r1, r4, #16
 800c48c:	e7e0      	b.n	800c450 <__mdiff+0xc8>
 800c48e:	3f01      	subs	r7, #1
 800c490:	e7ea      	b.n	800c468 <__mdiff+0xe0>
 800c492:	bf00      	nop
 800c494:	0800e269 	.word	0x0800e269
 800c498:	0800e2d2 	.word	0x0800e2d2

0800c49c <__d2b>:
 800c49c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4a0:	460f      	mov	r7, r1
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	ec59 8b10 	vmov	r8, r9, d0
 800c4a8:	4616      	mov	r6, r2
 800c4aa:	f7ff fd23 	bl	800bef4 <_Balloc>
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	b930      	cbnz	r0, 800c4c0 <__d2b+0x24>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	4b24      	ldr	r3, [pc, #144]	; (800c548 <__d2b+0xac>)
 800c4b6:	4825      	ldr	r0, [pc, #148]	; (800c54c <__d2b+0xb0>)
 800c4b8:	f240 310f 	movw	r1, #783	; 0x30f
 800c4bc:	f000 f8e6 	bl	800c68c <__assert_func>
 800c4c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c4c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c4c8:	bb2d      	cbnz	r5, 800c516 <__d2b+0x7a>
 800c4ca:	9301      	str	r3, [sp, #4]
 800c4cc:	f1b8 0300 	subs.w	r3, r8, #0
 800c4d0:	d026      	beq.n	800c520 <__d2b+0x84>
 800c4d2:	4668      	mov	r0, sp
 800c4d4:	9300      	str	r3, [sp, #0]
 800c4d6:	f7ff fda1 	bl	800c01c <__lo0bits>
 800c4da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c4de:	b1e8      	cbz	r0, 800c51c <__d2b+0x80>
 800c4e0:	f1c0 0320 	rsb	r3, r0, #32
 800c4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800c4e8:	430b      	orrs	r3, r1
 800c4ea:	40c2      	lsrs	r2, r0
 800c4ec:	6163      	str	r3, [r4, #20]
 800c4ee:	9201      	str	r2, [sp, #4]
 800c4f0:	9b01      	ldr	r3, [sp, #4]
 800c4f2:	61a3      	str	r3, [r4, #24]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	bf14      	ite	ne
 800c4f8:	2202      	movne	r2, #2
 800c4fa:	2201      	moveq	r2, #1
 800c4fc:	6122      	str	r2, [r4, #16]
 800c4fe:	b1bd      	cbz	r5, 800c530 <__d2b+0x94>
 800c500:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c504:	4405      	add	r5, r0
 800c506:	603d      	str	r5, [r7, #0]
 800c508:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c50c:	6030      	str	r0, [r6, #0]
 800c50e:	4620      	mov	r0, r4
 800c510:	b003      	add	sp, #12
 800c512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c516:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c51a:	e7d6      	b.n	800c4ca <__d2b+0x2e>
 800c51c:	6161      	str	r1, [r4, #20]
 800c51e:	e7e7      	b.n	800c4f0 <__d2b+0x54>
 800c520:	a801      	add	r0, sp, #4
 800c522:	f7ff fd7b 	bl	800c01c <__lo0bits>
 800c526:	9b01      	ldr	r3, [sp, #4]
 800c528:	6163      	str	r3, [r4, #20]
 800c52a:	3020      	adds	r0, #32
 800c52c:	2201      	movs	r2, #1
 800c52e:	e7e5      	b.n	800c4fc <__d2b+0x60>
 800c530:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c534:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c538:	6038      	str	r0, [r7, #0]
 800c53a:	6918      	ldr	r0, [r3, #16]
 800c53c:	f7ff fd4e 	bl	800bfdc <__hi0bits>
 800c540:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c544:	e7e2      	b.n	800c50c <__d2b+0x70>
 800c546:	bf00      	nop
 800c548:	0800e269 	.word	0x0800e269
 800c54c:	0800e2d2 	.word	0x0800e2d2

0800c550 <__ssprint_r>:
 800c550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c554:	6813      	ldr	r3, [r2, #0]
 800c556:	9301      	str	r3, [sp, #4]
 800c558:	6893      	ldr	r3, [r2, #8]
 800c55a:	4680      	mov	r8, r0
 800c55c:	460c      	mov	r4, r1
 800c55e:	4617      	mov	r7, r2
 800c560:	2b00      	cmp	r3, #0
 800c562:	d157      	bne.n	800c614 <__ssprint_r+0xc4>
 800c564:	2000      	movs	r0, #0
 800c566:	2300      	movs	r3, #0
 800c568:	607b      	str	r3, [r7, #4]
 800c56a:	b003      	add	sp, #12
 800c56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c570:	9b01      	ldr	r3, [sp, #4]
 800c572:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800c576:	3308      	adds	r3, #8
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	68a6      	ldr	r6, [r4, #8]
 800c57c:	6820      	ldr	r0, [r4, #0]
 800c57e:	f1bb 0f00 	cmp.w	fp, #0
 800c582:	d0f5      	beq.n	800c570 <__ssprint_r+0x20>
 800c584:	45b3      	cmp	fp, r6
 800c586:	d32d      	bcc.n	800c5e4 <__ssprint_r+0x94>
 800c588:	89a2      	ldrh	r2, [r4, #12]
 800c58a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c58e:	d029      	beq.n	800c5e4 <__ssprint_r+0x94>
 800c590:	6921      	ldr	r1, [r4, #16]
 800c592:	6965      	ldr	r5, [r4, #20]
 800c594:	eba0 0901 	sub.w	r9, r0, r1
 800c598:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c59c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5a0:	f109 0001 	add.w	r0, r9, #1
 800c5a4:	106d      	asrs	r5, r5, #1
 800c5a6:	4458      	add	r0, fp
 800c5a8:	4285      	cmp	r5, r0
 800c5aa:	bf38      	it	cc
 800c5ac:	4605      	movcc	r5, r0
 800c5ae:	0553      	lsls	r3, r2, #21
 800c5b0:	d534      	bpl.n	800c61c <__ssprint_r+0xcc>
 800c5b2:	4629      	mov	r1, r5
 800c5b4:	4640      	mov	r0, r8
 800c5b6:	f7fd f841 	bl	800963c <_malloc_r>
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	2800      	cmp	r0, #0
 800c5be:	d038      	beq.n	800c632 <__ssprint_r+0xe2>
 800c5c0:	464a      	mov	r2, r9
 800c5c2:	6921      	ldr	r1, [r4, #16]
 800c5c4:	f7fc ff08 	bl	80093d8 <memcpy>
 800c5c8:	89a2      	ldrh	r2, [r4, #12]
 800c5ca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c5ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c5d2:	81a2      	strh	r2, [r4, #12]
 800c5d4:	6126      	str	r6, [r4, #16]
 800c5d6:	6165      	str	r5, [r4, #20]
 800c5d8:	444e      	add	r6, r9
 800c5da:	eba5 0509 	sub.w	r5, r5, r9
 800c5de:	6026      	str	r6, [r4, #0]
 800c5e0:	60a5      	str	r5, [r4, #8]
 800c5e2:	465e      	mov	r6, fp
 800c5e4:	455e      	cmp	r6, fp
 800c5e6:	bf28      	it	cs
 800c5e8:	465e      	movcs	r6, fp
 800c5ea:	4632      	mov	r2, r6
 800c5ec:	4651      	mov	r1, sl
 800c5ee:	6820      	ldr	r0, [r4, #0]
 800c5f0:	f000 f82b 	bl	800c64a <memmove>
 800c5f4:	68a2      	ldr	r2, [r4, #8]
 800c5f6:	1b92      	subs	r2, r2, r6
 800c5f8:	60a2      	str	r2, [r4, #8]
 800c5fa:	6822      	ldr	r2, [r4, #0]
 800c5fc:	4432      	add	r2, r6
 800c5fe:	6022      	str	r2, [r4, #0]
 800c600:	68ba      	ldr	r2, [r7, #8]
 800c602:	eba2 030b 	sub.w	r3, r2, fp
 800c606:	44da      	add	sl, fp
 800c608:	60bb      	str	r3, [r7, #8]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d0aa      	beq.n	800c564 <__ssprint_r+0x14>
 800c60e:	f04f 0b00 	mov.w	fp, #0
 800c612:	e7b2      	b.n	800c57a <__ssprint_r+0x2a>
 800c614:	f04f 0a00 	mov.w	sl, #0
 800c618:	46d3      	mov	fp, sl
 800c61a:	e7ae      	b.n	800c57a <__ssprint_r+0x2a>
 800c61c:	462a      	mov	r2, r5
 800c61e:	4640      	mov	r0, r8
 800c620:	f000 f89a 	bl	800c758 <_realloc_r>
 800c624:	4606      	mov	r6, r0
 800c626:	2800      	cmp	r0, #0
 800c628:	d1d4      	bne.n	800c5d4 <__ssprint_r+0x84>
 800c62a:	6921      	ldr	r1, [r4, #16]
 800c62c:	4640      	mov	r0, r8
 800c62e:	f7fc ff45 	bl	80094bc <_free_r>
 800c632:	230c      	movs	r3, #12
 800c634:	f8c8 3000 	str.w	r3, [r8]
 800c638:	89a3      	ldrh	r3, [r4, #12]
 800c63a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c63e:	81a3      	strh	r3, [r4, #12]
 800c640:	2300      	movs	r3, #0
 800c642:	60bb      	str	r3, [r7, #8]
 800c644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c648:	e78d      	b.n	800c566 <__ssprint_r+0x16>

0800c64a <memmove>:
 800c64a:	4288      	cmp	r0, r1
 800c64c:	b510      	push	{r4, lr}
 800c64e:	eb01 0402 	add.w	r4, r1, r2
 800c652:	d902      	bls.n	800c65a <memmove+0x10>
 800c654:	4284      	cmp	r4, r0
 800c656:	4623      	mov	r3, r4
 800c658:	d807      	bhi.n	800c66a <memmove+0x20>
 800c65a:	1e43      	subs	r3, r0, #1
 800c65c:	42a1      	cmp	r1, r4
 800c65e:	d008      	beq.n	800c672 <memmove+0x28>
 800c660:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c664:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c668:	e7f8      	b.n	800c65c <memmove+0x12>
 800c66a:	4402      	add	r2, r0
 800c66c:	4601      	mov	r1, r0
 800c66e:	428a      	cmp	r2, r1
 800c670:	d100      	bne.n	800c674 <memmove+0x2a>
 800c672:	bd10      	pop	{r4, pc}
 800c674:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c678:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c67c:	e7f7      	b.n	800c66e <memmove+0x24>
	...

0800c680 <__locale_mb_cur_max>:
 800c680:	4b01      	ldr	r3, [pc, #4]	; (800c688 <__locale_mb_cur_max+0x8>)
 800c682:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c686:	4770      	bx	lr
 800c688:	20000578 	.word	0x20000578

0800c68c <__assert_func>:
 800c68c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c68e:	4614      	mov	r4, r2
 800c690:	461a      	mov	r2, r3
 800c692:	4b09      	ldr	r3, [pc, #36]	; (800c6b8 <__assert_func+0x2c>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	4605      	mov	r5, r0
 800c698:	68d8      	ldr	r0, [r3, #12]
 800c69a:	b14c      	cbz	r4, 800c6b0 <__assert_func+0x24>
 800c69c:	4b07      	ldr	r3, [pc, #28]	; (800c6bc <__assert_func+0x30>)
 800c69e:	9100      	str	r1, [sp, #0]
 800c6a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c6a4:	4906      	ldr	r1, [pc, #24]	; (800c6c0 <__assert_func+0x34>)
 800c6a6:	462b      	mov	r3, r5
 800c6a8:	f000 fa0c 	bl	800cac4 <fiprintf>
 800c6ac:	f001 f92d 	bl	800d90a <abort>
 800c6b0:	4b04      	ldr	r3, [pc, #16]	; (800c6c4 <__assert_func+0x38>)
 800c6b2:	461c      	mov	r4, r3
 800c6b4:	e7f3      	b.n	800c69e <__assert_func+0x12>
 800c6b6:	bf00      	nop
 800c6b8:	20000160 	.word	0x20000160
 800c6bc:	0800e436 	.word	0x0800e436
 800c6c0:	0800e443 	.word	0x0800e443
 800c6c4:	0800e471 	.word	0x0800e471

0800c6c8 <_calloc_r>:
 800c6c8:	b538      	push	{r3, r4, r5, lr}
 800c6ca:	fba1 1502 	umull	r1, r5, r1, r2
 800c6ce:	b92d      	cbnz	r5, 800c6dc <_calloc_r+0x14>
 800c6d0:	f7fc ffb4 	bl	800963c <_malloc_r>
 800c6d4:	4604      	mov	r4, r0
 800c6d6:	b938      	cbnz	r0, 800c6e8 <_calloc_r+0x20>
 800c6d8:	4620      	mov	r0, r4
 800c6da:	bd38      	pop	{r3, r4, r5, pc}
 800c6dc:	f7fc fe4e 	bl	800937c <__errno>
 800c6e0:	230c      	movs	r3, #12
 800c6e2:	6003      	str	r3, [r0, #0]
 800c6e4:	2400      	movs	r4, #0
 800c6e6:	e7f7      	b.n	800c6d8 <_calloc_r+0x10>
 800c6e8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c6ec:	f022 0203 	bic.w	r2, r2, #3
 800c6f0:	3a04      	subs	r2, #4
 800c6f2:	2a24      	cmp	r2, #36	; 0x24
 800c6f4:	d819      	bhi.n	800c72a <_calloc_r+0x62>
 800c6f6:	2a13      	cmp	r2, #19
 800c6f8:	d915      	bls.n	800c726 <_calloc_r+0x5e>
 800c6fa:	2a1b      	cmp	r2, #27
 800c6fc:	e9c0 5500 	strd	r5, r5, [r0]
 800c700:	d806      	bhi.n	800c710 <_calloc_r+0x48>
 800c702:	f100 0308 	add.w	r3, r0, #8
 800c706:	2200      	movs	r2, #0
 800c708:	e9c3 2200 	strd	r2, r2, [r3]
 800c70c:	609a      	str	r2, [r3, #8]
 800c70e:	e7e3      	b.n	800c6d8 <_calloc_r+0x10>
 800c710:	2a24      	cmp	r2, #36	; 0x24
 800c712:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800c716:	bf11      	iteee	ne
 800c718:	f100 0310 	addne.w	r3, r0, #16
 800c71c:	6105      	streq	r5, [r0, #16]
 800c71e:	f100 0318 	addeq.w	r3, r0, #24
 800c722:	6145      	streq	r5, [r0, #20]
 800c724:	e7ef      	b.n	800c706 <_calloc_r+0x3e>
 800c726:	4603      	mov	r3, r0
 800c728:	e7ed      	b.n	800c706 <_calloc_r+0x3e>
 800c72a:	4629      	mov	r1, r5
 800c72c:	f7fc fda9 	bl	8009282 <memset>
 800c730:	e7d2      	b.n	800c6d8 <_calloc_r+0x10>

0800c732 <__ascii_mbtowc>:
 800c732:	b082      	sub	sp, #8
 800c734:	b901      	cbnz	r1, 800c738 <__ascii_mbtowc+0x6>
 800c736:	a901      	add	r1, sp, #4
 800c738:	b142      	cbz	r2, 800c74c <__ascii_mbtowc+0x1a>
 800c73a:	b14b      	cbz	r3, 800c750 <__ascii_mbtowc+0x1e>
 800c73c:	7813      	ldrb	r3, [r2, #0]
 800c73e:	600b      	str	r3, [r1, #0]
 800c740:	7812      	ldrb	r2, [r2, #0]
 800c742:	1e10      	subs	r0, r2, #0
 800c744:	bf18      	it	ne
 800c746:	2001      	movne	r0, #1
 800c748:	b002      	add	sp, #8
 800c74a:	4770      	bx	lr
 800c74c:	4610      	mov	r0, r2
 800c74e:	e7fb      	b.n	800c748 <__ascii_mbtowc+0x16>
 800c750:	f06f 0001 	mvn.w	r0, #1
 800c754:	e7f8      	b.n	800c748 <__ascii_mbtowc+0x16>
	...

0800c758 <_realloc_r>:
 800c758:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c75c:	4682      	mov	sl, r0
 800c75e:	460c      	mov	r4, r1
 800c760:	b929      	cbnz	r1, 800c76e <_realloc_r+0x16>
 800c762:	4611      	mov	r1, r2
 800c764:	b003      	add	sp, #12
 800c766:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c76a:	f7fc bf67 	b.w	800963c <_malloc_r>
 800c76e:	9201      	str	r2, [sp, #4]
 800c770:	f7fd f99e 	bl	8009ab0 <__malloc_lock>
 800c774:	9a01      	ldr	r2, [sp, #4]
 800c776:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c77a:	f102 080b 	add.w	r8, r2, #11
 800c77e:	f1b8 0f16 	cmp.w	r8, #22
 800c782:	d90b      	bls.n	800c79c <_realloc_r+0x44>
 800c784:	f038 0807 	bics.w	r8, r8, #7
 800c788:	d50a      	bpl.n	800c7a0 <_realloc_r+0x48>
 800c78a:	230c      	movs	r3, #12
 800c78c:	f8ca 3000 	str.w	r3, [sl]
 800c790:	f04f 0b00 	mov.w	fp, #0
 800c794:	4658      	mov	r0, fp
 800c796:	b003      	add	sp, #12
 800c798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79c:	f04f 0810 	mov.w	r8, #16
 800c7a0:	4590      	cmp	r8, r2
 800c7a2:	d3f2      	bcc.n	800c78a <_realloc_r+0x32>
 800c7a4:	f025 0603 	bic.w	r6, r5, #3
 800c7a8:	45b0      	cmp	r8, r6
 800c7aa:	f1a4 0908 	sub.w	r9, r4, #8
 800c7ae:	f340 8170 	ble.w	800ca92 <_realloc_r+0x33a>
 800c7b2:	499c      	ldr	r1, [pc, #624]	; (800ca24 <_realloc_r+0x2cc>)
 800c7b4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800c7b8:	eb09 0306 	add.w	r3, r9, r6
 800c7bc:	459c      	cmp	ip, r3
 800c7be:	6859      	ldr	r1, [r3, #4]
 800c7c0:	d005      	beq.n	800c7ce <_realloc_r+0x76>
 800c7c2:	f021 0001 	bic.w	r0, r1, #1
 800c7c6:	4418      	add	r0, r3
 800c7c8:	6840      	ldr	r0, [r0, #4]
 800c7ca:	07c7      	lsls	r7, r0, #31
 800c7cc:	d447      	bmi.n	800c85e <_realloc_r+0x106>
 800c7ce:	f021 0103 	bic.w	r1, r1, #3
 800c7d2:	459c      	cmp	ip, r3
 800c7d4:	eb06 0701 	add.w	r7, r6, r1
 800c7d8:	d119      	bne.n	800c80e <_realloc_r+0xb6>
 800c7da:	f108 0010 	add.w	r0, r8, #16
 800c7de:	42b8      	cmp	r0, r7
 800c7e0:	dc3f      	bgt.n	800c862 <_realloc_r+0x10a>
 800c7e2:	eb09 0308 	add.w	r3, r9, r8
 800c7e6:	4a8f      	ldr	r2, [pc, #572]	; (800ca24 <_realloc_r+0x2cc>)
 800c7e8:	eba7 0708 	sub.w	r7, r7, r8
 800c7ec:	f047 0701 	orr.w	r7, r7, #1
 800c7f0:	6093      	str	r3, [r2, #8]
 800c7f2:	605f      	str	r7, [r3, #4]
 800c7f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c7f8:	f003 0301 	and.w	r3, r3, #1
 800c7fc:	ea43 0308 	orr.w	r3, r3, r8
 800c800:	f844 3c04 	str.w	r3, [r4, #-4]
 800c804:	4650      	mov	r0, sl
 800c806:	f7fd f959 	bl	8009abc <__malloc_unlock>
 800c80a:	46a3      	mov	fp, r4
 800c80c:	e7c2      	b.n	800c794 <_realloc_r+0x3c>
 800c80e:	45b8      	cmp	r8, r7
 800c810:	dc27      	bgt.n	800c862 <_realloc_r+0x10a>
 800c812:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c816:	60da      	str	r2, [r3, #12]
 800c818:	6093      	str	r3, [r2, #8]
 800c81a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c81e:	eba7 0008 	sub.w	r0, r7, r8
 800c822:	280f      	cmp	r0, #15
 800c824:	f003 0301 	and.w	r3, r3, #1
 800c828:	eb09 0207 	add.w	r2, r9, r7
 800c82c:	f240 8133 	bls.w	800ca96 <_realloc_r+0x33e>
 800c830:	eb09 0108 	add.w	r1, r9, r8
 800c834:	ea48 0303 	orr.w	r3, r8, r3
 800c838:	f040 0001 	orr.w	r0, r0, #1
 800c83c:	f8c9 3004 	str.w	r3, [r9, #4]
 800c840:	6048      	str	r0, [r1, #4]
 800c842:	6853      	ldr	r3, [r2, #4]
 800c844:	f043 0301 	orr.w	r3, r3, #1
 800c848:	6053      	str	r3, [r2, #4]
 800c84a:	3108      	adds	r1, #8
 800c84c:	4650      	mov	r0, sl
 800c84e:	f7fc fe35 	bl	80094bc <_free_r>
 800c852:	4650      	mov	r0, sl
 800c854:	f7fd f932 	bl	8009abc <__malloc_unlock>
 800c858:	f109 0b08 	add.w	fp, r9, #8
 800c85c:	e79a      	b.n	800c794 <_realloc_r+0x3c>
 800c85e:	2100      	movs	r1, #0
 800c860:	460b      	mov	r3, r1
 800c862:	07e8      	lsls	r0, r5, #31
 800c864:	f100 80c6 	bmi.w	800c9f4 <_realloc_r+0x29c>
 800c868:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c86c:	eba9 0505 	sub.w	r5, r9, r5
 800c870:	6868      	ldr	r0, [r5, #4]
 800c872:	f020 0003 	bic.w	r0, r0, #3
 800c876:	eb00 0b06 	add.w	fp, r0, r6
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	f000 8086 	beq.w	800c98c <_realloc_r+0x234>
 800c880:	459c      	cmp	ip, r3
 800c882:	eb01 070b 	add.w	r7, r1, fp
 800c886:	d149      	bne.n	800c91c <_realloc_r+0x1c4>
 800c888:	f108 0310 	add.w	r3, r8, #16
 800c88c:	42bb      	cmp	r3, r7
 800c88e:	dc7d      	bgt.n	800c98c <_realloc_r+0x234>
 800c890:	46ab      	mov	fp, r5
 800c892:	68eb      	ldr	r3, [r5, #12]
 800c894:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c898:	60d3      	str	r3, [r2, #12]
 800c89a:	609a      	str	r2, [r3, #8]
 800c89c:	1f32      	subs	r2, r6, #4
 800c89e:	2a24      	cmp	r2, #36	; 0x24
 800c8a0:	d837      	bhi.n	800c912 <_realloc_r+0x1ba>
 800c8a2:	2a13      	cmp	r2, #19
 800c8a4:	d933      	bls.n	800c90e <_realloc_r+0x1b6>
 800c8a6:	6823      	ldr	r3, [r4, #0]
 800c8a8:	60ab      	str	r3, [r5, #8]
 800c8aa:	6863      	ldr	r3, [r4, #4]
 800c8ac:	60eb      	str	r3, [r5, #12]
 800c8ae:	2a1b      	cmp	r2, #27
 800c8b0:	d81b      	bhi.n	800c8ea <_realloc_r+0x192>
 800c8b2:	3408      	adds	r4, #8
 800c8b4:	f105 0310 	add.w	r3, r5, #16
 800c8b8:	6822      	ldr	r2, [r4, #0]
 800c8ba:	601a      	str	r2, [r3, #0]
 800c8bc:	6862      	ldr	r2, [r4, #4]
 800c8be:	605a      	str	r2, [r3, #4]
 800c8c0:	68a2      	ldr	r2, [r4, #8]
 800c8c2:	609a      	str	r2, [r3, #8]
 800c8c4:	eb05 0308 	add.w	r3, r5, r8
 800c8c8:	4a56      	ldr	r2, [pc, #344]	; (800ca24 <_realloc_r+0x2cc>)
 800c8ca:	eba7 0708 	sub.w	r7, r7, r8
 800c8ce:	f047 0701 	orr.w	r7, r7, #1
 800c8d2:	6093      	str	r3, [r2, #8]
 800c8d4:	605f      	str	r7, [r3, #4]
 800c8d6:	686b      	ldr	r3, [r5, #4]
 800c8d8:	f003 0301 	and.w	r3, r3, #1
 800c8dc:	ea43 0308 	orr.w	r3, r3, r8
 800c8e0:	606b      	str	r3, [r5, #4]
 800c8e2:	4650      	mov	r0, sl
 800c8e4:	f7fd f8ea 	bl	8009abc <__malloc_unlock>
 800c8e8:	e754      	b.n	800c794 <_realloc_r+0x3c>
 800c8ea:	68a3      	ldr	r3, [r4, #8]
 800c8ec:	612b      	str	r3, [r5, #16]
 800c8ee:	68e3      	ldr	r3, [r4, #12]
 800c8f0:	616b      	str	r3, [r5, #20]
 800c8f2:	2a24      	cmp	r2, #36	; 0x24
 800c8f4:	bf01      	itttt	eq
 800c8f6:	6923      	ldreq	r3, [r4, #16]
 800c8f8:	61ab      	streq	r3, [r5, #24]
 800c8fa:	6962      	ldreq	r2, [r4, #20]
 800c8fc:	61ea      	streq	r2, [r5, #28]
 800c8fe:	bf19      	ittee	ne
 800c900:	3410      	addne	r4, #16
 800c902:	f105 0318 	addne.w	r3, r5, #24
 800c906:	f105 0320 	addeq.w	r3, r5, #32
 800c90a:	3418      	addeq	r4, #24
 800c90c:	e7d4      	b.n	800c8b8 <_realloc_r+0x160>
 800c90e:	465b      	mov	r3, fp
 800c910:	e7d2      	b.n	800c8b8 <_realloc_r+0x160>
 800c912:	4621      	mov	r1, r4
 800c914:	4658      	mov	r0, fp
 800c916:	f7ff fe98 	bl	800c64a <memmove>
 800c91a:	e7d3      	b.n	800c8c4 <_realloc_r+0x16c>
 800c91c:	45b8      	cmp	r8, r7
 800c91e:	dc35      	bgt.n	800c98c <_realloc_r+0x234>
 800c920:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c924:	4628      	mov	r0, r5
 800c926:	60da      	str	r2, [r3, #12]
 800c928:	6093      	str	r3, [r2, #8]
 800c92a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c92e:	68eb      	ldr	r3, [r5, #12]
 800c930:	60d3      	str	r3, [r2, #12]
 800c932:	609a      	str	r2, [r3, #8]
 800c934:	1f32      	subs	r2, r6, #4
 800c936:	2a24      	cmp	r2, #36	; 0x24
 800c938:	d824      	bhi.n	800c984 <_realloc_r+0x22c>
 800c93a:	2a13      	cmp	r2, #19
 800c93c:	d908      	bls.n	800c950 <_realloc_r+0x1f8>
 800c93e:	6823      	ldr	r3, [r4, #0]
 800c940:	60ab      	str	r3, [r5, #8]
 800c942:	6863      	ldr	r3, [r4, #4]
 800c944:	60eb      	str	r3, [r5, #12]
 800c946:	2a1b      	cmp	r2, #27
 800c948:	d80a      	bhi.n	800c960 <_realloc_r+0x208>
 800c94a:	3408      	adds	r4, #8
 800c94c:	f105 0010 	add.w	r0, r5, #16
 800c950:	6823      	ldr	r3, [r4, #0]
 800c952:	6003      	str	r3, [r0, #0]
 800c954:	6863      	ldr	r3, [r4, #4]
 800c956:	6043      	str	r3, [r0, #4]
 800c958:	68a3      	ldr	r3, [r4, #8]
 800c95a:	6083      	str	r3, [r0, #8]
 800c95c:	46a9      	mov	r9, r5
 800c95e:	e75c      	b.n	800c81a <_realloc_r+0xc2>
 800c960:	68a3      	ldr	r3, [r4, #8]
 800c962:	612b      	str	r3, [r5, #16]
 800c964:	68e3      	ldr	r3, [r4, #12]
 800c966:	616b      	str	r3, [r5, #20]
 800c968:	2a24      	cmp	r2, #36	; 0x24
 800c96a:	bf01      	itttt	eq
 800c96c:	6923      	ldreq	r3, [r4, #16]
 800c96e:	61ab      	streq	r3, [r5, #24]
 800c970:	6963      	ldreq	r3, [r4, #20]
 800c972:	61eb      	streq	r3, [r5, #28]
 800c974:	bf19      	ittee	ne
 800c976:	3410      	addne	r4, #16
 800c978:	f105 0018 	addne.w	r0, r5, #24
 800c97c:	f105 0020 	addeq.w	r0, r5, #32
 800c980:	3418      	addeq	r4, #24
 800c982:	e7e5      	b.n	800c950 <_realloc_r+0x1f8>
 800c984:	4621      	mov	r1, r4
 800c986:	f7ff fe60 	bl	800c64a <memmove>
 800c98a:	e7e7      	b.n	800c95c <_realloc_r+0x204>
 800c98c:	45d8      	cmp	r8, fp
 800c98e:	dc31      	bgt.n	800c9f4 <_realloc_r+0x29c>
 800c990:	4628      	mov	r0, r5
 800c992:	68eb      	ldr	r3, [r5, #12]
 800c994:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c998:	60d3      	str	r3, [r2, #12]
 800c99a:	609a      	str	r2, [r3, #8]
 800c99c:	1f32      	subs	r2, r6, #4
 800c99e:	2a24      	cmp	r2, #36	; 0x24
 800c9a0:	d824      	bhi.n	800c9ec <_realloc_r+0x294>
 800c9a2:	2a13      	cmp	r2, #19
 800c9a4:	d908      	bls.n	800c9b8 <_realloc_r+0x260>
 800c9a6:	6823      	ldr	r3, [r4, #0]
 800c9a8:	60ab      	str	r3, [r5, #8]
 800c9aa:	6863      	ldr	r3, [r4, #4]
 800c9ac:	60eb      	str	r3, [r5, #12]
 800c9ae:	2a1b      	cmp	r2, #27
 800c9b0:	d80a      	bhi.n	800c9c8 <_realloc_r+0x270>
 800c9b2:	3408      	adds	r4, #8
 800c9b4:	f105 0010 	add.w	r0, r5, #16
 800c9b8:	6823      	ldr	r3, [r4, #0]
 800c9ba:	6003      	str	r3, [r0, #0]
 800c9bc:	6863      	ldr	r3, [r4, #4]
 800c9be:	6043      	str	r3, [r0, #4]
 800c9c0:	68a3      	ldr	r3, [r4, #8]
 800c9c2:	6083      	str	r3, [r0, #8]
 800c9c4:	465f      	mov	r7, fp
 800c9c6:	e7c9      	b.n	800c95c <_realloc_r+0x204>
 800c9c8:	68a3      	ldr	r3, [r4, #8]
 800c9ca:	612b      	str	r3, [r5, #16]
 800c9cc:	68e3      	ldr	r3, [r4, #12]
 800c9ce:	616b      	str	r3, [r5, #20]
 800c9d0:	2a24      	cmp	r2, #36	; 0x24
 800c9d2:	bf01      	itttt	eq
 800c9d4:	6923      	ldreq	r3, [r4, #16]
 800c9d6:	61ab      	streq	r3, [r5, #24]
 800c9d8:	6963      	ldreq	r3, [r4, #20]
 800c9da:	61eb      	streq	r3, [r5, #28]
 800c9dc:	bf19      	ittee	ne
 800c9de:	3410      	addne	r4, #16
 800c9e0:	f105 0018 	addne.w	r0, r5, #24
 800c9e4:	f105 0020 	addeq.w	r0, r5, #32
 800c9e8:	3418      	addeq	r4, #24
 800c9ea:	e7e5      	b.n	800c9b8 <_realloc_r+0x260>
 800c9ec:	4621      	mov	r1, r4
 800c9ee:	f7ff fe2c 	bl	800c64a <memmove>
 800c9f2:	e7e7      	b.n	800c9c4 <_realloc_r+0x26c>
 800c9f4:	4611      	mov	r1, r2
 800c9f6:	4650      	mov	r0, sl
 800c9f8:	f7fc fe20 	bl	800963c <_malloc_r>
 800c9fc:	4683      	mov	fp, r0
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	f43f af6f 	beq.w	800c8e2 <_realloc_r+0x18a>
 800ca04:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ca08:	f023 0301 	bic.w	r3, r3, #1
 800ca0c:	444b      	add	r3, r9
 800ca0e:	f1a0 0208 	sub.w	r2, r0, #8
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d108      	bne.n	800ca28 <_realloc_r+0x2d0>
 800ca16:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ca1a:	f027 0703 	bic.w	r7, r7, #3
 800ca1e:	4437      	add	r7, r6
 800ca20:	e6fb      	b.n	800c81a <_realloc_r+0xc2>
 800ca22:	bf00      	nop
 800ca24:	20000168 	.word	0x20000168
 800ca28:	1f32      	subs	r2, r6, #4
 800ca2a:	2a24      	cmp	r2, #36	; 0x24
 800ca2c:	d82d      	bhi.n	800ca8a <_realloc_r+0x332>
 800ca2e:	2a13      	cmp	r2, #19
 800ca30:	d928      	bls.n	800ca84 <_realloc_r+0x32c>
 800ca32:	6823      	ldr	r3, [r4, #0]
 800ca34:	6003      	str	r3, [r0, #0]
 800ca36:	6863      	ldr	r3, [r4, #4]
 800ca38:	6043      	str	r3, [r0, #4]
 800ca3a:	2a1b      	cmp	r2, #27
 800ca3c:	d80e      	bhi.n	800ca5c <_realloc_r+0x304>
 800ca3e:	f104 0208 	add.w	r2, r4, #8
 800ca42:	f100 0308 	add.w	r3, r0, #8
 800ca46:	6811      	ldr	r1, [r2, #0]
 800ca48:	6019      	str	r1, [r3, #0]
 800ca4a:	6851      	ldr	r1, [r2, #4]
 800ca4c:	6059      	str	r1, [r3, #4]
 800ca4e:	6892      	ldr	r2, [r2, #8]
 800ca50:	609a      	str	r2, [r3, #8]
 800ca52:	4621      	mov	r1, r4
 800ca54:	4650      	mov	r0, sl
 800ca56:	f7fc fd31 	bl	80094bc <_free_r>
 800ca5a:	e742      	b.n	800c8e2 <_realloc_r+0x18a>
 800ca5c:	68a3      	ldr	r3, [r4, #8]
 800ca5e:	6083      	str	r3, [r0, #8]
 800ca60:	68e3      	ldr	r3, [r4, #12]
 800ca62:	60c3      	str	r3, [r0, #12]
 800ca64:	2a24      	cmp	r2, #36	; 0x24
 800ca66:	bf01      	itttt	eq
 800ca68:	6923      	ldreq	r3, [r4, #16]
 800ca6a:	6103      	streq	r3, [r0, #16]
 800ca6c:	6961      	ldreq	r1, [r4, #20]
 800ca6e:	6141      	streq	r1, [r0, #20]
 800ca70:	bf19      	ittee	ne
 800ca72:	f104 0210 	addne.w	r2, r4, #16
 800ca76:	f100 0310 	addne.w	r3, r0, #16
 800ca7a:	f104 0218 	addeq.w	r2, r4, #24
 800ca7e:	f100 0318 	addeq.w	r3, r0, #24
 800ca82:	e7e0      	b.n	800ca46 <_realloc_r+0x2ee>
 800ca84:	4603      	mov	r3, r0
 800ca86:	4622      	mov	r2, r4
 800ca88:	e7dd      	b.n	800ca46 <_realloc_r+0x2ee>
 800ca8a:	4621      	mov	r1, r4
 800ca8c:	f7ff fddd 	bl	800c64a <memmove>
 800ca90:	e7df      	b.n	800ca52 <_realloc_r+0x2fa>
 800ca92:	4637      	mov	r7, r6
 800ca94:	e6c1      	b.n	800c81a <_realloc_r+0xc2>
 800ca96:	431f      	orrs	r7, r3
 800ca98:	f8c9 7004 	str.w	r7, [r9, #4]
 800ca9c:	6853      	ldr	r3, [r2, #4]
 800ca9e:	f043 0301 	orr.w	r3, r3, #1
 800caa2:	6053      	str	r3, [r2, #4]
 800caa4:	e6d5      	b.n	800c852 <_realloc_r+0xfa>
 800caa6:	bf00      	nop

0800caa8 <__ascii_wctomb>:
 800caa8:	b149      	cbz	r1, 800cabe <__ascii_wctomb+0x16>
 800caaa:	2aff      	cmp	r2, #255	; 0xff
 800caac:	bf85      	ittet	hi
 800caae:	238a      	movhi	r3, #138	; 0x8a
 800cab0:	6003      	strhi	r3, [r0, #0]
 800cab2:	700a      	strbls	r2, [r1, #0]
 800cab4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cab8:	bf98      	it	ls
 800caba:	2001      	movls	r0, #1
 800cabc:	4770      	bx	lr
 800cabe:	4608      	mov	r0, r1
 800cac0:	4770      	bx	lr
	...

0800cac4 <fiprintf>:
 800cac4:	b40e      	push	{r1, r2, r3}
 800cac6:	b503      	push	{r0, r1, lr}
 800cac8:	4601      	mov	r1, r0
 800caca:	ab03      	add	r3, sp, #12
 800cacc:	4805      	ldr	r0, [pc, #20]	; (800cae4 <fiprintf+0x20>)
 800cace:	f853 2b04 	ldr.w	r2, [r3], #4
 800cad2:	6800      	ldr	r0, [r0, #0]
 800cad4:	9301      	str	r3, [sp, #4]
 800cad6:	f000 f839 	bl	800cb4c <_vfiprintf_r>
 800cada:	b002      	add	sp, #8
 800cadc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cae0:	b003      	add	sp, #12
 800cae2:	4770      	bx	lr
 800cae4:	20000160 	.word	0x20000160

0800cae8 <__sprint_r>:
 800cae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	6893      	ldr	r3, [r2, #8]
 800caee:	4680      	mov	r8, r0
 800caf0:	460f      	mov	r7, r1
 800caf2:	4614      	mov	r4, r2
 800caf4:	b343      	cbz	r3, 800cb48 <__sprint_r+0x60>
 800caf6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800caf8:	049d      	lsls	r5, r3, #18
 800cafa:	d522      	bpl.n	800cb42 <__sprint_r+0x5a>
 800cafc:	6815      	ldr	r5, [r2, #0]
 800cafe:	3508      	adds	r5, #8
 800cb00:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800cb04:	f04f 0900 	mov.w	r9, #0
 800cb08:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800cb0c:	45ca      	cmp	sl, r9
 800cb0e:	dc0d      	bgt.n	800cb2c <__sprint_r+0x44>
 800cb10:	68a3      	ldr	r3, [r4, #8]
 800cb12:	f026 0603 	bic.w	r6, r6, #3
 800cb16:	1b98      	subs	r0, r3, r6
 800cb18:	60a0      	str	r0, [r4, #8]
 800cb1a:	3508      	adds	r5, #8
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	d1ef      	bne.n	800cb00 <__sprint_r+0x18>
 800cb20:	2300      	movs	r3, #0
 800cb22:	60a3      	str	r3, [r4, #8]
 800cb24:	2300      	movs	r3, #0
 800cb26:	6063      	str	r3, [r4, #4]
 800cb28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800cb30:	463a      	mov	r2, r7
 800cb32:	4640      	mov	r0, r8
 800cb34:	f000 febf 	bl	800d8b6 <_fputwc_r>
 800cb38:	1c43      	adds	r3, r0, #1
 800cb3a:	d0f1      	beq.n	800cb20 <__sprint_r+0x38>
 800cb3c:	f109 0901 	add.w	r9, r9, #1
 800cb40:	e7e4      	b.n	800cb0c <__sprint_r+0x24>
 800cb42:	f000 fcd5 	bl	800d4f0 <__sfvwrite_r>
 800cb46:	e7eb      	b.n	800cb20 <__sprint_r+0x38>
 800cb48:	4618      	mov	r0, r3
 800cb4a:	e7eb      	b.n	800cb24 <__sprint_r+0x3c>

0800cb4c <_vfiprintf_r>:
 800cb4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb50:	ed2d 8b02 	vpush	{d8}
 800cb54:	b0bb      	sub	sp, #236	; 0xec
 800cb56:	460f      	mov	r7, r1
 800cb58:	9201      	str	r2, [sp, #4]
 800cb5a:	461d      	mov	r5, r3
 800cb5c:	461c      	mov	r4, r3
 800cb5e:	4681      	mov	r9, r0
 800cb60:	b118      	cbz	r0, 800cb6a <_vfiprintf_r+0x1e>
 800cb62:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cb64:	b90b      	cbnz	r3, 800cb6a <_vfiprintf_r+0x1e>
 800cb66:	f7fc faf3 	bl	8009150 <__sinit>
 800cb6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb6c:	07d8      	lsls	r0, r3, #31
 800cb6e:	d405      	bmi.n	800cb7c <_vfiprintf_r+0x30>
 800cb70:	89bb      	ldrh	r3, [r7, #12]
 800cb72:	0599      	lsls	r1, r3, #22
 800cb74:	d402      	bmi.n	800cb7c <_vfiprintf_r+0x30>
 800cb76:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cb78:	f7fc fc2c 	bl	80093d4 <__retarget_lock_acquire_recursive>
 800cb7c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800cb80:	049a      	lsls	r2, r3, #18
 800cb82:	d406      	bmi.n	800cb92 <_vfiprintf_r+0x46>
 800cb84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cb88:	81bb      	strh	r3, [r7, #12]
 800cb8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cb8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cb90:	667b      	str	r3, [r7, #100]	; 0x64
 800cb92:	89bb      	ldrh	r3, [r7, #12]
 800cb94:	071e      	lsls	r6, r3, #28
 800cb96:	d501      	bpl.n	800cb9c <_vfiprintf_r+0x50>
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	b9bb      	cbnz	r3, 800cbcc <_vfiprintf_r+0x80>
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	4648      	mov	r0, r9
 800cba0:	f000 fdf0 	bl	800d784 <__swsetup_r>
 800cba4:	b190      	cbz	r0, 800cbcc <_vfiprintf_r+0x80>
 800cba6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cba8:	07d8      	lsls	r0, r3, #31
 800cbaa:	d508      	bpl.n	800cbbe <_vfiprintf_r+0x72>
 800cbac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cbb0:	9302      	str	r3, [sp, #8]
 800cbb2:	9802      	ldr	r0, [sp, #8]
 800cbb4:	b03b      	add	sp, #236	; 0xec
 800cbb6:	ecbd 8b02 	vpop	{d8}
 800cbba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbbe:	89bb      	ldrh	r3, [r7, #12]
 800cbc0:	0599      	lsls	r1, r3, #22
 800cbc2:	d4f3      	bmi.n	800cbac <_vfiprintf_r+0x60>
 800cbc4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cbc6:	f7fc fc06 	bl	80093d6 <__retarget_lock_release_recursive>
 800cbca:	e7ef      	b.n	800cbac <_vfiprintf_r+0x60>
 800cbcc:	89bb      	ldrh	r3, [r7, #12]
 800cbce:	f003 021a 	and.w	r2, r3, #26
 800cbd2:	2a0a      	cmp	r2, #10
 800cbd4:	d116      	bne.n	800cc04 <_vfiprintf_r+0xb8>
 800cbd6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800cbda:	2a00      	cmp	r2, #0
 800cbdc:	db12      	blt.n	800cc04 <_vfiprintf_r+0xb8>
 800cbde:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800cbe0:	07d2      	lsls	r2, r2, #31
 800cbe2:	d404      	bmi.n	800cbee <_vfiprintf_r+0xa2>
 800cbe4:	059e      	lsls	r6, r3, #22
 800cbe6:	d402      	bmi.n	800cbee <_vfiprintf_r+0xa2>
 800cbe8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cbea:	f7fc fbf4 	bl	80093d6 <__retarget_lock_release_recursive>
 800cbee:	9a01      	ldr	r2, [sp, #4]
 800cbf0:	462b      	mov	r3, r5
 800cbf2:	4639      	mov	r1, r7
 800cbf4:	4648      	mov	r0, r9
 800cbf6:	b03b      	add	sp, #236	; 0xec
 800cbf8:	ecbd 8b02 	vpop	{d8}
 800cbfc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc00:	f000 bc36 	b.w	800d470 <__sbprintf>
 800cc04:	2300      	movs	r3, #0
 800cc06:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800cc0a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cc0e:	ae11      	add	r6, sp, #68	; 0x44
 800cc10:	ee08 3a10 	vmov	s16, r3
 800cc14:	960e      	str	r6, [sp, #56]	; 0x38
 800cc16:	9307      	str	r3, [sp, #28]
 800cc18:	9302      	str	r3, [sp, #8]
 800cc1a:	9b01      	ldr	r3, [sp, #4]
 800cc1c:	461d      	mov	r5, r3
 800cc1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc22:	b10a      	cbz	r2, 800cc28 <_vfiprintf_r+0xdc>
 800cc24:	2a25      	cmp	r2, #37	; 0x25
 800cc26:	d1f9      	bne.n	800cc1c <_vfiprintf_r+0xd0>
 800cc28:	9b01      	ldr	r3, [sp, #4]
 800cc2a:	ebb5 0803 	subs.w	r8, r5, r3
 800cc2e:	d00d      	beq.n	800cc4c <_vfiprintf_r+0x100>
 800cc30:	e9c6 3800 	strd	r3, r8, [r6]
 800cc34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cc36:	4443      	add	r3, r8
 800cc38:	9310      	str	r3, [sp, #64]	; 0x40
 800cc3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc3c:	3301      	adds	r3, #1
 800cc3e:	2b07      	cmp	r3, #7
 800cc40:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc42:	dc76      	bgt.n	800cd32 <_vfiprintf_r+0x1e6>
 800cc44:	3608      	adds	r6, #8
 800cc46:	9b02      	ldr	r3, [sp, #8]
 800cc48:	4443      	add	r3, r8
 800cc4a:	9302      	str	r3, [sp, #8]
 800cc4c:	782b      	ldrb	r3, [r5, #0]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	f000 83d0 	beq.w	800d3f4 <_vfiprintf_r+0x8a8>
 800cc54:	2300      	movs	r3, #0
 800cc56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cc5a:	3501      	adds	r5, #1
 800cc5c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cc60:	9200      	str	r2, [sp, #0]
 800cc62:	9303      	str	r3, [sp, #12]
 800cc64:	469a      	mov	sl, r3
 800cc66:	462a      	mov	r2, r5
 800cc68:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cc6c:	9201      	str	r2, [sp, #4]
 800cc6e:	f1a3 0220 	sub.w	r2, r3, #32
 800cc72:	2a5a      	cmp	r2, #90	; 0x5a
 800cc74:	f200 831c 	bhi.w	800d2b0 <_vfiprintf_r+0x764>
 800cc78:	e8df f012 	tbh	[pc, r2, lsl #1]
 800cc7c:	031a007e 	.word	0x031a007e
 800cc80:	0086031a 	.word	0x0086031a
 800cc84:	031a031a 	.word	0x031a031a
 800cc88:	0065031a 	.word	0x0065031a
 800cc8c:	031a031a 	.word	0x031a031a
 800cc90:	00930089 	.word	0x00930089
 800cc94:	0090031a 	.word	0x0090031a
 800cc98:	031a0095 	.word	0x031a0095
 800cc9c:	00b300b0 	.word	0x00b300b0
 800cca0:	00b300b3 	.word	0x00b300b3
 800cca4:	00b300b3 	.word	0x00b300b3
 800cca8:	00b300b3 	.word	0x00b300b3
 800ccac:	00b300b3 	.word	0x00b300b3
 800ccb0:	031a031a 	.word	0x031a031a
 800ccb4:	031a031a 	.word	0x031a031a
 800ccb8:	031a031a 	.word	0x031a031a
 800ccbc:	031a031a 	.word	0x031a031a
 800ccc0:	00dd031a 	.word	0x00dd031a
 800ccc4:	031a00eb 	.word	0x031a00eb
 800ccc8:	031a031a 	.word	0x031a031a
 800cccc:	031a031a 	.word	0x031a031a
 800ccd0:	031a031a 	.word	0x031a031a
 800ccd4:	031a031a 	.word	0x031a031a
 800ccd8:	013b031a 	.word	0x013b031a
 800ccdc:	031a031a 	.word	0x031a031a
 800cce0:	0180031a 	.word	0x0180031a
 800cce4:	025e031a 	.word	0x025e031a
 800cce8:	031a031a 	.word	0x031a031a
 800ccec:	031a027e 	.word	0x031a027e
 800ccf0:	031a031a 	.word	0x031a031a
 800ccf4:	031a031a 	.word	0x031a031a
 800ccf8:	031a031a 	.word	0x031a031a
 800ccfc:	031a031a 	.word	0x031a031a
 800cd00:	00dd031a 	.word	0x00dd031a
 800cd04:	031a00ed 	.word	0x031a00ed
 800cd08:	031a031a 	.word	0x031a031a
 800cd0c:	00ed00c3 	.word	0x00ed00c3
 800cd10:	031a00d7 	.word	0x031a00d7
 800cd14:	031a00d0 	.word	0x031a00d0
 800cd18:	013d0119 	.word	0x013d0119
 800cd1c:	00d70172 	.word	0x00d70172
 800cd20:	0180031a 	.word	0x0180031a
 800cd24:	0260007c 	.word	0x0260007c
 800cd28:	031a031a 	.word	0x031a031a
 800cd2c:	031a029a 	.word	0x031a029a
 800cd30:	007c      	.short	0x007c
 800cd32:	aa0e      	add	r2, sp, #56	; 0x38
 800cd34:	4639      	mov	r1, r7
 800cd36:	4648      	mov	r0, r9
 800cd38:	f7ff fed6 	bl	800cae8 <__sprint_r>
 800cd3c:	2800      	cmp	r0, #0
 800cd3e:	f040 8338 	bne.w	800d3b2 <_vfiprintf_r+0x866>
 800cd42:	ae11      	add	r6, sp, #68	; 0x44
 800cd44:	e77f      	b.n	800cc46 <_vfiprintf_r+0xfa>
 800cd46:	4648      	mov	r0, r9
 800cd48:	f7fe f9ca 	bl	800b0e0 <_localeconv_r>
 800cd4c:	6843      	ldr	r3, [r0, #4]
 800cd4e:	4618      	mov	r0, r3
 800cd50:	ee08 3a10 	vmov	s16, r3
 800cd54:	f7f3 fa8c 	bl	8000270 <strlen>
 800cd58:	9007      	str	r0, [sp, #28]
 800cd5a:	4648      	mov	r0, r9
 800cd5c:	f7fe f9c0 	bl	800b0e0 <_localeconv_r>
 800cd60:	6883      	ldr	r3, [r0, #8]
 800cd62:	9306      	str	r3, [sp, #24]
 800cd64:	9b07      	ldr	r3, [sp, #28]
 800cd66:	b12b      	cbz	r3, 800cd74 <_vfiprintf_r+0x228>
 800cd68:	9b06      	ldr	r3, [sp, #24]
 800cd6a:	b11b      	cbz	r3, 800cd74 <_vfiprintf_r+0x228>
 800cd6c:	781b      	ldrb	r3, [r3, #0]
 800cd6e:	b10b      	cbz	r3, 800cd74 <_vfiprintf_r+0x228>
 800cd70:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800cd74:	9d01      	ldr	r5, [sp, #4]
 800cd76:	e776      	b.n	800cc66 <_vfiprintf_r+0x11a>
 800cd78:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d1f9      	bne.n	800cd74 <_vfiprintf_r+0x228>
 800cd80:	2320      	movs	r3, #32
 800cd82:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cd86:	e7f5      	b.n	800cd74 <_vfiprintf_r+0x228>
 800cd88:	f04a 0a01 	orr.w	sl, sl, #1
 800cd8c:	e7f2      	b.n	800cd74 <_vfiprintf_r+0x228>
 800cd8e:	f854 3b04 	ldr.w	r3, [r4], #4
 800cd92:	9303      	str	r3, [sp, #12]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	daed      	bge.n	800cd74 <_vfiprintf_r+0x228>
 800cd98:	425b      	negs	r3, r3
 800cd9a:	9303      	str	r3, [sp, #12]
 800cd9c:	f04a 0a04 	orr.w	sl, sl, #4
 800cda0:	e7e8      	b.n	800cd74 <_vfiprintf_r+0x228>
 800cda2:	232b      	movs	r3, #43	; 0x2b
 800cda4:	e7ed      	b.n	800cd82 <_vfiprintf_r+0x236>
 800cda6:	9a01      	ldr	r2, [sp, #4]
 800cda8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cdac:	2b2a      	cmp	r3, #42	; 0x2a
 800cdae:	d112      	bne.n	800cdd6 <_vfiprintf_r+0x28a>
 800cdb0:	f854 3b04 	ldr.w	r3, [r4], #4
 800cdb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdb8:	e9cd 3200 	strd	r3, r2, [sp]
 800cdbc:	e7da      	b.n	800cd74 <_vfiprintf_r+0x228>
 800cdbe:	9b00      	ldr	r3, [sp, #0]
 800cdc0:	200a      	movs	r0, #10
 800cdc2:	fb00 1303 	mla	r3, r0, r3, r1
 800cdc6:	9300      	str	r3, [sp, #0]
 800cdc8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cdcc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cdd0:	2909      	cmp	r1, #9
 800cdd2:	d9f4      	bls.n	800cdbe <_vfiprintf_r+0x272>
 800cdd4:	e74a      	b.n	800cc6c <_vfiprintf_r+0x120>
 800cdd6:	2100      	movs	r1, #0
 800cdd8:	9100      	str	r1, [sp, #0]
 800cdda:	e7f7      	b.n	800cdcc <_vfiprintf_r+0x280>
 800cddc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800cde0:	e7c8      	b.n	800cd74 <_vfiprintf_r+0x228>
 800cde2:	2100      	movs	r1, #0
 800cde4:	9a01      	ldr	r2, [sp, #4]
 800cde6:	9103      	str	r1, [sp, #12]
 800cde8:	9903      	ldr	r1, [sp, #12]
 800cdea:	3b30      	subs	r3, #48	; 0x30
 800cdec:	200a      	movs	r0, #10
 800cdee:	fb00 3301 	mla	r3, r0, r1, r3
 800cdf2:	9303      	str	r3, [sp, #12]
 800cdf4:	f812 3b01 	ldrb.w	r3, [r2], #1
 800cdf8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cdfc:	2909      	cmp	r1, #9
 800cdfe:	d9f3      	bls.n	800cde8 <_vfiprintf_r+0x29c>
 800ce00:	e734      	b.n	800cc6c <_vfiprintf_r+0x120>
 800ce02:	9b01      	ldr	r3, [sp, #4]
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	2b68      	cmp	r3, #104	; 0x68
 800ce08:	bf01      	itttt	eq
 800ce0a:	9b01      	ldreq	r3, [sp, #4]
 800ce0c:	3301      	addeq	r3, #1
 800ce0e:	9301      	streq	r3, [sp, #4]
 800ce10:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ce14:	bf18      	it	ne
 800ce16:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ce1a:	e7ab      	b.n	800cd74 <_vfiprintf_r+0x228>
 800ce1c:	9b01      	ldr	r3, [sp, #4]
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	2b6c      	cmp	r3, #108	; 0x6c
 800ce22:	d105      	bne.n	800ce30 <_vfiprintf_r+0x2e4>
 800ce24:	9b01      	ldr	r3, [sp, #4]
 800ce26:	3301      	adds	r3, #1
 800ce28:	9301      	str	r3, [sp, #4]
 800ce2a:	f04a 0a20 	orr.w	sl, sl, #32
 800ce2e:	e7a1      	b.n	800cd74 <_vfiprintf_r+0x228>
 800ce30:	f04a 0a10 	orr.w	sl, sl, #16
 800ce34:	e79e      	b.n	800cd74 <_vfiprintf_r+0x228>
 800ce36:	46a0      	mov	r8, r4
 800ce38:	f858 3b04 	ldr.w	r3, [r8], #4
 800ce3c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ce40:	2300      	movs	r3, #0
 800ce42:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ce46:	2201      	movs	r2, #1
 800ce48:	9200      	str	r2, [sp, #0]
 800ce4a:	461d      	mov	r5, r3
 800ce4c:	f10d 0b84 	add.w	fp, sp, #132	; 0x84
 800ce50:	e0a9      	b.n	800cfa6 <_vfiprintf_r+0x45a>
 800ce52:	f04a 0a10 	orr.w	sl, sl, #16
 800ce56:	f01a 0f20 	tst.w	sl, #32
 800ce5a:	d011      	beq.n	800ce80 <_vfiprintf_r+0x334>
 800ce5c:	3407      	adds	r4, #7
 800ce5e:	f024 0307 	bic.w	r3, r4, #7
 800ce62:	4698      	mov	r8, r3
 800ce64:	685d      	ldr	r5, [r3, #4]
 800ce66:	f858 4b08 	ldr.w	r4, [r8], #8
 800ce6a:	2d00      	cmp	r5, #0
 800ce6c:	da06      	bge.n	800ce7c <_vfiprintf_r+0x330>
 800ce6e:	4264      	negs	r4, r4
 800ce70:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800ce74:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800ce78:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	e04a      	b.n	800cf16 <_vfiprintf_r+0x3ca>
 800ce80:	46a0      	mov	r8, r4
 800ce82:	f01a 0f10 	tst.w	sl, #16
 800ce86:	f858 5b04 	ldr.w	r5, [r8], #4
 800ce8a:	d002      	beq.n	800ce92 <_vfiprintf_r+0x346>
 800ce8c:	462c      	mov	r4, r5
 800ce8e:	17ed      	asrs	r5, r5, #31
 800ce90:	e7eb      	b.n	800ce6a <_vfiprintf_r+0x31e>
 800ce92:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ce96:	d003      	beq.n	800cea0 <_vfiprintf_r+0x354>
 800ce98:	b22c      	sxth	r4, r5
 800ce9a:	f345 35c0 	sbfx	r5, r5, #15, #1
 800ce9e:	e7e4      	b.n	800ce6a <_vfiprintf_r+0x31e>
 800cea0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cea4:	d0f2      	beq.n	800ce8c <_vfiprintf_r+0x340>
 800cea6:	b26c      	sxtb	r4, r5
 800cea8:	f345 15c0 	sbfx	r5, r5, #7, #1
 800ceac:	e7dd      	b.n	800ce6a <_vfiprintf_r+0x31e>
 800ceae:	f01a 0f20 	tst.w	sl, #32
 800ceb2:	f104 0804 	add.w	r8, r4, #4
 800ceb6:	d007      	beq.n	800cec8 <_vfiprintf_r+0x37c>
 800ceb8:	9a02      	ldr	r2, [sp, #8]
 800ceba:	6823      	ldr	r3, [r4, #0]
 800cebc:	9902      	ldr	r1, [sp, #8]
 800cebe:	17d2      	asrs	r2, r2, #31
 800cec0:	e9c3 1200 	strd	r1, r2, [r3]
 800cec4:	4644      	mov	r4, r8
 800cec6:	e6a8      	b.n	800cc1a <_vfiprintf_r+0xce>
 800cec8:	f01a 0f10 	tst.w	sl, #16
 800cecc:	d003      	beq.n	800ced6 <_vfiprintf_r+0x38a>
 800cece:	6823      	ldr	r3, [r4, #0]
 800ced0:	9a02      	ldr	r2, [sp, #8]
 800ced2:	601a      	str	r2, [r3, #0]
 800ced4:	e7f6      	b.n	800cec4 <_vfiprintf_r+0x378>
 800ced6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ceda:	d003      	beq.n	800cee4 <_vfiprintf_r+0x398>
 800cedc:	6823      	ldr	r3, [r4, #0]
 800cede:	9a02      	ldr	r2, [sp, #8]
 800cee0:	801a      	strh	r2, [r3, #0]
 800cee2:	e7ef      	b.n	800cec4 <_vfiprintf_r+0x378>
 800cee4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cee8:	d0f1      	beq.n	800cece <_vfiprintf_r+0x382>
 800ceea:	6823      	ldr	r3, [r4, #0]
 800ceec:	9a02      	ldr	r2, [sp, #8]
 800ceee:	701a      	strb	r2, [r3, #0]
 800cef0:	e7e8      	b.n	800cec4 <_vfiprintf_r+0x378>
 800cef2:	f04a 0a10 	orr.w	sl, sl, #16
 800cef6:	f01a 0320 	ands.w	r3, sl, #32
 800cefa:	d01f      	beq.n	800cf3c <_vfiprintf_r+0x3f0>
 800cefc:	3407      	adds	r4, #7
 800cefe:	f024 0307 	bic.w	r3, r4, #7
 800cf02:	4698      	mov	r8, r3
 800cf04:	685d      	ldr	r5, [r3, #4]
 800cf06:	f858 4b08 	ldr.w	r4, [r8], #8
 800cf0a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800cf0e:	2300      	movs	r3, #0
 800cf10:	2200      	movs	r2, #0
 800cf12:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800cf16:	9a00      	ldr	r2, [sp, #0]
 800cf18:	3201      	adds	r2, #1
 800cf1a:	f000 8278 	beq.w	800d40e <_vfiprintf_r+0x8c2>
 800cf1e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800cf22:	9204      	str	r2, [sp, #16]
 800cf24:	ea54 0205 	orrs.w	r2, r4, r5
 800cf28:	f040 8277 	bne.w	800d41a <_vfiprintf_r+0x8ce>
 800cf2c:	9a00      	ldr	r2, [sp, #0]
 800cf2e:	2a00      	cmp	r2, #0
 800cf30:	f000 81b3 	beq.w	800d29a <_vfiprintf_r+0x74e>
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	f040 8273 	bne.w	800d420 <_vfiprintf_r+0x8d4>
 800cf3a:	e151      	b.n	800d1e0 <_vfiprintf_r+0x694>
 800cf3c:	46a0      	mov	r8, r4
 800cf3e:	f01a 0510 	ands.w	r5, sl, #16
 800cf42:	f858 4b04 	ldr.w	r4, [r8], #4
 800cf46:	d001      	beq.n	800cf4c <_vfiprintf_r+0x400>
 800cf48:	461d      	mov	r5, r3
 800cf4a:	e7de      	b.n	800cf0a <_vfiprintf_r+0x3be>
 800cf4c:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800cf50:	d001      	beq.n	800cf56 <_vfiprintf_r+0x40a>
 800cf52:	b2a4      	uxth	r4, r4
 800cf54:	e7d9      	b.n	800cf0a <_vfiprintf_r+0x3be>
 800cf56:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800cf5a:	d0d6      	beq.n	800cf0a <_vfiprintf_r+0x3be>
 800cf5c:	b2e4      	uxtb	r4, r4
 800cf5e:	e7f3      	b.n	800cf48 <_vfiprintf_r+0x3fc>
 800cf60:	46a0      	mov	r8, r4
 800cf62:	f647 0330 	movw	r3, #30768	; 0x7830
 800cf66:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800cf6a:	f858 4b04 	ldr.w	r4, [r8], #4
 800cf6e:	4b9f      	ldr	r3, [pc, #636]	; (800d1ec <_vfiprintf_r+0x6a0>)
 800cf70:	9305      	str	r3, [sp, #20]
 800cf72:	2500      	movs	r5, #0
 800cf74:	f04a 0a02 	orr.w	sl, sl, #2
 800cf78:	2302      	movs	r3, #2
 800cf7a:	e7c9      	b.n	800cf10 <_vfiprintf_r+0x3c4>
 800cf7c:	9b00      	ldr	r3, [sp, #0]
 800cf7e:	46a0      	mov	r8, r4
 800cf80:	2500      	movs	r5, #0
 800cf82:	1c5c      	adds	r4, r3, #1
 800cf84:	f858 bb04 	ldr.w	fp, [r8], #4
 800cf88:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800cf8c:	f000 80cf 	beq.w	800d12e <_vfiprintf_r+0x5e2>
 800cf90:	461a      	mov	r2, r3
 800cf92:	4629      	mov	r1, r5
 800cf94:	4658      	mov	r0, fp
 800cf96:	f7f3 f91b 	bl	80001d0 <memchr>
 800cf9a:	2800      	cmp	r0, #0
 800cf9c:	f000 8192 	beq.w	800d2c4 <_vfiprintf_r+0x778>
 800cfa0:	eba0 030b 	sub.w	r3, r0, fp
 800cfa4:	9300      	str	r3, [sp, #0]
 800cfa6:	9b00      	ldr	r3, [sp, #0]
 800cfa8:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800cfac:	42ab      	cmp	r3, r5
 800cfae:	bfb8      	it	lt
 800cfb0:	462b      	movlt	r3, r5
 800cfb2:	9304      	str	r3, [sp, #16]
 800cfb4:	b10a      	cbz	r2, 800cfba <_vfiprintf_r+0x46e>
 800cfb6:	3301      	adds	r3, #1
 800cfb8:	9304      	str	r3, [sp, #16]
 800cfba:	f01a 0302 	ands.w	r3, sl, #2
 800cfbe:	9308      	str	r3, [sp, #32]
 800cfc0:	bf1e      	ittt	ne
 800cfc2:	9b04      	ldrne	r3, [sp, #16]
 800cfc4:	3302      	addne	r3, #2
 800cfc6:	9304      	strne	r3, [sp, #16]
 800cfc8:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800cfcc:	9309      	str	r3, [sp, #36]	; 0x24
 800cfce:	d11f      	bne.n	800d010 <_vfiprintf_r+0x4c4>
 800cfd0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800cfd4:	1a9c      	subs	r4, r3, r2
 800cfd6:	2c00      	cmp	r4, #0
 800cfd8:	dd1a      	ble.n	800d010 <_vfiprintf_r+0x4c4>
 800cfda:	4b85      	ldr	r3, [pc, #532]	; (800d1f0 <_vfiprintf_r+0x6a4>)
 800cfdc:	6033      	str	r3, [r6, #0]
 800cfde:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800cfe2:	2c10      	cmp	r4, #16
 800cfe4:	f102 0201 	add.w	r2, r2, #1
 800cfe8:	f106 0008 	add.w	r0, r6, #8
 800cfec:	f300 816c 	bgt.w	800d2c8 <_vfiprintf_r+0x77c>
 800cff0:	6074      	str	r4, [r6, #4]
 800cff2:	2a07      	cmp	r2, #7
 800cff4:	4464      	add	r4, ip
 800cff6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800cffa:	f340 8178 	ble.w	800d2ee <_vfiprintf_r+0x7a2>
 800cffe:	aa0e      	add	r2, sp, #56	; 0x38
 800d000:	4639      	mov	r1, r7
 800d002:	4648      	mov	r0, r9
 800d004:	f7ff fd70 	bl	800cae8 <__sprint_r>
 800d008:	2800      	cmp	r0, #0
 800d00a:	f040 81d2 	bne.w	800d3b2 <_vfiprintf_r+0x866>
 800d00e:	ae11      	add	r6, sp, #68	; 0x44
 800d010:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800d014:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d018:	b160      	cbz	r0, 800d034 <_vfiprintf_r+0x4e8>
 800d01a:	f10d 0033 	add.w	r0, sp, #51	; 0x33
 800d01e:	3201      	adds	r2, #1
 800d020:	6030      	str	r0, [r6, #0]
 800d022:	2001      	movs	r0, #1
 800d024:	4401      	add	r1, r0
 800d026:	2a07      	cmp	r2, #7
 800d028:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d02c:	6070      	str	r0, [r6, #4]
 800d02e:	f300 8160 	bgt.w	800d2f2 <_vfiprintf_r+0x7a6>
 800d032:	3608      	adds	r6, #8
 800d034:	9b08      	ldr	r3, [sp, #32]
 800d036:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d03a:	b15b      	cbz	r3, 800d054 <_vfiprintf_r+0x508>
 800d03c:	a80d      	add	r0, sp, #52	; 0x34
 800d03e:	3201      	adds	r2, #1
 800d040:	6030      	str	r0, [r6, #0]
 800d042:	2002      	movs	r0, #2
 800d044:	4401      	add	r1, r0
 800d046:	2a07      	cmp	r2, #7
 800d048:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d04c:	6070      	str	r0, [r6, #4]
 800d04e:	f300 8159 	bgt.w	800d304 <_vfiprintf_r+0x7b8>
 800d052:	3608      	adds	r6, #8
 800d054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d056:	2b80      	cmp	r3, #128	; 0x80
 800d058:	d11f      	bne.n	800d09a <_vfiprintf_r+0x54e>
 800d05a:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800d05e:	1a9c      	subs	r4, r3, r2
 800d060:	2c00      	cmp	r4, #0
 800d062:	dd1a      	ble.n	800d09a <_vfiprintf_r+0x54e>
 800d064:	4b63      	ldr	r3, [pc, #396]	; (800d1f4 <_vfiprintf_r+0x6a8>)
 800d066:	6033      	str	r3, [r6, #0]
 800d068:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800d06c:	2c10      	cmp	r4, #16
 800d06e:	f102 0201 	add.w	r2, r2, #1
 800d072:	f106 0008 	add.w	r0, r6, #8
 800d076:	f300 814e 	bgt.w	800d316 <_vfiprintf_r+0x7ca>
 800d07a:	6074      	str	r4, [r6, #4]
 800d07c:	2a07      	cmp	r2, #7
 800d07e:	4464      	add	r4, ip
 800d080:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800d084:	f340 815a 	ble.w	800d33c <_vfiprintf_r+0x7f0>
 800d088:	aa0e      	add	r2, sp, #56	; 0x38
 800d08a:	4639      	mov	r1, r7
 800d08c:	4648      	mov	r0, r9
 800d08e:	f7ff fd2b 	bl	800cae8 <__sprint_r>
 800d092:	2800      	cmp	r0, #0
 800d094:	f040 818d 	bne.w	800d3b2 <_vfiprintf_r+0x866>
 800d098:	ae11      	add	r6, sp, #68	; 0x44
 800d09a:	9b00      	ldr	r3, [sp, #0]
 800d09c:	1aec      	subs	r4, r5, r3
 800d09e:	2c00      	cmp	r4, #0
 800d0a0:	dd1b      	ble.n	800d0da <_vfiprintf_r+0x58e>
 800d0a2:	4d54      	ldr	r5, [pc, #336]	; (800d1f4 <_vfiprintf_r+0x6a8>)
 800d0a4:	2310      	movs	r3, #16
 800d0a6:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d0aa:	2c10      	cmp	r4, #16
 800d0ac:	f102 0201 	add.w	r2, r2, #1
 800d0b0:	f106 0008 	add.w	r0, r6, #8
 800d0b4:	6035      	str	r5, [r6, #0]
 800d0b6:	f300 8143 	bgt.w	800d340 <_vfiprintf_r+0x7f4>
 800d0ba:	6074      	str	r4, [r6, #4]
 800d0bc:	2a07      	cmp	r2, #7
 800d0be:	440c      	add	r4, r1
 800d0c0:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800d0c4:	f340 814d 	ble.w	800d362 <_vfiprintf_r+0x816>
 800d0c8:	aa0e      	add	r2, sp, #56	; 0x38
 800d0ca:	4639      	mov	r1, r7
 800d0cc:	4648      	mov	r0, r9
 800d0ce:	f7ff fd0b 	bl	800cae8 <__sprint_r>
 800d0d2:	2800      	cmp	r0, #0
 800d0d4:	f040 816d 	bne.w	800d3b2 <_vfiprintf_r+0x866>
 800d0d8:	ae11      	add	r6, sp, #68	; 0x44
 800d0da:	9b00      	ldr	r3, [sp, #0]
 800d0dc:	9a00      	ldr	r2, [sp, #0]
 800d0de:	6073      	str	r3, [r6, #4]
 800d0e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d0e2:	f8c6 b000 	str.w	fp, [r6]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	9310      	str	r3, [sp, #64]	; 0x40
 800d0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d0ec:	3301      	adds	r3, #1
 800d0ee:	2b07      	cmp	r3, #7
 800d0f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d0f2:	f300 8138 	bgt.w	800d366 <_vfiprintf_r+0x81a>
 800d0f6:	f106 0308 	add.w	r3, r6, #8
 800d0fa:	f01a 0f04 	tst.w	sl, #4
 800d0fe:	f040 813a 	bne.w	800d376 <_vfiprintf_r+0x82a>
 800d102:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d106:	9904      	ldr	r1, [sp, #16]
 800d108:	428a      	cmp	r2, r1
 800d10a:	bfac      	ite	ge
 800d10c:	189b      	addge	r3, r3, r2
 800d10e:	185b      	addlt	r3, r3, r1
 800d110:	9302      	str	r3, [sp, #8]
 800d112:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d114:	b13b      	cbz	r3, 800d126 <_vfiprintf_r+0x5da>
 800d116:	aa0e      	add	r2, sp, #56	; 0x38
 800d118:	4639      	mov	r1, r7
 800d11a:	4648      	mov	r0, r9
 800d11c:	f7ff fce4 	bl	800cae8 <__sprint_r>
 800d120:	2800      	cmp	r0, #0
 800d122:	f040 8146 	bne.w	800d3b2 <_vfiprintf_r+0x866>
 800d126:	2300      	movs	r3, #0
 800d128:	930f      	str	r3, [sp, #60]	; 0x3c
 800d12a:	ae11      	add	r6, sp, #68	; 0x44
 800d12c:	e6ca      	b.n	800cec4 <_vfiprintf_r+0x378>
 800d12e:	4658      	mov	r0, fp
 800d130:	f7f3 f89e 	bl	8000270 <strlen>
 800d134:	9000      	str	r0, [sp, #0]
 800d136:	e736      	b.n	800cfa6 <_vfiprintf_r+0x45a>
 800d138:	f04a 0a10 	orr.w	sl, sl, #16
 800d13c:	f01a 0320 	ands.w	r3, sl, #32
 800d140:	d008      	beq.n	800d154 <_vfiprintf_r+0x608>
 800d142:	3407      	adds	r4, #7
 800d144:	f024 0307 	bic.w	r3, r4, #7
 800d148:	4698      	mov	r8, r3
 800d14a:	685d      	ldr	r5, [r3, #4]
 800d14c:	f858 4b08 	ldr.w	r4, [r8], #8
 800d150:	2301      	movs	r3, #1
 800d152:	e6dd      	b.n	800cf10 <_vfiprintf_r+0x3c4>
 800d154:	46a0      	mov	r8, r4
 800d156:	f01a 0510 	ands.w	r5, sl, #16
 800d15a:	f858 4b04 	ldr.w	r4, [r8], #4
 800d15e:	d001      	beq.n	800d164 <_vfiprintf_r+0x618>
 800d160:	461d      	mov	r5, r3
 800d162:	e7f5      	b.n	800d150 <_vfiprintf_r+0x604>
 800d164:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800d168:	d001      	beq.n	800d16e <_vfiprintf_r+0x622>
 800d16a:	b2a4      	uxth	r4, r4
 800d16c:	e7f0      	b.n	800d150 <_vfiprintf_r+0x604>
 800d16e:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800d172:	d0ed      	beq.n	800d150 <_vfiprintf_r+0x604>
 800d174:	b2e4      	uxtb	r4, r4
 800d176:	e7f3      	b.n	800d160 <_vfiprintf_r+0x614>
 800d178:	4a1f      	ldr	r2, [pc, #124]	; (800d1f8 <_vfiprintf_r+0x6ac>)
 800d17a:	9205      	str	r2, [sp, #20]
 800d17c:	f01a 0220 	ands.w	r2, sl, #32
 800d180:	d018      	beq.n	800d1b4 <_vfiprintf_r+0x668>
 800d182:	3407      	adds	r4, #7
 800d184:	f024 0207 	bic.w	r2, r4, #7
 800d188:	4690      	mov	r8, r2
 800d18a:	6855      	ldr	r5, [r2, #4]
 800d18c:	f858 4b08 	ldr.w	r4, [r8], #8
 800d190:	f01a 0f01 	tst.w	sl, #1
 800d194:	d009      	beq.n	800d1aa <_vfiprintf_r+0x65e>
 800d196:	ea54 0205 	orrs.w	r2, r4, r5
 800d19a:	bf1f      	itttt	ne
 800d19c:	2230      	movne	r2, #48	; 0x30
 800d19e:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800d1a2:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800d1a6:	f04a 0a02 	orrne.w	sl, sl, #2
 800d1aa:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d1ae:	e6e3      	b.n	800cf78 <_vfiprintf_r+0x42c>
 800d1b0:	4a0e      	ldr	r2, [pc, #56]	; (800d1ec <_vfiprintf_r+0x6a0>)
 800d1b2:	e7e2      	b.n	800d17a <_vfiprintf_r+0x62e>
 800d1b4:	46a0      	mov	r8, r4
 800d1b6:	f01a 0510 	ands.w	r5, sl, #16
 800d1ba:	f858 4b04 	ldr.w	r4, [r8], #4
 800d1be:	d001      	beq.n	800d1c4 <_vfiprintf_r+0x678>
 800d1c0:	4615      	mov	r5, r2
 800d1c2:	e7e5      	b.n	800d190 <_vfiprintf_r+0x644>
 800d1c4:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800d1c8:	d001      	beq.n	800d1ce <_vfiprintf_r+0x682>
 800d1ca:	b2a4      	uxth	r4, r4
 800d1cc:	e7e0      	b.n	800d190 <_vfiprintf_r+0x644>
 800d1ce:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800d1d2:	d0dd      	beq.n	800d190 <_vfiprintf_r+0x644>
 800d1d4:	b2e4      	uxtb	r4, r4
 800d1d6:	e7f3      	b.n	800d1c0 <_vfiprintf_r+0x674>
 800d1d8:	2c0a      	cmp	r4, #10
 800d1da:	f175 0300 	sbcs.w	r3, r5, #0
 800d1de:	d20d      	bcs.n	800d1fc <_vfiprintf_r+0x6b0>
 800d1e0:	3430      	adds	r4, #48	; 0x30
 800d1e2:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800d1e6:	f10d 0be7 	add.w	fp, sp, #231	; 0xe7
 800d1ea:	e135      	b.n	800d458 <_vfiprintf_r+0x90c>
 800d1ec:	0800e218 	.word	0x0800e218
 800d1f0:	0800e573 	.word	0x0800e573
 800d1f4:	0800e583 	.word	0x0800e583
 800d1f8:	0800e229 	.word	0x0800e229
 800d1fc:	ab3a      	add	r3, sp, #232	; 0xe8
 800d1fe:	9308      	str	r3, [sp, #32]
 800d200:	9b04      	ldr	r3, [sp, #16]
 800d202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d206:	f04f 0a00 	mov.w	sl, #0
 800d20a:	9309      	str	r3, [sp, #36]	; 0x24
 800d20c:	220a      	movs	r2, #10
 800d20e:	2300      	movs	r3, #0
 800d210:	4620      	mov	r0, r4
 800d212:	4629      	mov	r1, r5
 800d214:	f7f3 fcc8 	bl	8000ba8 <__aeabi_uldivmod>
 800d218:	9b08      	ldr	r3, [sp, #32]
 800d21a:	3230      	adds	r2, #48	; 0x30
 800d21c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d220:	f803 2c01 	strb.w	r2, [r3, #-1]
 800d224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d226:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d22a:	f10a 0a01 	add.w	sl, sl, #1
 800d22e:	b1d3      	cbz	r3, 800d266 <_vfiprintf_r+0x71a>
 800d230:	9b06      	ldr	r3, [sp, #24]
 800d232:	781a      	ldrb	r2, [r3, #0]
 800d234:	4552      	cmp	r2, sl
 800d236:	d116      	bne.n	800d266 <_vfiprintf_r+0x71a>
 800d238:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800d23c:	d013      	beq.n	800d266 <_vfiprintf_r+0x71a>
 800d23e:	2c0a      	cmp	r4, #10
 800d240:	f175 0200 	sbcs.w	r2, r5, #0
 800d244:	d30f      	bcc.n	800d266 <_vfiprintf_r+0x71a>
 800d246:	9b07      	ldr	r3, [sp, #28]
 800d248:	ebab 0b03 	sub.w	fp, fp, r3
 800d24c:	461a      	mov	r2, r3
 800d24e:	ee18 1a10 	vmov	r1, s16
 800d252:	4658      	mov	r0, fp
 800d254:	f7fd ff31 	bl	800b0ba <strncpy>
 800d258:	9b06      	ldr	r3, [sp, #24]
 800d25a:	785a      	ldrb	r2, [r3, #1]
 800d25c:	b16a      	cbz	r2, 800d27a <_vfiprintf_r+0x72e>
 800d25e:	3301      	adds	r3, #1
 800d260:	9306      	str	r3, [sp, #24]
 800d262:	f04f 0a00 	mov.w	sl, #0
 800d266:	2c0a      	cmp	r4, #10
 800d268:	f175 0500 	sbcs.w	r5, r5, #0
 800d26c:	f0c0 80f4 	bcc.w	800d458 <_vfiprintf_r+0x90c>
 800d270:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 800d274:	f8cd b020 	str.w	fp, [sp, #32]
 800d278:	e7c8      	b.n	800d20c <_vfiprintf_r+0x6c0>
 800d27a:	4692      	mov	sl, r2
 800d27c:	e7f3      	b.n	800d266 <_vfiprintf_r+0x71a>
 800d27e:	f004 020f 	and.w	r2, r4, #15
 800d282:	9b05      	ldr	r3, [sp, #20]
 800d284:	0924      	lsrs	r4, r4, #4
 800d286:	5c9a      	ldrb	r2, [r3, r2]
 800d288:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800d28c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800d290:	092d      	lsrs	r5, r5, #4
 800d292:	ea54 0205 	orrs.w	r2, r4, r5
 800d296:	d1f2      	bne.n	800d27e <_vfiprintf_r+0x732>
 800d298:	e0de      	b.n	800d458 <_vfiprintf_r+0x90c>
 800d29a:	b933      	cbnz	r3, 800d2aa <_vfiprintf_r+0x75e>
 800d29c:	f01a 0f01 	tst.w	sl, #1
 800d2a0:	d003      	beq.n	800d2aa <_vfiprintf_r+0x75e>
 800d2a2:	2330      	movs	r3, #48	; 0x30
 800d2a4:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800d2a8:	e79d      	b.n	800d1e6 <_vfiprintf_r+0x69a>
 800d2aa:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800d2ae:	e0d3      	b.n	800d458 <_vfiprintf_r+0x90c>
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	f000 809f 	beq.w	800d3f4 <_vfiprintf_r+0x8a8>
 800d2b6:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d2c0:	46a0      	mov	r8, r4
 800d2c2:	e5c0      	b.n	800ce46 <_vfiprintf_r+0x2fa>
 800d2c4:	4605      	mov	r5, r0
 800d2c6:	e66e      	b.n	800cfa6 <_vfiprintf_r+0x45a>
 800d2c8:	2110      	movs	r1, #16
 800d2ca:	6071      	str	r1, [r6, #4]
 800d2cc:	2a07      	cmp	r2, #7
 800d2ce:	4461      	add	r1, ip
 800d2d0:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d2d4:	dd08      	ble.n	800d2e8 <_vfiprintf_r+0x79c>
 800d2d6:	aa0e      	add	r2, sp, #56	; 0x38
 800d2d8:	4639      	mov	r1, r7
 800d2da:	4648      	mov	r0, r9
 800d2dc:	f7ff fc04 	bl	800cae8 <__sprint_r>
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	d166      	bne.n	800d3b2 <_vfiprintf_r+0x866>
 800d2e4:	4b60      	ldr	r3, [pc, #384]	; (800d468 <_vfiprintf_r+0x91c>)
 800d2e6:	a811      	add	r0, sp, #68	; 0x44
 800d2e8:	3c10      	subs	r4, #16
 800d2ea:	4606      	mov	r6, r0
 800d2ec:	e676      	b.n	800cfdc <_vfiprintf_r+0x490>
 800d2ee:	4606      	mov	r6, r0
 800d2f0:	e68e      	b.n	800d010 <_vfiprintf_r+0x4c4>
 800d2f2:	aa0e      	add	r2, sp, #56	; 0x38
 800d2f4:	4639      	mov	r1, r7
 800d2f6:	4648      	mov	r0, r9
 800d2f8:	f7ff fbf6 	bl	800cae8 <__sprint_r>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	d158      	bne.n	800d3b2 <_vfiprintf_r+0x866>
 800d300:	ae11      	add	r6, sp, #68	; 0x44
 800d302:	e697      	b.n	800d034 <_vfiprintf_r+0x4e8>
 800d304:	aa0e      	add	r2, sp, #56	; 0x38
 800d306:	4639      	mov	r1, r7
 800d308:	4648      	mov	r0, r9
 800d30a:	f7ff fbed 	bl	800cae8 <__sprint_r>
 800d30e:	2800      	cmp	r0, #0
 800d310:	d14f      	bne.n	800d3b2 <_vfiprintf_r+0x866>
 800d312:	ae11      	add	r6, sp, #68	; 0x44
 800d314:	e69e      	b.n	800d054 <_vfiprintf_r+0x508>
 800d316:	2110      	movs	r1, #16
 800d318:	6071      	str	r1, [r6, #4]
 800d31a:	2a07      	cmp	r2, #7
 800d31c:	4461      	add	r1, ip
 800d31e:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d322:	dd08      	ble.n	800d336 <_vfiprintf_r+0x7ea>
 800d324:	aa0e      	add	r2, sp, #56	; 0x38
 800d326:	4639      	mov	r1, r7
 800d328:	4648      	mov	r0, r9
 800d32a:	f7ff fbdd 	bl	800cae8 <__sprint_r>
 800d32e:	2800      	cmp	r0, #0
 800d330:	d13f      	bne.n	800d3b2 <_vfiprintf_r+0x866>
 800d332:	4b4e      	ldr	r3, [pc, #312]	; (800d46c <_vfiprintf_r+0x920>)
 800d334:	a811      	add	r0, sp, #68	; 0x44
 800d336:	3c10      	subs	r4, #16
 800d338:	4606      	mov	r6, r0
 800d33a:	e694      	b.n	800d066 <_vfiprintf_r+0x51a>
 800d33c:	4606      	mov	r6, r0
 800d33e:	e6ac      	b.n	800d09a <_vfiprintf_r+0x54e>
 800d340:	3110      	adds	r1, #16
 800d342:	2a07      	cmp	r2, #7
 800d344:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d348:	6073      	str	r3, [r6, #4]
 800d34a:	dd07      	ble.n	800d35c <_vfiprintf_r+0x810>
 800d34c:	aa0e      	add	r2, sp, #56	; 0x38
 800d34e:	4639      	mov	r1, r7
 800d350:	4648      	mov	r0, r9
 800d352:	f7ff fbc9 	bl	800cae8 <__sprint_r>
 800d356:	bb60      	cbnz	r0, 800d3b2 <_vfiprintf_r+0x866>
 800d358:	a811      	add	r0, sp, #68	; 0x44
 800d35a:	2310      	movs	r3, #16
 800d35c:	3c10      	subs	r4, #16
 800d35e:	4606      	mov	r6, r0
 800d360:	e6a1      	b.n	800d0a6 <_vfiprintf_r+0x55a>
 800d362:	4606      	mov	r6, r0
 800d364:	e6b9      	b.n	800d0da <_vfiprintf_r+0x58e>
 800d366:	aa0e      	add	r2, sp, #56	; 0x38
 800d368:	4639      	mov	r1, r7
 800d36a:	4648      	mov	r0, r9
 800d36c:	f7ff fbbc 	bl	800cae8 <__sprint_r>
 800d370:	b9f8      	cbnz	r0, 800d3b2 <_vfiprintf_r+0x866>
 800d372:	ab11      	add	r3, sp, #68	; 0x44
 800d374:	e6c1      	b.n	800d0fa <_vfiprintf_r+0x5ae>
 800d376:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800d37a:	1a54      	subs	r4, r2, r1
 800d37c:	2c00      	cmp	r4, #0
 800d37e:	f77f aec0 	ble.w	800d102 <_vfiprintf_r+0x5b6>
 800d382:	4d39      	ldr	r5, [pc, #228]	; (800d468 <_vfiprintf_r+0x91c>)
 800d384:	2610      	movs	r6, #16
 800d386:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800d38a:	2c10      	cmp	r4, #16
 800d38c:	f102 0201 	add.w	r2, r2, #1
 800d390:	601d      	str	r5, [r3, #0]
 800d392:	dc1d      	bgt.n	800d3d0 <_vfiprintf_r+0x884>
 800d394:	605c      	str	r4, [r3, #4]
 800d396:	2a07      	cmp	r2, #7
 800d398:	440c      	add	r4, r1
 800d39a:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800d39e:	f77f aeb0 	ble.w	800d102 <_vfiprintf_r+0x5b6>
 800d3a2:	aa0e      	add	r2, sp, #56	; 0x38
 800d3a4:	4639      	mov	r1, r7
 800d3a6:	4648      	mov	r0, r9
 800d3a8:	f7ff fb9e 	bl	800cae8 <__sprint_r>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	f43f aea8 	beq.w	800d102 <_vfiprintf_r+0x5b6>
 800d3b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d3b4:	07d9      	lsls	r1, r3, #31
 800d3b6:	d405      	bmi.n	800d3c4 <_vfiprintf_r+0x878>
 800d3b8:	89bb      	ldrh	r3, [r7, #12]
 800d3ba:	059a      	lsls	r2, r3, #22
 800d3bc:	d402      	bmi.n	800d3c4 <_vfiprintf_r+0x878>
 800d3be:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d3c0:	f7fc f809 	bl	80093d6 <__retarget_lock_release_recursive>
 800d3c4:	89bb      	ldrh	r3, [r7, #12]
 800d3c6:	065b      	lsls	r3, r3, #25
 800d3c8:	f57f abf3 	bpl.w	800cbb2 <_vfiprintf_r+0x66>
 800d3cc:	f7ff bbee 	b.w	800cbac <_vfiprintf_r+0x60>
 800d3d0:	3110      	adds	r1, #16
 800d3d2:	2a07      	cmp	r2, #7
 800d3d4:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800d3d8:	605e      	str	r6, [r3, #4]
 800d3da:	dc02      	bgt.n	800d3e2 <_vfiprintf_r+0x896>
 800d3dc:	3308      	adds	r3, #8
 800d3de:	3c10      	subs	r4, #16
 800d3e0:	e7d1      	b.n	800d386 <_vfiprintf_r+0x83a>
 800d3e2:	aa0e      	add	r2, sp, #56	; 0x38
 800d3e4:	4639      	mov	r1, r7
 800d3e6:	4648      	mov	r0, r9
 800d3e8:	f7ff fb7e 	bl	800cae8 <__sprint_r>
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	d1e0      	bne.n	800d3b2 <_vfiprintf_r+0x866>
 800d3f0:	ab11      	add	r3, sp, #68	; 0x44
 800d3f2:	e7f4      	b.n	800d3de <_vfiprintf_r+0x892>
 800d3f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d3f6:	b913      	cbnz	r3, 800d3fe <_vfiprintf_r+0x8b2>
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3fc:	e7d9      	b.n	800d3b2 <_vfiprintf_r+0x866>
 800d3fe:	aa0e      	add	r2, sp, #56	; 0x38
 800d400:	4639      	mov	r1, r7
 800d402:	4648      	mov	r0, r9
 800d404:	f7ff fb70 	bl	800cae8 <__sprint_r>
 800d408:	2800      	cmp	r0, #0
 800d40a:	d0f5      	beq.n	800d3f8 <_vfiprintf_r+0x8ac>
 800d40c:	e7d1      	b.n	800d3b2 <_vfiprintf_r+0x866>
 800d40e:	ea54 0205 	orrs.w	r2, r4, r5
 800d412:	f8cd a010 	str.w	sl, [sp, #16]
 800d416:	f43f ad8d 	beq.w	800cf34 <_vfiprintf_r+0x3e8>
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	f43f aedc 	beq.w	800d1d8 <_vfiprintf_r+0x68c>
 800d420:	2b02      	cmp	r3, #2
 800d422:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800d426:	f43f af2a 	beq.w	800d27e <_vfiprintf_r+0x732>
 800d42a:	f004 0207 	and.w	r2, r4, #7
 800d42e:	08e4      	lsrs	r4, r4, #3
 800d430:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800d434:	08ed      	lsrs	r5, r5, #3
 800d436:	3230      	adds	r2, #48	; 0x30
 800d438:	ea54 0005 	orrs.w	r0, r4, r5
 800d43c:	4659      	mov	r1, fp
 800d43e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800d442:	d1f2      	bne.n	800d42a <_vfiprintf_r+0x8de>
 800d444:	9b04      	ldr	r3, [sp, #16]
 800d446:	07d8      	lsls	r0, r3, #31
 800d448:	d506      	bpl.n	800d458 <_vfiprintf_r+0x90c>
 800d44a:	2a30      	cmp	r2, #48	; 0x30
 800d44c:	d004      	beq.n	800d458 <_vfiprintf_r+0x90c>
 800d44e:	2230      	movs	r2, #48	; 0x30
 800d450:	f80b 2c01 	strb.w	r2, [fp, #-1]
 800d454:	f1a1 0b02 	sub.w	fp, r1, #2
 800d458:	ab3a      	add	r3, sp, #232	; 0xe8
 800d45a:	eba3 030b 	sub.w	r3, r3, fp
 800d45e:	9d00      	ldr	r5, [sp, #0]
 800d460:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d464:	9300      	str	r3, [sp, #0]
 800d466:	e59e      	b.n	800cfa6 <_vfiprintf_r+0x45a>
 800d468:	0800e573 	.word	0x0800e573
 800d46c:	0800e583 	.word	0x0800e583

0800d470 <__sbprintf>:
 800d470:	b570      	push	{r4, r5, r6, lr}
 800d472:	460c      	mov	r4, r1
 800d474:	8989      	ldrh	r1, [r1, #12]
 800d476:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800d47a:	f021 0102 	bic.w	r1, r1, #2
 800d47e:	f8ad 1014 	strh.w	r1, [sp, #20]
 800d482:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800d484:	911b      	str	r1, [sp, #108]	; 0x6c
 800d486:	89e1      	ldrh	r1, [r4, #14]
 800d488:	f8ad 1016 	strh.w	r1, [sp, #22]
 800d48c:	69e1      	ldr	r1, [r4, #28]
 800d48e:	9109      	str	r1, [sp, #36]	; 0x24
 800d490:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d492:	910b      	str	r1, [sp, #44]	; 0x2c
 800d494:	a91c      	add	r1, sp, #112	; 0x70
 800d496:	9102      	str	r1, [sp, #8]
 800d498:	9106      	str	r1, [sp, #24]
 800d49a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d49e:	4606      	mov	r6, r0
 800d4a0:	9104      	str	r1, [sp, #16]
 800d4a2:	9107      	str	r1, [sp, #28]
 800d4a4:	a818      	add	r0, sp, #96	; 0x60
 800d4a6:	2100      	movs	r1, #0
 800d4a8:	e9cd 3200 	strd	r3, r2, [sp]
 800d4ac:	9108      	str	r1, [sp, #32]
 800d4ae:	f7fb ff8f 	bl	80093d0 <__retarget_lock_init_recursive>
 800d4b2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d4b6:	a902      	add	r1, sp, #8
 800d4b8:	4630      	mov	r0, r6
 800d4ba:	f7ff fb47 	bl	800cb4c <_vfiprintf_r>
 800d4be:	1e05      	subs	r5, r0, #0
 800d4c0:	db07      	blt.n	800d4d2 <__sbprintf+0x62>
 800d4c2:	a902      	add	r1, sp, #8
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	f7fd fdd3 	bl	800b070 <_fflush_r>
 800d4ca:	2800      	cmp	r0, #0
 800d4cc:	bf18      	it	ne
 800d4ce:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800d4d2:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800d4d6:	9818      	ldr	r0, [sp, #96]	; 0x60
 800d4d8:	065b      	lsls	r3, r3, #25
 800d4da:	bf42      	ittt	mi
 800d4dc:	89a3      	ldrhmi	r3, [r4, #12]
 800d4de:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800d4e2:	81a3      	strhmi	r3, [r4, #12]
 800d4e4:	f7fb ff75 	bl	80093d2 <__retarget_lock_close_recursive>
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800d4ee:	bd70      	pop	{r4, r5, r6, pc}

0800d4f0 <__sfvwrite_r>:
 800d4f0:	6893      	ldr	r3, [r2, #8]
 800d4f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	460c      	mov	r4, r1
 800d4fa:	4691      	mov	r9, r2
 800d4fc:	b91b      	cbnz	r3, 800d506 <__sfvwrite_r+0x16>
 800d4fe:	2000      	movs	r0, #0
 800d500:	b003      	add	sp, #12
 800d502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d506:	898b      	ldrh	r3, [r1, #12]
 800d508:	0718      	lsls	r0, r3, #28
 800d50a:	d54f      	bpl.n	800d5ac <__sfvwrite_r+0xbc>
 800d50c:	690b      	ldr	r3, [r1, #16]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d04c      	beq.n	800d5ac <__sfvwrite_r+0xbc>
 800d512:	89a3      	ldrh	r3, [r4, #12]
 800d514:	f8d9 8000 	ldr.w	r8, [r9]
 800d518:	f013 0702 	ands.w	r7, r3, #2
 800d51c:	d16b      	bne.n	800d5f6 <__sfvwrite_r+0x106>
 800d51e:	f013 0301 	ands.w	r3, r3, #1
 800d522:	f000 809b 	beq.w	800d65c <__sfvwrite_r+0x16c>
 800d526:	4638      	mov	r0, r7
 800d528:	46ba      	mov	sl, r7
 800d52a:	46bb      	mov	fp, r7
 800d52c:	f1bb 0f00 	cmp.w	fp, #0
 800d530:	f000 8102 	beq.w	800d738 <__sfvwrite_r+0x248>
 800d534:	b950      	cbnz	r0, 800d54c <__sfvwrite_r+0x5c>
 800d536:	465a      	mov	r2, fp
 800d538:	210a      	movs	r1, #10
 800d53a:	4650      	mov	r0, sl
 800d53c:	f7f2 fe48 	bl	80001d0 <memchr>
 800d540:	2800      	cmp	r0, #0
 800d542:	f000 80ff 	beq.w	800d744 <__sfvwrite_r+0x254>
 800d546:	3001      	adds	r0, #1
 800d548:	eba0 070a 	sub.w	r7, r0, sl
 800d54c:	6820      	ldr	r0, [r4, #0]
 800d54e:	6921      	ldr	r1, [r4, #16]
 800d550:	68a5      	ldr	r5, [r4, #8]
 800d552:	6963      	ldr	r3, [r4, #20]
 800d554:	455f      	cmp	r7, fp
 800d556:	463a      	mov	r2, r7
 800d558:	bf28      	it	cs
 800d55a:	465a      	movcs	r2, fp
 800d55c:	4288      	cmp	r0, r1
 800d55e:	f240 80f4 	bls.w	800d74a <__sfvwrite_r+0x25a>
 800d562:	441d      	add	r5, r3
 800d564:	42aa      	cmp	r2, r5
 800d566:	f340 80f0 	ble.w	800d74a <__sfvwrite_r+0x25a>
 800d56a:	4651      	mov	r1, sl
 800d56c:	462a      	mov	r2, r5
 800d56e:	f7ff f86c 	bl	800c64a <memmove>
 800d572:	6823      	ldr	r3, [r4, #0]
 800d574:	442b      	add	r3, r5
 800d576:	6023      	str	r3, [r4, #0]
 800d578:	4621      	mov	r1, r4
 800d57a:	4630      	mov	r0, r6
 800d57c:	f7fd fd78 	bl	800b070 <_fflush_r>
 800d580:	2800      	cmp	r0, #0
 800d582:	d166      	bne.n	800d652 <__sfvwrite_r+0x162>
 800d584:	1b7f      	subs	r7, r7, r5
 800d586:	f040 80f8 	bne.w	800d77a <__sfvwrite_r+0x28a>
 800d58a:	4621      	mov	r1, r4
 800d58c:	4630      	mov	r0, r6
 800d58e:	f7fd fd6f 	bl	800b070 <_fflush_r>
 800d592:	2800      	cmp	r0, #0
 800d594:	d15d      	bne.n	800d652 <__sfvwrite_r+0x162>
 800d596:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d59a:	1b5b      	subs	r3, r3, r5
 800d59c:	44aa      	add	sl, r5
 800d59e:	ebab 0b05 	sub.w	fp, fp, r5
 800d5a2:	f8c9 3008 	str.w	r3, [r9, #8]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d1c0      	bne.n	800d52c <__sfvwrite_r+0x3c>
 800d5aa:	e7a8      	b.n	800d4fe <__sfvwrite_r+0xe>
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	f000 f8e8 	bl	800d784 <__swsetup_r>
 800d5b4:	2800      	cmp	r0, #0
 800d5b6:	d0ac      	beq.n	800d512 <__sfvwrite_r+0x22>
 800d5b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5bc:	e7a0      	b.n	800d500 <__sfvwrite_r+0x10>
 800d5be:	e9d8 a500 	ldrd	sl, r5, [r8]
 800d5c2:	f108 0808 	add.w	r8, r8, #8
 800d5c6:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 800d5ca:	69e1      	ldr	r1, [r4, #28]
 800d5cc:	2d00      	cmp	r5, #0
 800d5ce:	d0f6      	beq.n	800d5be <__sfvwrite_r+0xce>
 800d5d0:	42bd      	cmp	r5, r7
 800d5d2:	462b      	mov	r3, r5
 800d5d4:	4652      	mov	r2, sl
 800d5d6:	bf28      	it	cs
 800d5d8:	463b      	movcs	r3, r7
 800d5da:	4630      	mov	r0, r6
 800d5dc:	47d8      	blx	fp
 800d5de:	2800      	cmp	r0, #0
 800d5e0:	dd37      	ble.n	800d652 <__sfvwrite_r+0x162>
 800d5e2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d5e6:	1a1b      	subs	r3, r3, r0
 800d5e8:	4482      	add	sl, r0
 800d5ea:	1a2d      	subs	r5, r5, r0
 800d5ec:	f8c9 3008 	str.w	r3, [r9, #8]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d1e8      	bne.n	800d5c6 <__sfvwrite_r+0xd6>
 800d5f4:	e783      	b.n	800d4fe <__sfvwrite_r+0xe>
 800d5f6:	f04f 0a00 	mov.w	sl, #0
 800d5fa:	4f61      	ldr	r7, [pc, #388]	; (800d780 <__sfvwrite_r+0x290>)
 800d5fc:	4655      	mov	r5, sl
 800d5fe:	e7e2      	b.n	800d5c6 <__sfvwrite_r+0xd6>
 800d600:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800d604:	f108 0808 	add.w	r8, r8, #8
 800d608:	6820      	ldr	r0, [r4, #0]
 800d60a:	68a2      	ldr	r2, [r4, #8]
 800d60c:	f1ba 0f00 	cmp.w	sl, #0
 800d610:	d0f6      	beq.n	800d600 <__sfvwrite_r+0x110>
 800d612:	89a3      	ldrh	r3, [r4, #12]
 800d614:	0599      	lsls	r1, r3, #22
 800d616:	d563      	bpl.n	800d6e0 <__sfvwrite_r+0x1f0>
 800d618:	4552      	cmp	r2, sl
 800d61a:	d836      	bhi.n	800d68a <__sfvwrite_r+0x19a>
 800d61c:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d620:	d033      	beq.n	800d68a <__sfvwrite_r+0x19a>
 800d622:	6921      	ldr	r1, [r4, #16]
 800d624:	6965      	ldr	r5, [r4, #20]
 800d626:	eba0 0b01 	sub.w	fp, r0, r1
 800d62a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d62e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d632:	f10b 0201 	add.w	r2, fp, #1
 800d636:	106d      	asrs	r5, r5, #1
 800d638:	4452      	add	r2, sl
 800d63a:	4295      	cmp	r5, r2
 800d63c:	bf38      	it	cc
 800d63e:	4615      	movcc	r5, r2
 800d640:	055b      	lsls	r3, r3, #21
 800d642:	d53d      	bpl.n	800d6c0 <__sfvwrite_r+0x1d0>
 800d644:	4629      	mov	r1, r5
 800d646:	4630      	mov	r0, r6
 800d648:	f7fb fff8 	bl	800963c <_malloc_r>
 800d64c:	b948      	cbnz	r0, 800d662 <__sfvwrite_r+0x172>
 800d64e:	230c      	movs	r3, #12
 800d650:	6033      	str	r3, [r6, #0]
 800d652:	89a3      	ldrh	r3, [r4, #12]
 800d654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d658:	81a3      	strh	r3, [r4, #12]
 800d65a:	e7ad      	b.n	800d5b8 <__sfvwrite_r+0xc8>
 800d65c:	461f      	mov	r7, r3
 800d65e:	469a      	mov	sl, r3
 800d660:	e7d2      	b.n	800d608 <__sfvwrite_r+0x118>
 800d662:	465a      	mov	r2, fp
 800d664:	6921      	ldr	r1, [r4, #16]
 800d666:	9001      	str	r0, [sp, #4]
 800d668:	f7fb feb6 	bl	80093d8 <memcpy>
 800d66c:	89a2      	ldrh	r2, [r4, #12]
 800d66e:	9b01      	ldr	r3, [sp, #4]
 800d670:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d674:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d678:	81a2      	strh	r2, [r4, #12]
 800d67a:	6123      	str	r3, [r4, #16]
 800d67c:	6165      	str	r5, [r4, #20]
 800d67e:	445b      	add	r3, fp
 800d680:	eba5 050b 	sub.w	r5, r5, fp
 800d684:	6023      	str	r3, [r4, #0]
 800d686:	4652      	mov	r2, sl
 800d688:	60a5      	str	r5, [r4, #8]
 800d68a:	4552      	cmp	r2, sl
 800d68c:	bf28      	it	cs
 800d68e:	4652      	movcs	r2, sl
 800d690:	6820      	ldr	r0, [r4, #0]
 800d692:	9201      	str	r2, [sp, #4]
 800d694:	4639      	mov	r1, r7
 800d696:	f7fe ffd8 	bl	800c64a <memmove>
 800d69a:	68a3      	ldr	r3, [r4, #8]
 800d69c:	9a01      	ldr	r2, [sp, #4]
 800d69e:	1a9b      	subs	r3, r3, r2
 800d6a0:	60a3      	str	r3, [r4, #8]
 800d6a2:	6823      	ldr	r3, [r4, #0]
 800d6a4:	4413      	add	r3, r2
 800d6a6:	4655      	mov	r5, sl
 800d6a8:	6023      	str	r3, [r4, #0]
 800d6aa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d6ae:	1b5b      	subs	r3, r3, r5
 800d6b0:	442f      	add	r7, r5
 800d6b2:	ebaa 0a05 	sub.w	sl, sl, r5
 800d6b6:	f8c9 3008 	str.w	r3, [r9, #8]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d1a4      	bne.n	800d608 <__sfvwrite_r+0x118>
 800d6be:	e71e      	b.n	800d4fe <__sfvwrite_r+0xe>
 800d6c0:	462a      	mov	r2, r5
 800d6c2:	4630      	mov	r0, r6
 800d6c4:	f7ff f848 	bl	800c758 <_realloc_r>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2800      	cmp	r0, #0
 800d6cc:	d1d5      	bne.n	800d67a <__sfvwrite_r+0x18a>
 800d6ce:	6921      	ldr	r1, [r4, #16]
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f7fb fef3 	bl	80094bc <_free_r>
 800d6d6:	89a3      	ldrh	r3, [r4, #12]
 800d6d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d6dc:	81a3      	strh	r3, [r4, #12]
 800d6de:	e7b6      	b.n	800d64e <__sfvwrite_r+0x15e>
 800d6e0:	6923      	ldr	r3, [r4, #16]
 800d6e2:	4283      	cmp	r3, r0
 800d6e4:	d302      	bcc.n	800d6ec <__sfvwrite_r+0x1fc>
 800d6e6:	6961      	ldr	r1, [r4, #20]
 800d6e8:	4551      	cmp	r1, sl
 800d6ea:	d915      	bls.n	800d718 <__sfvwrite_r+0x228>
 800d6ec:	4552      	cmp	r2, sl
 800d6ee:	bf28      	it	cs
 800d6f0:	4652      	movcs	r2, sl
 800d6f2:	4639      	mov	r1, r7
 800d6f4:	4615      	mov	r5, r2
 800d6f6:	f7fe ffa8 	bl	800c64a <memmove>
 800d6fa:	68a3      	ldr	r3, [r4, #8]
 800d6fc:	6822      	ldr	r2, [r4, #0]
 800d6fe:	1b5b      	subs	r3, r3, r5
 800d700:	442a      	add	r2, r5
 800d702:	60a3      	str	r3, [r4, #8]
 800d704:	6022      	str	r2, [r4, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d1cf      	bne.n	800d6aa <__sfvwrite_r+0x1ba>
 800d70a:	4621      	mov	r1, r4
 800d70c:	4630      	mov	r0, r6
 800d70e:	f7fd fcaf 	bl	800b070 <_fflush_r>
 800d712:	2800      	cmp	r0, #0
 800d714:	d0c9      	beq.n	800d6aa <__sfvwrite_r+0x1ba>
 800d716:	e79c      	b.n	800d652 <__sfvwrite_r+0x162>
 800d718:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d71c:	459a      	cmp	sl, r3
 800d71e:	bf38      	it	cc
 800d720:	4653      	movcc	r3, sl
 800d722:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d724:	fb93 f3f1 	sdiv	r3, r3, r1
 800d728:	463a      	mov	r2, r7
 800d72a:	434b      	muls	r3, r1
 800d72c:	4630      	mov	r0, r6
 800d72e:	69e1      	ldr	r1, [r4, #28]
 800d730:	47a8      	blx	r5
 800d732:	1e05      	subs	r5, r0, #0
 800d734:	dcb9      	bgt.n	800d6aa <__sfvwrite_r+0x1ba>
 800d736:	e78c      	b.n	800d652 <__sfvwrite_r+0x162>
 800d738:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800d73c:	2000      	movs	r0, #0
 800d73e:	f108 0808 	add.w	r8, r8, #8
 800d742:	e6f3      	b.n	800d52c <__sfvwrite_r+0x3c>
 800d744:	f10b 0701 	add.w	r7, fp, #1
 800d748:	e700      	b.n	800d54c <__sfvwrite_r+0x5c>
 800d74a:	4293      	cmp	r3, r2
 800d74c:	dc08      	bgt.n	800d760 <__sfvwrite_r+0x270>
 800d74e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d750:	69e1      	ldr	r1, [r4, #28]
 800d752:	4652      	mov	r2, sl
 800d754:	4630      	mov	r0, r6
 800d756:	47a8      	blx	r5
 800d758:	1e05      	subs	r5, r0, #0
 800d75a:	f73f af13 	bgt.w	800d584 <__sfvwrite_r+0x94>
 800d75e:	e778      	b.n	800d652 <__sfvwrite_r+0x162>
 800d760:	4651      	mov	r1, sl
 800d762:	9201      	str	r2, [sp, #4]
 800d764:	f7fe ff71 	bl	800c64a <memmove>
 800d768:	9a01      	ldr	r2, [sp, #4]
 800d76a:	68a3      	ldr	r3, [r4, #8]
 800d76c:	1a9b      	subs	r3, r3, r2
 800d76e:	60a3      	str	r3, [r4, #8]
 800d770:	6823      	ldr	r3, [r4, #0]
 800d772:	4413      	add	r3, r2
 800d774:	6023      	str	r3, [r4, #0]
 800d776:	4615      	mov	r5, r2
 800d778:	e704      	b.n	800d584 <__sfvwrite_r+0x94>
 800d77a:	2001      	movs	r0, #1
 800d77c:	e70b      	b.n	800d596 <__sfvwrite_r+0xa6>
 800d77e:	bf00      	nop
 800d780:	7ffffc00 	.word	0x7ffffc00

0800d784 <__swsetup_r>:
 800d784:	b538      	push	{r3, r4, r5, lr}
 800d786:	4b2a      	ldr	r3, [pc, #168]	; (800d830 <__swsetup_r+0xac>)
 800d788:	4605      	mov	r5, r0
 800d78a:	6818      	ldr	r0, [r3, #0]
 800d78c:	460c      	mov	r4, r1
 800d78e:	b118      	cbz	r0, 800d798 <__swsetup_r+0x14>
 800d790:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d792:	b90b      	cbnz	r3, 800d798 <__swsetup_r+0x14>
 800d794:	f7fb fcdc 	bl	8009150 <__sinit>
 800d798:	89a3      	ldrh	r3, [r4, #12]
 800d79a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d79e:	0718      	lsls	r0, r3, #28
 800d7a0:	d422      	bmi.n	800d7e8 <__swsetup_r+0x64>
 800d7a2:	06d9      	lsls	r1, r3, #27
 800d7a4:	d407      	bmi.n	800d7b6 <__swsetup_r+0x32>
 800d7a6:	2309      	movs	r3, #9
 800d7a8:	602b      	str	r3, [r5, #0]
 800d7aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d7ae:	81a3      	strh	r3, [r4, #12]
 800d7b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7b4:	e034      	b.n	800d820 <__swsetup_r+0x9c>
 800d7b6:	0758      	lsls	r0, r3, #29
 800d7b8:	d512      	bpl.n	800d7e0 <__swsetup_r+0x5c>
 800d7ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d7bc:	b141      	cbz	r1, 800d7d0 <__swsetup_r+0x4c>
 800d7be:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d7c2:	4299      	cmp	r1, r3
 800d7c4:	d002      	beq.n	800d7cc <__swsetup_r+0x48>
 800d7c6:	4628      	mov	r0, r5
 800d7c8:	f7fb fe78 	bl	80094bc <_free_r>
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	6323      	str	r3, [r4, #48]	; 0x30
 800d7d0:	89a3      	ldrh	r3, [r4, #12]
 800d7d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d7d6:	81a3      	strh	r3, [r4, #12]
 800d7d8:	2300      	movs	r3, #0
 800d7da:	6063      	str	r3, [r4, #4]
 800d7dc:	6923      	ldr	r3, [r4, #16]
 800d7de:	6023      	str	r3, [r4, #0]
 800d7e0:	89a3      	ldrh	r3, [r4, #12]
 800d7e2:	f043 0308 	orr.w	r3, r3, #8
 800d7e6:	81a3      	strh	r3, [r4, #12]
 800d7e8:	6923      	ldr	r3, [r4, #16]
 800d7ea:	b94b      	cbnz	r3, 800d800 <__swsetup_r+0x7c>
 800d7ec:	89a3      	ldrh	r3, [r4, #12]
 800d7ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d7f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d7f6:	d003      	beq.n	800d800 <__swsetup_r+0x7c>
 800d7f8:	4621      	mov	r1, r4
 800d7fa:	4628      	mov	r0, r5
 800d7fc:	f000 f8ca 	bl	800d994 <__smakebuf_r>
 800d800:	89a0      	ldrh	r0, [r4, #12]
 800d802:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d806:	f010 0301 	ands.w	r3, r0, #1
 800d80a:	d00a      	beq.n	800d822 <__swsetup_r+0x9e>
 800d80c:	2300      	movs	r3, #0
 800d80e:	60a3      	str	r3, [r4, #8]
 800d810:	6963      	ldr	r3, [r4, #20]
 800d812:	425b      	negs	r3, r3
 800d814:	61a3      	str	r3, [r4, #24]
 800d816:	6923      	ldr	r3, [r4, #16]
 800d818:	b943      	cbnz	r3, 800d82c <__swsetup_r+0xa8>
 800d81a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d81e:	d1c4      	bne.n	800d7aa <__swsetup_r+0x26>
 800d820:	bd38      	pop	{r3, r4, r5, pc}
 800d822:	0781      	lsls	r1, r0, #30
 800d824:	bf58      	it	pl
 800d826:	6963      	ldrpl	r3, [r4, #20]
 800d828:	60a3      	str	r3, [r4, #8]
 800d82a:	e7f4      	b.n	800d816 <__swsetup_r+0x92>
 800d82c:	2000      	movs	r0, #0
 800d82e:	e7f7      	b.n	800d820 <__swsetup_r+0x9c>
 800d830:	20000160 	.word	0x20000160

0800d834 <__fputwc>:
 800d834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d838:	4680      	mov	r8, r0
 800d83a:	460e      	mov	r6, r1
 800d83c:	4615      	mov	r5, r2
 800d83e:	f7fe ff1f 	bl	800c680 <__locale_mb_cur_max>
 800d842:	2801      	cmp	r0, #1
 800d844:	d11c      	bne.n	800d880 <__fputwc+0x4c>
 800d846:	1e73      	subs	r3, r6, #1
 800d848:	2bfe      	cmp	r3, #254	; 0xfe
 800d84a:	d819      	bhi.n	800d880 <__fputwc+0x4c>
 800d84c:	f88d 6004 	strb.w	r6, [sp, #4]
 800d850:	4604      	mov	r4, r0
 800d852:	2700      	movs	r7, #0
 800d854:	f10d 0904 	add.w	r9, sp, #4
 800d858:	42a7      	cmp	r7, r4
 800d85a:	d020      	beq.n	800d89e <__fputwc+0x6a>
 800d85c:	68ab      	ldr	r3, [r5, #8]
 800d85e:	f817 1009 	ldrb.w	r1, [r7, r9]
 800d862:	3b01      	subs	r3, #1
 800d864:	2b00      	cmp	r3, #0
 800d866:	60ab      	str	r3, [r5, #8]
 800d868:	da04      	bge.n	800d874 <__fputwc+0x40>
 800d86a:	69aa      	ldr	r2, [r5, #24]
 800d86c:	4293      	cmp	r3, r2
 800d86e:	db1a      	blt.n	800d8a6 <__fputwc+0x72>
 800d870:	290a      	cmp	r1, #10
 800d872:	d018      	beq.n	800d8a6 <__fputwc+0x72>
 800d874:	682b      	ldr	r3, [r5, #0]
 800d876:	1c5a      	adds	r2, r3, #1
 800d878:	602a      	str	r2, [r5, #0]
 800d87a:	7019      	strb	r1, [r3, #0]
 800d87c:	3701      	adds	r7, #1
 800d87e:	e7eb      	b.n	800d858 <__fputwc+0x24>
 800d880:	a901      	add	r1, sp, #4
 800d882:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800d886:	4632      	mov	r2, r6
 800d888:	4640      	mov	r0, r8
 800d88a:	f000 f845 	bl	800d918 <_wcrtomb_r>
 800d88e:	1c41      	adds	r1, r0, #1
 800d890:	4604      	mov	r4, r0
 800d892:	d1de      	bne.n	800d852 <__fputwc+0x1e>
 800d894:	89ab      	ldrh	r3, [r5, #12]
 800d896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d89a:	81ab      	strh	r3, [r5, #12]
 800d89c:	4606      	mov	r6, r0
 800d89e:	4630      	mov	r0, r6
 800d8a0:	b003      	add	sp, #12
 800d8a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8a6:	462a      	mov	r2, r5
 800d8a8:	4640      	mov	r0, r8
 800d8aa:	f000 f8af 	bl	800da0c <__swbuf_r>
 800d8ae:	1c42      	adds	r2, r0, #1
 800d8b0:	d1e4      	bne.n	800d87c <__fputwc+0x48>
 800d8b2:	4606      	mov	r6, r0
 800d8b4:	e7f3      	b.n	800d89e <__fputwc+0x6a>

0800d8b6 <_fputwc_r>:
 800d8b6:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d8b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8ba:	4614      	mov	r4, r2
 800d8bc:	07da      	lsls	r2, r3, #31
 800d8be:	4605      	mov	r5, r0
 800d8c0:	d407      	bmi.n	800d8d2 <_fputwc_r+0x1c>
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	059b      	lsls	r3, r3, #22
 800d8c6:	d404      	bmi.n	800d8d2 <_fputwc_r+0x1c>
 800d8c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8ca:	9101      	str	r1, [sp, #4]
 800d8cc:	f7fb fd82 	bl	80093d4 <__retarget_lock_acquire_recursive>
 800d8d0:	9901      	ldr	r1, [sp, #4]
 800d8d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8d6:	0498      	lsls	r0, r3, #18
 800d8d8:	d406      	bmi.n	800d8e8 <_fputwc_r+0x32>
 800d8da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d8de:	81a3      	strh	r3, [r4, #12]
 800d8e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d8e6:	6663      	str	r3, [r4, #100]	; 0x64
 800d8e8:	4622      	mov	r2, r4
 800d8ea:	4628      	mov	r0, r5
 800d8ec:	f7ff ffa2 	bl	800d834 <__fputwc>
 800d8f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8f2:	07da      	lsls	r2, r3, #31
 800d8f4:	4605      	mov	r5, r0
 800d8f6:	d405      	bmi.n	800d904 <_fputwc_r+0x4e>
 800d8f8:	89a3      	ldrh	r3, [r4, #12]
 800d8fa:	059b      	lsls	r3, r3, #22
 800d8fc:	d402      	bmi.n	800d904 <_fputwc_r+0x4e>
 800d8fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d900:	f7fb fd69 	bl	80093d6 <__retarget_lock_release_recursive>
 800d904:	4628      	mov	r0, r5
 800d906:	b003      	add	sp, #12
 800d908:	bd30      	pop	{r4, r5, pc}

0800d90a <abort>:
 800d90a:	b508      	push	{r3, lr}
 800d90c:	2006      	movs	r0, #6
 800d90e:	f000 f8ef 	bl	800daf0 <raise>
 800d912:	2001      	movs	r0, #1
 800d914:	f7f4 fd09 	bl	800232a <_exit>

0800d918 <_wcrtomb_r>:
 800d918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d91a:	4c09      	ldr	r4, [pc, #36]	; (800d940 <_wcrtomb_r+0x28>)
 800d91c:	b085      	sub	sp, #20
 800d91e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d922:	4605      	mov	r5, r0
 800d924:	461e      	mov	r6, r3
 800d926:	b909      	cbnz	r1, 800d92c <_wcrtomb_r+0x14>
 800d928:	460a      	mov	r2, r1
 800d92a:	a901      	add	r1, sp, #4
 800d92c:	47b8      	blx	r7
 800d92e:	1c43      	adds	r3, r0, #1
 800d930:	bf01      	itttt	eq
 800d932:	2300      	moveq	r3, #0
 800d934:	6033      	streq	r3, [r6, #0]
 800d936:	238a      	moveq	r3, #138	; 0x8a
 800d938:	602b      	streq	r3, [r5, #0]
 800d93a:	b005      	add	sp, #20
 800d93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d93e:	bf00      	nop
 800d940:	20000578 	.word	0x20000578

0800d944 <__swhatbuf_r>:
 800d944:	b570      	push	{r4, r5, r6, lr}
 800d946:	460c      	mov	r4, r1
 800d948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d94c:	2900      	cmp	r1, #0
 800d94e:	b096      	sub	sp, #88	; 0x58
 800d950:	4615      	mov	r5, r2
 800d952:	461e      	mov	r6, r3
 800d954:	da07      	bge.n	800d966 <__swhatbuf_r+0x22>
 800d956:	89a1      	ldrh	r1, [r4, #12]
 800d958:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 800d95c:	d017      	beq.n	800d98e <__swhatbuf_r+0x4a>
 800d95e:	2100      	movs	r1, #0
 800d960:	2340      	movs	r3, #64	; 0x40
 800d962:	4608      	mov	r0, r1
 800d964:	e00f      	b.n	800d986 <__swhatbuf_r+0x42>
 800d966:	466a      	mov	r2, sp
 800d968:	f000 f8ca 	bl	800db00 <_fstat_r>
 800d96c:	2800      	cmp	r0, #0
 800d96e:	dbf2      	blt.n	800d956 <__swhatbuf_r+0x12>
 800d970:	9901      	ldr	r1, [sp, #4]
 800d972:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d976:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d97a:	4259      	negs	r1, r3
 800d97c:	4159      	adcs	r1, r3
 800d97e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d986:	6031      	str	r1, [r6, #0]
 800d988:	602b      	str	r3, [r5, #0]
 800d98a:	b016      	add	sp, #88	; 0x58
 800d98c:	bd70      	pop	{r4, r5, r6, pc}
 800d98e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d992:	e7e6      	b.n	800d962 <__swhatbuf_r+0x1e>

0800d994 <__smakebuf_r>:
 800d994:	898b      	ldrh	r3, [r1, #12]
 800d996:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d998:	079d      	lsls	r5, r3, #30
 800d99a:	4606      	mov	r6, r0
 800d99c:	460c      	mov	r4, r1
 800d99e:	d507      	bpl.n	800d9b0 <__smakebuf_r+0x1c>
 800d9a0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d9a4:	6023      	str	r3, [r4, #0]
 800d9a6:	6123      	str	r3, [r4, #16]
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	6163      	str	r3, [r4, #20]
 800d9ac:	b002      	add	sp, #8
 800d9ae:	bd70      	pop	{r4, r5, r6, pc}
 800d9b0:	ab01      	add	r3, sp, #4
 800d9b2:	466a      	mov	r2, sp
 800d9b4:	f7ff ffc6 	bl	800d944 <__swhatbuf_r>
 800d9b8:	9900      	ldr	r1, [sp, #0]
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	4630      	mov	r0, r6
 800d9be:	f7fb fe3d 	bl	800963c <_malloc_r>
 800d9c2:	b948      	cbnz	r0, 800d9d8 <__smakebuf_r+0x44>
 800d9c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9c8:	059a      	lsls	r2, r3, #22
 800d9ca:	d4ef      	bmi.n	800d9ac <__smakebuf_r+0x18>
 800d9cc:	f023 0303 	bic.w	r3, r3, #3
 800d9d0:	f043 0302 	orr.w	r3, r3, #2
 800d9d4:	81a3      	strh	r3, [r4, #12]
 800d9d6:	e7e3      	b.n	800d9a0 <__smakebuf_r+0xc>
 800d9d8:	89a3      	ldrh	r3, [r4, #12]
 800d9da:	6020      	str	r0, [r4, #0]
 800d9dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9e0:	81a3      	strh	r3, [r4, #12]
 800d9e2:	9b00      	ldr	r3, [sp, #0]
 800d9e4:	6163      	str	r3, [r4, #20]
 800d9e6:	9b01      	ldr	r3, [sp, #4]
 800d9e8:	6120      	str	r0, [r4, #16]
 800d9ea:	b15b      	cbz	r3, 800da04 <__smakebuf_r+0x70>
 800d9ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	f000 f897 	bl	800db24 <_isatty_r>
 800d9f6:	b128      	cbz	r0, 800da04 <__smakebuf_r+0x70>
 800d9f8:	89a3      	ldrh	r3, [r4, #12]
 800d9fa:	f023 0303 	bic.w	r3, r3, #3
 800d9fe:	f043 0301 	orr.w	r3, r3, #1
 800da02:	81a3      	strh	r3, [r4, #12]
 800da04:	89a3      	ldrh	r3, [r4, #12]
 800da06:	431d      	orrs	r5, r3
 800da08:	81a5      	strh	r5, [r4, #12]
 800da0a:	e7cf      	b.n	800d9ac <__smakebuf_r+0x18>

0800da0c <__swbuf_r>:
 800da0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0e:	460e      	mov	r6, r1
 800da10:	4614      	mov	r4, r2
 800da12:	4605      	mov	r5, r0
 800da14:	b118      	cbz	r0, 800da1e <__swbuf_r+0x12>
 800da16:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800da18:	b90b      	cbnz	r3, 800da1e <__swbuf_r+0x12>
 800da1a:	f7fb fb99 	bl	8009150 <__sinit>
 800da1e:	69a3      	ldr	r3, [r4, #24]
 800da20:	60a3      	str	r3, [r4, #8]
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	0719      	lsls	r1, r3, #28
 800da26:	d529      	bpl.n	800da7c <__swbuf_r+0x70>
 800da28:	6923      	ldr	r3, [r4, #16]
 800da2a:	b33b      	cbz	r3, 800da7c <__swbuf_r+0x70>
 800da2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da30:	b2f6      	uxtb	r6, r6
 800da32:	049a      	lsls	r2, r3, #18
 800da34:	4637      	mov	r7, r6
 800da36:	d52a      	bpl.n	800da8e <__swbuf_r+0x82>
 800da38:	6823      	ldr	r3, [r4, #0]
 800da3a:	6922      	ldr	r2, [r4, #16]
 800da3c:	1a98      	subs	r0, r3, r2
 800da3e:	6963      	ldr	r3, [r4, #20]
 800da40:	4283      	cmp	r3, r0
 800da42:	dc04      	bgt.n	800da4e <__swbuf_r+0x42>
 800da44:	4621      	mov	r1, r4
 800da46:	4628      	mov	r0, r5
 800da48:	f7fd fb12 	bl	800b070 <_fflush_r>
 800da4c:	b9e0      	cbnz	r0, 800da88 <__swbuf_r+0x7c>
 800da4e:	68a3      	ldr	r3, [r4, #8]
 800da50:	3b01      	subs	r3, #1
 800da52:	60a3      	str	r3, [r4, #8]
 800da54:	6823      	ldr	r3, [r4, #0]
 800da56:	1c5a      	adds	r2, r3, #1
 800da58:	6022      	str	r2, [r4, #0]
 800da5a:	701e      	strb	r6, [r3, #0]
 800da5c:	6962      	ldr	r2, [r4, #20]
 800da5e:	1c43      	adds	r3, r0, #1
 800da60:	429a      	cmp	r2, r3
 800da62:	d004      	beq.n	800da6e <__swbuf_r+0x62>
 800da64:	89a3      	ldrh	r3, [r4, #12]
 800da66:	07db      	lsls	r3, r3, #31
 800da68:	d506      	bpl.n	800da78 <__swbuf_r+0x6c>
 800da6a:	2e0a      	cmp	r6, #10
 800da6c:	d104      	bne.n	800da78 <__swbuf_r+0x6c>
 800da6e:	4621      	mov	r1, r4
 800da70:	4628      	mov	r0, r5
 800da72:	f7fd fafd 	bl	800b070 <_fflush_r>
 800da76:	b938      	cbnz	r0, 800da88 <__swbuf_r+0x7c>
 800da78:	4638      	mov	r0, r7
 800da7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da7c:	4621      	mov	r1, r4
 800da7e:	4628      	mov	r0, r5
 800da80:	f7ff fe80 	bl	800d784 <__swsetup_r>
 800da84:	2800      	cmp	r0, #0
 800da86:	d0d1      	beq.n	800da2c <__swbuf_r+0x20>
 800da88:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800da8c:	e7f4      	b.n	800da78 <__swbuf_r+0x6c>
 800da8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800da92:	81a3      	strh	r3, [r4, #12]
 800da94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800da9a:	6663      	str	r3, [r4, #100]	; 0x64
 800da9c:	e7cc      	b.n	800da38 <__swbuf_r+0x2c>

0800da9e <_raise_r>:
 800da9e:	291f      	cmp	r1, #31
 800daa0:	b538      	push	{r3, r4, r5, lr}
 800daa2:	4604      	mov	r4, r0
 800daa4:	460d      	mov	r5, r1
 800daa6:	d904      	bls.n	800dab2 <_raise_r+0x14>
 800daa8:	2316      	movs	r3, #22
 800daaa:	6003      	str	r3, [r0, #0]
 800daac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dab0:	bd38      	pop	{r3, r4, r5, pc}
 800dab2:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800dab6:	b112      	cbz	r2, 800dabe <_raise_r+0x20>
 800dab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dabc:	b94b      	cbnz	r3, 800dad2 <_raise_r+0x34>
 800dabe:	4620      	mov	r0, r4
 800dac0:	f000 f852 	bl	800db68 <_getpid_r>
 800dac4:	462a      	mov	r2, r5
 800dac6:	4601      	mov	r1, r0
 800dac8:	4620      	mov	r0, r4
 800daca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dace:	f000 b839 	b.w	800db44 <_kill_r>
 800dad2:	2b01      	cmp	r3, #1
 800dad4:	d00a      	beq.n	800daec <_raise_r+0x4e>
 800dad6:	1c59      	adds	r1, r3, #1
 800dad8:	d103      	bne.n	800dae2 <_raise_r+0x44>
 800dada:	2316      	movs	r3, #22
 800dadc:	6003      	str	r3, [r0, #0]
 800dade:	2001      	movs	r0, #1
 800dae0:	e7e6      	b.n	800dab0 <_raise_r+0x12>
 800dae2:	2400      	movs	r4, #0
 800dae4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dae8:	4628      	mov	r0, r5
 800daea:	4798      	blx	r3
 800daec:	2000      	movs	r0, #0
 800daee:	e7df      	b.n	800dab0 <_raise_r+0x12>

0800daf0 <raise>:
 800daf0:	4b02      	ldr	r3, [pc, #8]	; (800dafc <raise+0xc>)
 800daf2:	4601      	mov	r1, r0
 800daf4:	6818      	ldr	r0, [r3, #0]
 800daf6:	f7ff bfd2 	b.w	800da9e <_raise_r>
 800dafa:	bf00      	nop
 800dafc:	20000160 	.word	0x20000160

0800db00 <_fstat_r>:
 800db00:	b538      	push	{r3, r4, r5, lr}
 800db02:	4d07      	ldr	r5, [pc, #28]	; (800db20 <_fstat_r+0x20>)
 800db04:	2300      	movs	r3, #0
 800db06:	4604      	mov	r4, r0
 800db08:	4608      	mov	r0, r1
 800db0a:	4611      	mov	r1, r2
 800db0c:	602b      	str	r3, [r5, #0]
 800db0e:	f7f4 fc5b 	bl	80023c8 <_fstat>
 800db12:	1c43      	adds	r3, r0, #1
 800db14:	d102      	bne.n	800db1c <_fstat_r+0x1c>
 800db16:	682b      	ldr	r3, [r5, #0]
 800db18:	b103      	cbz	r3, 800db1c <_fstat_r+0x1c>
 800db1a:	6023      	str	r3, [r4, #0]
 800db1c:	bd38      	pop	{r3, r4, r5, pc}
 800db1e:	bf00      	nop
 800db20:	200042a0 	.word	0x200042a0

0800db24 <_isatty_r>:
 800db24:	b538      	push	{r3, r4, r5, lr}
 800db26:	4d06      	ldr	r5, [pc, #24]	; (800db40 <_isatty_r+0x1c>)
 800db28:	2300      	movs	r3, #0
 800db2a:	4604      	mov	r4, r0
 800db2c:	4608      	mov	r0, r1
 800db2e:	602b      	str	r3, [r5, #0]
 800db30:	f7f4 fc5a 	bl	80023e8 <_isatty>
 800db34:	1c43      	adds	r3, r0, #1
 800db36:	d102      	bne.n	800db3e <_isatty_r+0x1a>
 800db38:	682b      	ldr	r3, [r5, #0]
 800db3a:	b103      	cbz	r3, 800db3e <_isatty_r+0x1a>
 800db3c:	6023      	str	r3, [r4, #0]
 800db3e:	bd38      	pop	{r3, r4, r5, pc}
 800db40:	200042a0 	.word	0x200042a0

0800db44 <_kill_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4d07      	ldr	r5, [pc, #28]	; (800db64 <_kill_r+0x20>)
 800db48:	2300      	movs	r3, #0
 800db4a:	4604      	mov	r4, r0
 800db4c:	4608      	mov	r0, r1
 800db4e:	4611      	mov	r1, r2
 800db50:	602b      	str	r3, [r5, #0]
 800db52:	f7f4 fbda 	bl	800230a <_kill>
 800db56:	1c43      	adds	r3, r0, #1
 800db58:	d102      	bne.n	800db60 <_kill_r+0x1c>
 800db5a:	682b      	ldr	r3, [r5, #0]
 800db5c:	b103      	cbz	r3, 800db60 <_kill_r+0x1c>
 800db5e:	6023      	str	r3, [r4, #0]
 800db60:	bd38      	pop	{r3, r4, r5, pc}
 800db62:	bf00      	nop
 800db64:	200042a0 	.word	0x200042a0

0800db68 <_getpid_r>:
 800db68:	f7f4 bbc7 	b.w	80022fa <_getpid>

0800db6c <_init>:
 800db6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db6e:	bf00      	nop
 800db70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db72:	bc08      	pop	{r3}
 800db74:	469e      	mov	lr, r3
 800db76:	4770      	bx	lr

0800db78 <_fini>:
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db7a:	bf00      	nop
 800db7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db7e:	bc08      	pop	{r3}
 800db80:	469e      	mov	lr, r3
 800db82:	4770      	bx	lr
