ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ./make.py --board=qmtech_ep4ce15 --cpu-count=1 --build
INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)>  <    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2021-06-23 21:55:13)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : EP4CE15F23C8.
INFO:SoC:System clock: 50.00MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:ctrl CSR added at Location 0.
INFO:SoCCSRHandler:uart CSR added at Location 2.
INFO:SoCCSRHandler:timer0 CSR added at Location 3.
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (3)
- ctrl   : 0
- uart   : 2
- timer0 : 3
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoCBusHandler:io0 Region added at Origin: 0x80000000, Size: 0x80000000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:cpu_bus0 added as Bus Master.
INFO:SoCBusHandler:plic Region added at Origin: 0xf0c00000, Size: 0x00400000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:plic added as Bus Slave.
INFO:SoCBusHandler:clint Region added at Origin: 0xf0010000, Size: 0x00010000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:clint added as Bus Slave.
INFO:SoCIRQHandler:uart IRQ added at Location 0.
INFO:SoCIRQHandler:timer0 IRQ added at Location 1.
INFO:SoCBusHandler:rom Region added at Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False.
INFO:SoCBusHandler:rom added as Bus Slave.
INFO:SoC:RAM rom added Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False.
INFO:SoCBusHandler:sram Region added at Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False.
INFO:SoCBusHandler:sram added as Bus Slave.
INFO:SoC:RAM sram added Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False.
INFO:SoCIRQHandler:uart IRQ added at Location 0.
INFO:SoCIRQHandler:timer0 IRQ added at Location 1.
INFO:CycloneIVPLL:Creating CycloneIVPLL, speedgrade -6.
INFO:CycloneIVPLL:Registering Single Ended ClkIn of 50.00MHz.
INFO:CycloneIVPLL:Creating ClkOut0 sys of 50.00MHz (+-10000.00ppm).
INFO:CycloneIVPLL:Creating ClkOut1 sys_ps of 50.00MHz (+-10000.00ppm).
INFO:SoCBusHandler:main_ram Region added at Origin: 0x40000000, Size: 0x02000000, Mode: RW, Cached: True Linker: False.
INFO:SoCBusHandler:main_ram added as Bus Slave.
INFO:SoCBusHandler:opensbi Region added at Origin: 0x40f00000, Size: 0x00080000, Mode: RW, Cached: True Linker: True.
VexRiscv cluster : VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm
INFO:CycloneIVPLL:Config:
n          : 1
clk0_freq  : 50.00MHz
clk0_divide: 26
clk0_phase : 0.00°
clk1_freq  : 50.00MHz
clk1_divide: 26
clk1_phase : 90.00°
vco        : 1300.00MHz
m          : 26
INFO:SoCBusHandler:csr Region added at Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:csr added as Bus Slave.
INFO:SoCCSRHandler:bridge added as CSR Master.
INFO:SoCBusHandler:Interconnect: InterconnectShared (1 <-> 6).
INFO:SoCCSRHandler:identifier_mem CSR allocated at Location 1.
INFO:SoCCSRHandler:leds CSR allocated at Location 4.
INFO:SoCCSRHandler:sdram CSR allocated at Location 5.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Finalized SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
IO Regions: (1)
io0                 : Origin: 0x80000000, Size: 0x80000000, Mode: RW, Cached: False Linker: False
Bus Regions: (7)
rom                 : Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False
sram                : Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False
main_ram            : Origin: 0x40000000, Size: 0x02000000, Mode: RW, Cached: True Linker: False
opensbi             : Origin: 0x40f00000, Size: 0x00080000, Mode: RW, Cached: True Linker: True
csr                 : Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
clint               : Origin: 0xf0010000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
plic                : Origin: 0xf0c00000, Size: 0x00400000, Mode: RW, Cached: False Linker: False
Bus Masters: (1)
- cpu_bus0
Bus Slaves: (6)
- plic
- clint
- rom
- sram
- main_ram
- csr
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (6)
- ctrl           : 0
- identifier_mem : 1
- uart           : 2
- timer0         : 3
- leds           : 4
- sdram          : 5
INFO:SoC:IRQ Handler (up to 32 Locations).
IRQ Locations: (2)
- uart   : 0
- timer0 : 1
INFO:SoC:--------------------------------------------------------------------------------
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libcompiler_rt'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libcompiler_rt'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libbase'
 CC       exception.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 CC       i2c.o
 CC       memtest.o
 CC       sim_debug.o
 AR       libbase.a
 AR       libbase-nofloat.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libbase'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libfatfs'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libfatfs'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitespi'
 CC       spiflash.o
 AR       liblitespi.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitespi'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitedram'
 CC       sdram.o
 CC       bist.o
 CC       sdram_dbg.o
 AR       liblitedram.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitedram'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libliteeth'
 CC       udp.o
 CC       mdio.o
 AR       libliteeth.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libliteeth'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesdcard'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesata'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios'
 CC       isr.o
 CC       boot.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       main.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.mkmscimg bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios/../include/generated/regions.ld riscv64-unknown-elf

ROM usage: 20.21KiB 	(31.58%)
RAM usage: 0.04KiB 	(1.95%)

make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios'
INFO:SoC:Initializing ROM rom with contents (Size: 0x50dc).
INFO:SoC:Auto-Resizing ROM rom from 0x10000 to 0x50dc.
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:55:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qmtech_ep4ce15 -c qmtech_ep4ce15
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Intel.v
    Info (12023): Found entity 1: Ram_1w_1rs File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Intel.v Line: 2
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(4731) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4731
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(4732) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4732
Warning (10890): Verilog HDL Attribute warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5322): overriding existing value for attribute "syn_keep" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
Warning (10890): Verilog HDL Attribute warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5385): overriding existing value for attribute "syn_keep" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
Warning (10890): Verilog HDL Attribute warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6167): overriding existing value for attribute "syn_keep" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6167
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6294) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6294
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11658) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11658
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11659) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11659
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11660) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11660
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11809) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11809
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11810) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11810
Warning (10890): Verilog HDL Attribute warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12904): overriding existing value for attribute "syn_keep" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12904
Warning (10890): Verilog HDL Attribute warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12914): overriding existing value for attribute "syn_keep" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12914
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(13222) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 13222
Warning (10335): Unrecognized synthesis attribute "async_reg" at ../../../../pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(13223) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 13223
Info (12021): Found 18 design units, including 18 entities, in source file /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v
    Info (12023): Found entity 1: VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 54
    Info (12023): Found entity 2: BmbArbiter File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4214
    Info (12023): Found entity 3: BmbToWishbone File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4359
    Info (12023): Found entity 4: BmbDecoder_1 File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4455
    Info (12023): Found entity 5: BmbDecoder File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4494
    Info (12023): Found entity 6: WishboneToBmb_1 File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4621
    Info (12023): Found entity 7: WishboneToBmb File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4673
    Info (12023): Found entity 8: BufferCC_2 File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4725
    Info (12023): Found entity 9: VexRiscv File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4748
    Info (12023): Found entity 10: BmbClint File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11366
    Info (12023): Found entity 11: SystemDebugger File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11549
    Info (12023): Found entity 12: JtagBridgeNoTap File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11629
    Info (12023): Found entity 13: BufferCC_1 File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11803
    Info (12023): Found entity 14: StreamArbiter File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11826
    Info (12023): Found entity 15: DataCache File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11925
    Info (12023): Found entity 16: InstructionCache File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12843
    Info (12023): Found entity 17: FlowCCByToggle File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 13153
    Info (12023): Found entity 18: BufferCC File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 13216
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(524) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 524
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(527) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 527
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(529) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 529
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(606) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 606
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(609) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 609
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(611) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 611
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(688) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 688
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(691) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 691
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(693) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 693
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(770) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 770
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(773) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 773
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(775) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 775
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(820) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 820
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(822) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 822
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(824) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 824
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(827) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 827
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(1257) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1257
Warning (10335): Unrecognized synthesis attribute "no_retiming" at qmtech_ep4ce15.v(1258) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1258
Info (12021): Found 1 design units, including 1 entities, in source file qmtech_ep4ce15.v
    Info (12023): Found entity 1: qmtech_ep4ce15 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4
Warning (10037): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11790): conditional expression evaluates to a constant File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11790
Warning (10037): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(9785): conditional expression evaluates to a constant File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 9785
Warning (10037): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(2635): conditional expression evaluates to a constant File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 2635
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1738): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1738
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2490): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2490
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2498): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2498
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2501): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2501
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2534): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2534
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2542): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2542
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2545): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2545
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2677): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2677
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2691): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2691
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(2712): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2712
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4224): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4224
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4270): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4270
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4316): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4316
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4362): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4362
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4512): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4512
Warning (10037): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(4527): conditional expression evaluates to a constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4527
Info (12127): Elaborating entity "qmtech_ep4ce15" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(26): object "main_soclinux_scratch_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(28): object "main_soclinux_bus_errors_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(29): object "main_soclinux_bus_errors_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(56): object "main_soclinux_plicbus_sel" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(61): object "main_soclinux_plicbus_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(62): object "main_soclinux_plicbus_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(67): object "main_soclinux_clintbus_sel" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(72): object "main_soclinux_clintbus_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(73): object "main_soclinux_clintbus_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(76): object "main_soclinux_soclinux_ram_bus_dat_w" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(78): object "main_soclinux_soclinux_ram_bus_sel" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(82): object "main_soclinux_soclinux_ram_bus_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(83): object "main_soclinux_soclinux_ram_bus_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(84): object "main_soclinux_soclinux_ram_bus_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 84
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(96): object "main_soclinux_ram_bus_ram_bus_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(97): object "main_soclinux_ram_bus_ram_bus_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(105): object "main_soclinux_tx_sink_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(106): object "main_soclinux_tx_sink_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(114): object "main_soclinux_rx_source_ready" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(130): object "main_soclinux_uart_txfull_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(131): object "main_soclinux_uart_txfull_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(133): object "main_soclinux_uart_rxempty_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(134): object "main_soclinux_uart_rxempty_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(149): object "main_soclinux_uart_status_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(150): object "main_soclinux_uart_status_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(154): object "main_soclinux_uart_pending_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(157): object "main_soclinux_uart_tx2" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(158): object "main_soclinux_uart_rx2" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(160): object "main_soclinux_uart_enable_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(162): object "main_soclinux_uart_txempty_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(163): object "main_soclinux_uart_txempty_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(165): object "main_soclinux_uart_rxfull_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(166): object "main_soclinux_uart_rxfull_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(200): object "main_soclinux_uart_tx_fifo_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(207): object "main_soclinux_uart_tx_fifo_level1" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(221): object "main_soclinux_uart_rx_fifo_source_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(222): object "main_soclinux_uart_rx_fifo_source_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(237): object "main_soclinux_uart_rx_fifo_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(244): object "main_soclinux_uart_rx_fifo_level1" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 244
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(252): object "main_soclinux_timer_load_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 252
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(254): object "main_soclinux_timer_reload_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 254
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(256): object "main_soclinux_timer_en_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(260): object "main_soclinux_timer_value_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 260
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(261): object "main_soclinux_timer_value_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 261
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(270): object "main_soclinux_timer_status_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 270
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(271): object "main_soclinux_timer_status_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(274): object "main_soclinux_timer_pending_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 274
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(277): object "main_soclinux_timer_zero2" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 277
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(279): object "main_soclinux_timer_enable_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 279
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(285): object "main_crg_reset" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 285
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(297): object "main_dfi_p0_odt" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 297
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(298): object "main_dfi_p0_reset_n" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(299): object "main_dfi_p0_act_n" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(360): object "main_soclinux_sdram_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 360
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(362): object "main_soclinux_sdram_command_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 362
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(364): object "main_soclinux_sdram_command_issue_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 364
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(365): object "main_soclinux_sdram_command_issue_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 365
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(368): object "main_soclinux_sdram_address_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 368
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(370): object "main_soclinux_sdram_baddress_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(372): object "main_soclinux_sdram_wrdata_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 372
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(374): object "main_soclinux_sdram_rddata_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 374
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(375): object "main_soclinux_sdram_rddata_re" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(422): object "main_soclinux_sdram_dfi_p0_rddata_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 422
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(436): object "main_soclinux_sdram_timer_count0" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 436
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(491): object "main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 491
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(513): object "main_soclinux_sdram_bankmachine0_cmd_buffer_source_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 513
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(514): object "main_soclinux_sdram_bankmachine0_cmd_buffer_source_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 514
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(526): object "main_soclinux_sdram_bankmachine0_trccon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 526
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(528): object "main_soclinux_sdram_bankmachine0_trascon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 528
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(573): object "main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 573
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(595): object "main_soclinux_sdram_bankmachine1_cmd_buffer_source_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 595
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(596): object "main_soclinux_sdram_bankmachine1_cmd_buffer_source_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 596
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(608): object "main_soclinux_sdram_bankmachine1_trccon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 608
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(610): object "main_soclinux_sdram_bankmachine1_trascon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 610
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(655): object "main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 655
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(677): object "main_soclinux_sdram_bankmachine2_cmd_buffer_source_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 677
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(678): object "main_soclinux_sdram_bankmachine2_cmd_buffer_source_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 678
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(690): object "main_soclinux_sdram_bankmachine2_trccon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 690
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(692): object "main_soclinux_sdram_bankmachine2_trascon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 692
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(737): object "main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 737
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(759): object "main_soclinux_sdram_bankmachine3_cmd_buffer_source_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 759
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(760): object "main_soclinux_sdram_bankmachine3_cmd_buffer_source_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 760
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(772): object "main_soclinux_sdram_bankmachine3_trccon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 772
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(774): object "main_soclinux_sdram_bankmachine3_trascon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 774
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(784): object "main_soclinux_sdram_choose_cmd_cmd_payload_a" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 784
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(785): object "main_soclinux_sdram_choose_cmd_cmd_payload_ba" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 785
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(786): object "main_soclinux_sdram_choose_cmd_cmd_payload_cas" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 786
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(787): object "main_soclinux_sdram_choose_cmd_cmd_payload_ras" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 787
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(788): object "main_soclinux_sdram_choose_cmd_cmd_payload_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 788
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(789): object "main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 789
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(790): object "main_soclinux_sdram_choose_cmd_cmd_payload_is_read" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 790
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(791): object "main_soclinux_sdram_choose_cmd_cmd_payload_is_write" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 791
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(807): object "main_soclinux_sdram_choose_req_cmd_payload_is_cmd" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 807
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(819): object "main_soclinux_sdram_trrdcon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 819
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(821): object "main_soclinux_sdram_tfawcon_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 821
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(842): object "main_soclinux_port_wdata_valid" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 842
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(844): object "main_soclinux_port_wdata_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 844
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(845): object "main_soclinux_port_wdata_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 845
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(849): object "main_soclinux_port_rdata_ready" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 849
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(861): object "main_soclinux_wb_sdram_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 861
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(862): object "main_soclinux_wb_sdram_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 862
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(886): object "main_soclinux_word_clr" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 886
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(887): object "main_soclinux_word_inc" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 887
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(888): object "main_soclinux_wishbone_bridge_flush" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 888
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(891): object "main_soclinux_wishbone_bridge_cmd_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 891
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(902): object "main_soclinux_wishbone_bridge_rdata_first" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 902
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(903): object "main_soclinux_wishbone_bridge_rdata_last" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 903
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(928): object "main_soclinux_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 928
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(957): object "main_soclinux_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 957
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1002): object "builder_subfragments_roundrobin0_request" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1002
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1004): object "builder_subfragments_roundrobin0_ce" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1004
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1005): object "builder_subfragments_roundrobin1_request" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1005
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1007): object "builder_subfragments_roundrobin1_ce" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1007
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1008): object "builder_subfragments_roundrobin2_request" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1008
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1010): object "builder_subfragments_roundrobin2_ce" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1010
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1011): object "builder_subfragments_roundrobin3_request" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1011
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1013): object "builder_subfragments_roundrobin3_ce" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1013
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1045): object "builder_soclinux_soclinux_wishbone_cti" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1045
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1046): object "builder_soclinux_soclinux_wishbone_bte" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1046
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1059): object "builder_soclinux_request" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1059
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1073): object "builder_soclinux_csr_bankarray_csrbank0_reset0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1073
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1077): object "builder_soclinux_csr_bankarray_csrbank0_scratch0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1077
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1080): object "builder_soclinux_csr_bankarray_csrbank0_bus_errors_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1080
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1085): object "builder_soclinux_csr_bankarray_sram_bus_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1085
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1086): object "builder_soclinux_csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1086
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1098): object "builder_soclinux_csr_bankarray_csrbank1_out0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1098
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1107): object "builder_soclinux_csr_bankarray_csrbank2_dfii_control0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1107
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1111): object "builder_soclinux_csr_bankarray_csrbank2_dfii_pi0_command0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1111
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1115): object "builder_soclinux_csr_bankarray_csrbank2_dfii_pi0_address0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1115
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1119): object "builder_soclinux_csr_bankarray_csrbank2_dfii_pi0_baddress0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1119
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1123): object "builder_soclinux_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1123
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1126): object "builder_soclinux_csr_bankarray_csrbank2_dfii_pi0_rddata_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1126
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1136): object "builder_soclinux_csr_bankarray_csrbank3_load0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1136
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1140): object "builder_soclinux_csr_bankarray_csrbank3_reload0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1140
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1144): object "builder_soclinux_csr_bankarray_csrbank3_en0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1144
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1148): object "builder_soclinux_csr_bankarray_csrbank3_update_value0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1148
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1151): object "builder_soclinux_csr_bankarray_csrbank3_value_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1151
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1155): object "builder_soclinux_csr_bankarray_csrbank3_ev_status_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1155
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1164): object "builder_soclinux_csr_bankarray_csrbank3_ev_enable0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1164
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1172): object "builder_soclinux_csr_bankarray_csrbank4_txfull_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1172
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1176): object "builder_soclinux_csr_bankarray_csrbank4_rxempty_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1176
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1180): object "builder_soclinux_csr_bankarray_csrbank4_ev_status_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1180
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1189): object "builder_soclinux_csr_bankarray_csrbank4_ev_enable0_we" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1189
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1192): object "builder_soclinux_csr_bankarray_csrbank4_txempty_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1192
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1196): object "builder_soclinux_csr_bankarray_csrbank4_rxfull_r" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1196
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1269): object "sdrio_clk_1" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1269
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1273): object "sdrio_clk_2" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1273
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1277): object "sdrio_clk_3" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1277
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1281): object "sdrio_clk_4" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1281
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1285): object "sdrio_clk_5" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1285
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1289): object "sdrio_clk_6" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1289
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1293): object "sdrio_clk_7" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1293
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1297): object "sdrio_clk_8" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1297
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1301): object "sdrio_clk_9" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1301
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1305): object "sdrio_clk_10" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1305
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1309): object "sdrio_clk_11" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1309
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1313): object "sdrio_clk_12" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1313
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1317): object "sdrio_clk_13" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1317
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1321): object "sdrio_clk_14" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1321
Warning (10036): Verilog HDL or VHDL warning at qmtech_ep4ce15.v(1325): object "sdrio_clk_15" assigned a value but never read File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1325
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(1379): truncated value with size 8 to match size of target (1) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1379
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(1721): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1721
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(1825): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1825
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(1976): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 1976
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2127): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2127
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2278): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2278
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2486): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2486
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(2638): truncated value with size 32 to match size of target (30) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2638
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2651): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2651
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(2705): truncated value with size 30 to match size of target (21) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2705
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2881): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2881
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(2951): truncated value with size 30 to match size of target (14) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2951
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(2934): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 2934
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3388): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3388
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3405): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3405
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3422): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3422
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3439): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3439
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3456): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3456
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3473): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3473
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3490): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3490
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3507): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3507
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3524): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3524
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3541): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3541
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3558): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3558
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3575): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3575
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3592): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3592
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3609): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3609
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3626): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3626
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3643): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3643
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3660): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3660
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3677): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3677
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3854): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3854
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3871): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3871
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3888): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3888
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3905): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3905
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3922): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3922
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3939): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3939
Info (10264): Verilog HDL Case Statement information at qmtech_ep4ce15.v(3956): all case item expressions in this case statement are onehot File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 3956
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(4125): truncated value with size 4 to match size of target (3) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4125
Warning (10230): Verilog HDL assignment warning at qmtech_ep4ce15.v(4620): truncated value with size 2 to match size of target (1) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4620
Warning (10850): Verilog HDL warning at qmtech_ep4ce15.v(5027): number of words (0) in memory file does not match the number of elements in the address range [0:511] File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5027
Warning (10855): Verilog HDL warning at qmtech_ep4ce15.v(5026): initial value for variable mem_1 should be constant File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5026
Warning (10030): Net "mem.data_a" at qmtech_ep4ce15.v(4998) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4998
Warning (10030): Net "mem.waddr_a" at qmtech_ep4ce15.v(4998) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4998
Warning (10030): Net "mem_2.data_a" at qmtech_ep4ce15.v(5030) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5030
Warning (10030): Net "mem_2.waddr_a" at qmtech_ep4ce15.v(5030) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5030
Warning (10030): Net "mem.we_a" at qmtech_ep4ce15.v(4998) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 4998
Warning (10030): Net "mem_2.we_a" at qmtech_ep4ce15.v(5030) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5030
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][23]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][15]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "|altsyncram:mem_1[0][7]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:mem_1[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5179
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(315): object "debugBridge_logic_mmMaster_rsp_payload_last" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 315
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(316): object "debugBridge_logic_mmMaster_rsp_payload_fragment_opcode" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(420): object "cores_0_cpu_iBus_rsp_payload_last" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(443): object "plic_logic_bmb_cmd_payload_last" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 443
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(446): object "plic_logic_bmb_cmd_payload_fragment_length" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(693): object "cores_0_cpu_externalInterrupt_plic_target_bestRequest_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 693
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(917): object "cores_0_cpu_externalSupervisorInterrupt_plic_target_bestRequest_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 917
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(960): object "plic_logic_bridge_coherencyStall_willOverflow" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 960
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(1131): object "cores_0_cpu_debugBmb_cmd_payload_last" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1131
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(1134): object "cores_0_cpu_debugBmb_cmd_payload_fragment_length" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1134
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(1136): object "cores_0_cpu_debugBmb_cmd_payload_fragment_mask" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1136
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(1138): object "cores_0_cpu_debugBmb_rsp_ready" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1138
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(1402): truncated value with size 32 to match size of target (30) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1402
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(3379): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 3379
Info (12128): Elaborating entity "BufferCC_1" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BufferCC_1:bufferCC_3" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1441
Info (12128): Elaborating entity "JtagBridgeNoTap" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|JtagBridgeNoTap:debugBridge_logic_jtagBridge" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1461
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11666): object "jtag_wrapper_ctrl_reset" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11666
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11674): object "jtag_wrapper_sendUpdate" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11674
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11701): truncated value with size 3 to match size of target (2) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11701
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11795): truncated value with size 35 to match size of target (34) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11795
Info (12128): Elaborating entity "FlowCCByToggle" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|JtagBridgeNoTap:debugBridge_logic_jtagBridge|FlowCCByToggle:flowCCByToggle_1" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11696
Info (12128): Elaborating entity "BufferCC" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|JtagBridgeNoTap:debugBridge_logic_jtagBridge|FlowCCByToggle:flowCCByToggle_1|BufferCC:inputArea_target_buffercc" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 13183
Info (12128): Elaborating entity "SystemDebugger" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|SystemDebugger:debugBridge_logic_debugger" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1481
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11619): truncated value with size 9 to match size of target (8) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11619
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11621): truncated value with size 68 to match size of target (67) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11621
Info (12128): Elaborating entity "BmbClint" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbClint:clint_logic" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1501
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11416): object "factory_askWrite" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11416
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11417): object "factory_askRead" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11417
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(11419): object "factory_doRead" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 11419
Info (12128): Elaborating entity "VexRiscv" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1538
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5291): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5291
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5414): object "decode_arbitration_isMoving" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5414
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5415): object "decode_arbitration_isFiring" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5415
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5425): object "execute_arbitration_isMoving" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5425
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5426): object "execute_arbitration_isFiring" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5426
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5436): object "memory_arbitration_isMoving" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5436
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5437): object "memory_arbitration_isFiring" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5437
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5447): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5447
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5449): object "lastStageInstruction" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5449
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5450): object "lastStagePc" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5450
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5451): object "lastStageIsValid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5451
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5452): object "lastStageIsFiring" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5452
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5457): object "MmuPlugin_dBusAccess_cmd_payload_write" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5457
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5458): object "MmuPlugin_dBusAccess_cmd_payload_data" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5458
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5459): object "MmuPlugin_dBusAccess_cmd_payload_writeMask" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5459
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5467): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5467
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5468): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5468
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5469): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5469
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5473): object "IBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5473
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5474): object "IBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5474
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5480): object "IBusCachedPlugin_mmuBus_cmd_1_bypassTranslation" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5480
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5498): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5498
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5500): object "DBusCachedPlugin_mmuBus_cmd_0_isValid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5500
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5501): object "DBusCachedPlugin_mmuBus_cmd_0_isStuck" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5501
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5507): object "DBusCachedPlugin_mmuBus_cmd_1_bypassTranslation" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5507
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5525): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5525
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5536): object "CsrPlugin_inWfi" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5536
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5542): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5542
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5554): object "CsrPlugin_allowEbreakException" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5554
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5623): object "MmuPlugin_ports_0_cacheLine_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5623
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5626): object "MmuPlugin_ports_0_cacheLine_virtualAddress_0" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5626
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5627): object "MmuPlugin_ports_0_cacheLine_virtualAddress_1" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5627
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5639): object "MmuPlugin_ports_0_entryToReplace_willOverflow" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5639
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5694): object "MmuPlugin_ports_1_cacheLine_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5694
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5697): object "MmuPlugin_ports_1_cacheLine_virtualAddress_0" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5697
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5698): object "MmuPlugin_ports_1_cacheLine_virtualAddress_1" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5698
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5710): object "MmuPlugin_ports_1_entryToReplace_willOverflow" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5710
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5732): object "MmuPlugin_shared_pteBuffer_V" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5732
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5733): object "MmuPlugin_shared_pteBuffer_R" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5733
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5734): object "MmuPlugin_shared_pteBuffer_W" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5734
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5735): object "MmuPlugin_shared_pteBuffer_X" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5735
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5736): object "MmuPlugin_shared_pteBuffer_U" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5736
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5737): object "MmuPlugin_shared_pteBuffer_G" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5737
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5738): object "MmuPlugin_shared_pteBuffer_A" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5738
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5739): object "MmuPlugin_shared_pteBuffer_D" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5739
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5740): object "MmuPlugin_shared_pteBuffer_RSW" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5740
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5763): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5763
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5777): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5777
Warning (10858): Verilog HDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5827): object _zz_79 used but never assigned File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5827
Warning (10858): Verilog HDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(5873): object _zz_80 used but never assigned File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5873
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6058): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6058
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6068): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6068
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6078): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6078
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6097): object "DebugPlugin_secondCycle" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6097
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6228): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6228
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6229): object "_zz_1_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6229
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6230): object "_zz_2_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6230
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6231): object "_zz_3_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6231
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6232): object "_zz_4_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6232
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6233): object "_zz_5_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6233
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6234): object "_zz_6_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6234
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6235): object "_zz_7_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6235
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6236): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6236
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6237): object "_zz_8_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6237
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6238): object "_zz_9_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6238
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6239): object "_zz_10_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6239
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6240): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6240
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6241): object "_zz_11_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6241
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6242): object "_zz_12_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6242
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6243): object "_zz_13_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6243
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6244): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6244
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6245): object "_zz_14_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6245
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6246): object "_zz_15_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6246
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6247): object "_zz_16_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6247
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6248): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6248
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6249): object "_zz_17_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6249
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6250): object "_zz_18_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6250
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6251): object "_zz_19_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6251
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6252): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6252
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6253): object "_zz_20_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6253
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6254): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6254
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6255): object "_zz_21_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6255
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6256): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6256
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6257): object "_zz_22_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6257
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6258): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6258
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6259): object "_zz_23_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6259
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6260): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6260
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6261): object "_zz_26_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6261
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6262): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6262
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6263): object "_zz_29_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6263
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6264): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6264
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6265): object "_zz_31_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6265
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6266): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6266
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6267): object "_zz_32_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6267
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6268): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6268
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6269): object "_zz_33_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6269
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6270): object "_zz_37_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6270
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6271): object "_zz_38_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6271
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6272): object "_zz_39_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6272
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6273): object "_zz_40_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6273
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6274): object "_zz_41_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6274
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6275): object "_zz_42_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6275
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6276): object "_zz_43_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6276
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6277): object "MmuPlugin_shared_state_1_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6277
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6278): object "_zz_94_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6278
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6279): object "_zz_95_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6279
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6280): object "_zz_96_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6280
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6281): object "_zz_97_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6281
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6282): object "_zz_98_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6282
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6283): object "_zz_99_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6283
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6284): object "_zz_100_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6284
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6285): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6285
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6286): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6286
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6287): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6287
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6288): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6288
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6289): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6289
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6290): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6290
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(6291): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6291
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(8344): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 8344
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(8364): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 8364
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(8954): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 8954
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(8968): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 8968
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(9213): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 9213
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(9227): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 9227
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(10219): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 10219
Info (10264): Verilog HDL Case Statement information at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(10692): all case item expressions in this case statement are onehot File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 10692
Info (12128): Elaborating entity "InstructionCache" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6708
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12911): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12911
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12913): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12913
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12940): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12940
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12942): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12942
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12943): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12943
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12947): object "decodeStage_mmuRsp_bypassTranslation" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12947
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12948): object "decodeStage_mmuRsp_ways_0_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12948
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12949): object "decodeStage_mmuRsp_ways_0_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12949
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12950): object "decodeStage_mmuRsp_ways_1_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12950
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12951): object "decodeStage_mmuRsp_ways_1_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12951
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12952): object "decodeStage_mmuRsp_ways_2_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12952
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12953): object "decodeStage_mmuRsp_ways_2_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12953
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12954): object "decodeStage_mmuRsp_ways_3_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12954
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12955): object "decodeStage_mmuRsp_ways_3_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12955
Info (12128): Elaborating entity "DataCache" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 6782
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12031): object "haltCpu" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12031
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12040): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12040
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12041): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12041
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12042): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12042
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12043): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12043
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12044): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12044
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12045): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12045
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12086): object "stageB_request_totalyConsistent" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12086
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12093): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12093
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12096): object "stageB_mmuRsp_bypassTranslation" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12096
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12097): object "stageB_mmuRsp_ways_0_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12097
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12098): object "stageB_mmuRsp_ways_0_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12098
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12099): object "stageB_mmuRsp_ways_1_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12099
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12100): object "stageB_mmuRsp_ways_1_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12100
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12101): object "stageB_mmuRsp_ways_2_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12101
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12102): object "stageB_mmuRsp_ways_2_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12102
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12103): object "stageB_mmuRsp_ways_3_sel" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12103
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12104): object "stageB_mmuRsp_ways_3_physical" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12104
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12105): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12105
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(12107): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12107
Info (12128): Elaborating entity "Ram_1w_1rs" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 12215
Warning (276027): Inferred dual-clock RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][23]__6" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][15]__7" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][7]__8" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][23]__6" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][15]__7" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][7]__8" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5"
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5"
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_6vd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6vd1" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|Ram_1w_1rs:ways_0_data|altsyncram:ram_block[0][31]__5|altsyncram_6vd1:auto_generated" File: /home/ubuntu/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BufferCC_2" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BufferCC_2:bufferCC_4" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1544
Info (12128): Elaborating entity "WishboneToBmb" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|WishboneToBmb:clintWishboneBridge_logic_bridge" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1568
Info (12128): Elaborating entity "WishboneToBmb_1" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|WishboneToBmb_1:plicWishboneBridge_logic_bridge" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1592
Info (12128): Elaborating entity "BmbDecoder" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbDecoder:debugBridge_bmb_decoder" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1622
Warning (10036): Verilog HDL or VHDL warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(4538): object "logic_rspNoHit_singleBeatRsp" assigned a value but never read File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4538
Info (12128): Elaborating entity "BmbDecoder_1" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbDecoder_1:iArbiter_bmb_decoder" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1646
Info (12128): Elaborating entity "BmbToWishbone" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbToWishbone:peripheralBridge_logic" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1678
Warning (10230): Verilog HDL assignment warning at VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v(4411): truncated value with size 32 to match size of target (30) File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4411
Info (12128): Elaborating entity "BmbArbiter" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbArbiter:peripheralBridge_bmb_arbiter" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 1727
Info (12128): Elaborating entity "StreamArbiter" for hierarchy "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|BmbArbiter:peripheralBridge_bmb_arbiter|StreamArbiter:memory_arbiter" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 4319
Info (12128): Elaborating entity "ALTPLL" for hierarchy "ALTPLL:ALTPLL" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
Info (12130): Elaborated megafunction instantiation "ALTPLL:ALTPLL" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
Info (12133): Instantiated megafunction "ALTPLL:ALTPLL" with the following parameter: File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
    Info (12134): Parameter "BANDWIDTH_TYPE" = "AUTO"
    Info (12134): Parameter "CLK0_DIVIDE_BY" = "11010"
    Info (12134): Parameter "CLK0_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK0_MULTIPLY_BY" = "11010"
    Info (12134): Parameter "CLK0_PHASE_SHIFT" = "0"
    Info (12134): Parameter "CLK1_DIVIDE_BY" = "11010"
    Info (12134): Parameter "CLK1_DUTY_CYCLE" = "110010"
    Info (12134): Parameter "CLK1_MULTIPLY_BY" = "11010"
    Info (12134): Parameter "CLK1_PHASE_SHIFT" = "1001110001000"
    Info (12134): Parameter "COMPENSATE_CLOCK" = "CLK0"
    Info (12134): Parameter "INCLK0_INPUT_FREQUENCY" = "100111000100000"
    Info (12134): Parameter "OPERATION_MODE" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_o731.tdf
    Info (12023): Found entity 1: altpll_o731 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 26
Info (12128): Elaborating entity "altpll_o731" for hierarchy "ALTPLL:ALTPLL|altpll_o731:auto_generated" File: /home/ubuntu/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5405
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5405
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT" with the following parameter: File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5405
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_sbb.tdf
    Info (12023): Found entity 1: ddio_out_sbb File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_out_sbb.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_sbb" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT|ddio_out_sbb:auto_generated" File: /home/ubuntu/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "ALTDDIO_OUT" for hierarchy "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5414
Info (12130): Elaborated megafunction instantiation "ALTDDIO_OUT:ALTDDIO_OUT_1" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5414
Info (12133): Instantiated megafunction "ALTDDIO_OUT:ALTDDIO_OUT_1" with the following parameter: File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5414
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "ALTDDIO_IN" for hierarchy "ALTDDIO_IN:ALTDDIO_IN" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5669
Info (12130): Elaborated megafunction instantiation "ALTDDIO_IN:ALTDDIO_IN" File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5669
Info (12133): Instantiated megafunction "ALTDDIO_IN:ALTDDIO_IN" with the following parameter: File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5669
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_r7b.tdf
    Info (12023): Found entity 1: ddio_in_r7b File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_r7b" for hierarchy "ALTDDIO_IN:ALTDDIO_IN|ddio_in_r7b:auto_generated" File: /home/ubuntu/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mem_1[0][31]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_1[0][31]__1"
Info (12133): Instantiated megafunction "altsyncram:mem_1[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tg1.tdf
    Info (12023): Found entity 1: altsyncram_2tg1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_2tg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2tg1" for hierarchy "altsyncram:mem_1[0][31]__1|altsyncram_2tg1:auto_generated" File: /home/ubuntu/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12030): Port "CLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
Warning (12010): Port "CLKENA" on the entity instantiation of "ALTPLL" is connected to a signal of width 5. The formal width of the signal in the module is 6.  The extra bits will be driven by GND. File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
Warning (12010): Port "INCLK" on the entity instantiation of "ALTPLL" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5204
Info (13014): Ignored 37 buffer(s)
    Info (13019): Ignored 37 SOFT buffer(s)
Warning (276020): Inferred RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|RegFilePlugin_regFile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "storage_5" is uninferred due to inappropriate RAM size File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5118
    Info (276004): RAM logic "storage_4" is uninferred due to inappropriate RAM size File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5104
    Info (276004): RAM logic "storage_3" is uninferred due to inappropriate RAM size File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5090
    Info (276004): RAM logic "storage_2" is uninferred due to inappropriate RAM size File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5076
    Info (276007): RAM logic "storage" is uninferred due to asynchronous read logic File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5042
    Info (276004): RAM logic "mem_2" is uninferred due to inappropriate RAM size File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5030
    Info (276007): RAM logic "storage_1" is uninferred due to asynchronous read logic File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5059
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (48) in the Memory Initialization File "/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/qmtech_ep4ce15.ram1_qmtech_ep4ce15_dd5b108e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 22 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tag_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain14_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain12_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain10_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain8_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain6_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain4_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain15_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain13_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain11_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain9_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain7_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain5_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_mem_grain1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|banks_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5175
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/qmtech_ep4ce15.ram0_qmtech_ep4ce15_dd5b108e.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|Mult3" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7509
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|Mult1" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7507
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|Mult0" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7506
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|Mult2" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7508
Info (12130): Elaborated megafunction instantiation "altsyncram:tag_mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:tag_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f41.tdf
    Info (12023): Found entity 1: altsyncram_8f41 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_8f41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf
    Info (12023): Found entity 1: altsyncram_mcc1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_mcc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cpd1.tdf
    Info (12023): Found entity 1: altsyncram_cpd1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_cpd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:data_mem_grain14_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:data_mem_grain14_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sd41.tdf
    Info (12023): Found entity 1: altsyncram_sd41 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_sd41.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msg1.tdf
    Info (12023): Found entity 1: altsyncram_msg1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_msg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0"
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5h1.tdf
    Info (12023): Found entity 1: altsyncram_a5h1 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_a5h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5175"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/qmtech_ep4ce15.ram0_qmtech_ep4ce15_dd5b108e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1781.tdf
    Info (12023): Found entity 1: altsyncram_1781 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altsyncram_1781.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult3" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7509
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult3" with the following parameter: File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7509
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult1" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7507
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult1" with the following parameter: File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7507
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult0" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7506
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult0" with the following parameter: File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7506
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult2" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7508
Info (12133): Instantiated megafunction "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|lpm_mult:Mult2" with the following parameter: File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 7508
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13000): Registers with preset signals will power-up high File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 5380
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 256 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[1]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[0]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[6]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[5]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[4]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[3]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[2]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[7]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[8]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[9]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[10]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[11]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[30]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[29]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[28]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[27]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[26]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[25]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[24]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[23]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[22]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[21]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[20]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[19]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[18]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[17]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[16]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[15]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[14]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[13]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[12]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS1[31]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5322
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[0]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[1]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[2]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[3]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[4]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[5]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[6]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[7]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[8]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[9]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[10]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[11]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[12]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[31]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[30]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[29]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[28]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[27]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[26]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[25]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[24]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[23]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[22]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[21]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[20]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[19]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[18]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[17]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[16]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[15]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[14]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
    Info (17048): Logic cell "VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm:VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm|VexRiscv:cores_0_cpu_logic_cpu|execute_RS2[13]" File: /home/ubuntu/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm.v Line: 5385
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 12731 logic cells
    Info (21064): Implemented 352 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 419 warnings
    Info: Peak virtual memory: 700 megabytes
    Info: Processing ended: Wed Jun 23 21:56:02 2021
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:50
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:56:03 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off qmtech_ep4ce15 -c qmtech_ep4ce15
Info: qfit2_default_script.tcl version: #1
Info: Project  = qmtech_ep4ce15
Info: Revision = qmtech_ep4ce15
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE15F23C8 for design "qmtech_ep4ce15"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "altpll:ALTPLL|altpll_o731:auto_generated|pll1" as Cyclone IV E PLL type File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 28
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll:ALTPLL|altpll_o731:auto_generated|clk[0] port File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 28
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for altpll:ALTPLL|altpll_o731:auto_generated|clk[1] port File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 28
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'qmtech_ep4ce15.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clk50
Info (176353): Automatically promoted node altpll:ALTPLL|altpll_o731:auto_generated|clk[0] (placed in counter C0 of PLL_1) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altpll:ALTPLL|altpll_o731:auto_generated|clk[1] (placed in counter C1 of PLL_1) File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/altpll_o731.tdf Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "altddio_in:ALTDDIO_IN|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[0]~input" is constrained to location IOIBUF_X19_Y0_N1 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[0]" is constrained to location PIN AA10 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_1|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[1]~input" is constrained to location IOIBUF_X16_Y0_N1 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[1]" is constrained to location PIN AB9 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_2|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[2]~input" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[2]" is constrained to location PIN AA9 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_3|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[3]~input" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[3]" is constrained to location PIN AB8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_4|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[4]~input" is constrained to location IOIBUF_X16_Y0_N29 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[4]" is constrained to location PIN AA8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_5|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[5]~input" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[5]" is constrained to location PIN AB7 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_6|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[6]~input" is constrained to location IOIBUF_X11_Y0_N15 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[6]" is constrained to location PIN AA7 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_7|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[7]~input" is constrained to location IOIBUF_X9_Y0_N22 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[7]" is constrained to location PIN AB5 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_8|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[8]~input" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[8]" is constrained to location PIN Y7 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_9|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[9]~input" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[9]" is constrained to location PIN W8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_10|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[10]~input" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[10]" is constrained to location PIN Y8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_11|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[11]~input" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[11]" is constrained to location PIN V9 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_12|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[12]~input" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[12]" is constrained to location PIN V10 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_13|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[13]~input" is constrained to location IOIBUF_X19_Y0_N8 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[13]" is constrained to location PIN Y10 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_14|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[14]~input" is constrained to location IOIBUF_X19_Y0_N15 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[14]" is constrained to location PIN W10 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "altddio_in:ALTDDIO_IN_15|ddio_in_r7b:auto_generated|input_cell_h[0]" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/db/ddio_in_r7b.tdf Line: 33
    Info (176467): Node "sdram_dq[15]~input" is constrained to location IOIBUF_X19_Y0_N22 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (176467): Node "sdram_dq[15]" is constrained to location PIN V11 to improve DDIO timing File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
    Extra Info (176218): Packed 132 registers into blocks of type Embedded multiplier output
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.14 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 25% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 5.52 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (169177): 18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at AA10 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at AB9 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at AA9 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at AA8 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at AB7 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at AA7 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at AB5 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at Y7 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at W8 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at Y8 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at V9 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at V10 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at Y10 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at W10 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at V11 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 16
    Info (169178): Pin clk50 uses I/O standard 3.3-V LVTTL at T2 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 7
    Info (169178): Pin serial_rx uses I/O standard 3.3-V LVTTL at AB13 File: /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.v Line: 6
Info (144001): Generated suppressed messages file /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 880 megabytes
    Info: Processing ended: Wed Jun 23 21:56:57 2021
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:14
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:56:58 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off qmtech_ep4ce15 -c qmtech_ep4ce15
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 416 megabytes
    Info: Processing ended: Wed Jun 23 21:57:00 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:57:00 2021
Info: Command: quartus_sta qmtech_ep4ce15 -c qmtech_ep4ce15
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'qmtech_ep4ce15.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.169               0.000 clk50 
Info (332146): Worst-case hold slack is 0.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.428               0.000 clk50 
Info (332146): Worst-case recovery slack is 15.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.577               0.000 clk50 
Info (332146): Worst-case removal slack is 2.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.456               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 9.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.406               0.000 clk50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.453 ns
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.289               0.000 clk50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk50 
Info (332146): Worst-case recovery slack is 15.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.942               0.000 clk50 
Info (332146): Worst-case removal slack is 2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.197               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 9.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.414               0.000 clk50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.884 ns
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ALTPLL|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 12.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.721               0.000 clk50 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 clk50 
Info (332146): Worst-case recovery slack is 18.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.020               0.000 clk50 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.032               0.000 clk50 
Info (332146): Worst-case minimum pulse width slack is 9.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.156               0.000 clk50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.188 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 592 megabytes
    Info: Processing ended: Wed Jun 23 21:57:07 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:57:07 2021
Info: Command: quartus_cpf -c qmtech_ep4ce15.sof qmtech_ep4ce15.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 323 megabytes
    Info: Processing ended: Wed Jun 23 21:57:07 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ls -l images/
total 11088
-rw-r--r-- 1 ubuntu ubuntu     123 Jun 21 04:21 boot.json
-rw-rw-r-- 1 ubuntu ubuntu 7279384 Dec 29 04:15 Image
-rwxr-xr-x 1 ubuntu ubuntu   53640 Dec 16  2020 opensbi.bin
-rw-r--r-- 1 ubuntu ubuntu 4002304 Dec 29 04:15 rootfs.cpio
-rw-r--r-- 1 ubuntu ubuntu    2152 Jun 23 21:57 rv32.dtb
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ls
build
buildroot
csr.csv
HOWTO.md
images
LICENSE
litex
litex_setup.py
make.py
openocd
prog
__pycache__
README.md
riscv64-unknown-elf-gcc-8.1.0-2019.01.0-x86_64-linux-ubuntu14
riscv64-unknown-elf-gcc-8.1.0-2019.01.0-x86_64-linux-ubuntu14.tar.gz
sim.py
soc_linux.py
stream.cfg
test
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ls images
boot.json  Image  opensbi.bin  rootfs.cpio  rv32.dtb
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ls -l images
total 11088
-rw-r--r-- 1 ubuntu ubuntu     123 Jun 21 04:21 boot.json
-rw-rw-r-- 1 ubuntu ubuntu 7279384 Dec 29 04:15 Image
-rwxr-xr-x 1 ubuntu ubuntu   53640 Dec 16  2020 opensbi.bin
-rw-r--r-- 1 ubuntu ubuntu 4002304 Dec 29 04:15 rootfs.cpio
-rw-r--r-- 1 ubuntu ubuntu    2152 Jun 23 21:57 rv32.dtb
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ./make.py --board=qmtech_ep4ce15 --cpu-count=1 --load
INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)>  <    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2021-06-23 22:03:34)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : EP4CE15F23C8.
INFO:SoC:System clock: 50.00MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:ctrl CSR added at Location 0.
INFO:SoCCSRHandler:uart CSR added at Location 2.
INFO:SoCCSRHandler:timer0 CSR added at Location 3.
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (3)
- ctrl   : 0
- uart   : 2
- timer0 : 3
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoCBusHandler:io0 Region added at Origin: 0x80000000, Size: 0x80000000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:cpu_bus0 added as Bus Master.
INFO:SoCBusHandler:plic Region added at Origin: 0xf0c00000, Size: 0x00400000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:plic added as Bus Slave.
INFO:SoCBusHandler:clint Region added at Origin: 0xf0010000, Size: 0x00010000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:clint added as Bus Slave.
INFO:SoCIRQHandler:uart IRQ added at Location 0.
INFO:SoCIRQHandler:timer0 IRQ added at Location 1.
INFO:SoCBusHandler:rom Region added at Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False.
INFO:SoCBusHandler:rom added as Bus Slave.
INFO:SoC:RAM rom added Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False.
INFO:SoCBusHandler:sram Region added at Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False.
INFO:SoCBusHandler:sram added as Bus Slave.
INFO:SoC:RAM sram added Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False.
INFO:SoCIRQHandler:uart IRQ added at Location 0.
INFO:SoCIRQHandler:timer0 IRQ added at Location 1.
INFO:CycloneIVPLL:Creating CycloneIVPLL, speedgrade -6.
INFO:CycloneIVPLL:Registering Single Ended ClkIn of 50.00MHz.
INFO:CycloneIVPLL:Creating ClkOut0 sys of 50.00MHz (+-10000.00ppm).
INFO:CycloneIVPLL:Creating ClkOut1 sys_ps of 50.00MHz (+-10000.00ppm).
INFO:SoCBusHandler:main_ram Region added at Origin: 0x40000000, Size: 0x02000000, Mode: RW, Cached: True Linker: False.
INFO:SoCBusHandler:main_ram added as Bus Slave.
INFO:SoCBusHandler:opensbi Region added at Origin: 0x40f00000, Size: 0x00080000, Mode: RW, Cached: True Linker: True.
VexRiscv cluster : VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm
INFO:CycloneIVPLL:Config:
n          : 1
clk0_freq  : 50.00MHz
clk0_divide: 26
clk0_phase : 0.00°
clk1_freq  : 50.00MHz
clk1_divide: 26
clk1_phase : 90.00°
vco        : 1300.00MHz
m          : 26
INFO:SoCBusHandler:csr Region added at Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False.
INFO:SoCBusHandler:csr added as Bus Slave.
INFO:SoCCSRHandler:bridge added as CSR Master.
INFO:SoCBusHandler:Interconnect: InterconnectShared (1 <-> 6).
INFO:SoCCSRHandler:identifier_mem CSR allocated at Location 1.
INFO:SoCCSRHandler:leds CSR allocated at Location 4.
INFO:SoCCSRHandler:sdram CSR allocated at Location 5.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Finalized SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
IO Regions: (1)
io0                 : Origin: 0x80000000, Size: 0x80000000, Mode: RW, Cached: False Linker: False
Bus Regions: (7)
rom                 : Origin: 0x00000000, Size: 0x00010000, Mode: R, Cached: True Linker: False
sram                : Origin: 0x10000000, Size: 0x00000800, Mode: RW, Cached: True Linker: False
main_ram            : Origin: 0x40000000, Size: 0x02000000, Mode: RW, Cached: True Linker: False
opensbi             : Origin: 0x40f00000, Size: 0x00080000, Mode: RW, Cached: True Linker: True
csr                 : Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
clint               : Origin: 0xf0010000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
plic                : Origin: 0xf0c00000, Size: 0x00400000, Mode: RW, Cached: False Linker: False
Bus Masters: (1)
- cpu_bus0
Bus Slaves: (6)
- plic
- clint
- rom
- sram
- main_ram
- csr
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (6)
- ctrl           : 0
- identifier_mem : 1
- uart           : 2
- timer0         : 3
- leds           : 4
- sdram          : 5
INFO:SoC:IRQ Handler (up to 32 Locations).
IRQ Locations: (2)
- uart   : 0
- timer0 : 1
INFO:SoC:--------------------------------------------------------------------------------
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libcompiler_rt'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libcompiler_rt'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libbase'
 CC       exception.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 CC       i2c.o
 CC       memtest.o
 CC       sim_debug.o
 AR       libbase.a
 AR       libbase-nofloat.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libbase'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libfatfs'
make: Nothing to be done for 'all'.
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libfatfs'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitespi'
 CC       spiflash.o
 AR       liblitespi.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitespi'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitedram'
 CC       sdram.o
 CC       bist.o
 CC       sdram_dbg.o
 AR       liblitedram.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitedram'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libliteeth'
 CC       udp.o
 CC       mdio.o
 AR       libliteeth.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/libliteeth'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesdcard'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/liblitesata'
make: Entering directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios'
 CC       isr.o
 CC       boot.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       main.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.mkmscimg bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios/../include/generated/regions.ld riscv64-unknown-elf

ROM usage: 20.21KiB 	(31.58%)
RAM usage: 0.04KiB 	(1.95%)

make: Leaving directory '/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/software/bios'
INFO:SoC:Initializing ROM rom with contents (Size: 0x50dc).
INFO:SoC:Auto-Resizing ROM rom from 0x10000 to 0x50dc.
Info: *******************************************************************
Info: Running Quartus Prime Programmer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 22:03:36 2021
Info: Command: quartus_pgm -m jtag -c USB-Blaster -o p;/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.sof@1
Info (213045): Using programming cable "USB-Blaster [2-2.1]"
Info (213011): Using programming file /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.sof with checksum 0x0091D628 for device EP4CE15F23@1
Info (209060): Started Programmer operation at Wed Jun 23 22:03:39 2021
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x020F20DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Wed Jun 23 22:03:40 2021
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Wed Jun 23 22:03:40 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:00

