INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rickard Bemm/OneDrive/Dokument/Skola/Universitet/D0011E Digitalteknik/Uppgifter/lab 3/Lab 3.srcs/sim_1/new/Adder_32Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_32Bit'
