{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630305825044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630305825045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 03:43:44 2021 " "Processing started: Mon Aug 30 03:43:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630305825045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305825045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj4 -c Proj4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj4 -c Proj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305825045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630305826844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630305826844 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "acionar " "Group name \"acionar\" is missing brackets (\[ \])" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/acionamento_buzzer.tdf" 53 5 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1630305868704 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "acionar " "Group name \"acionar\" is missing brackets (\[ \])" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/acionamento_buzzer.tdf" 65 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1630305868705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acionamento_buzzer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file acionamento_buzzer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 acionamento_buzz " "Found entity 1: acionamento_buzz" {  } { { "acionamento_buzzer.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/acionamento_buzzer.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305868709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305868709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmdiv " "Found entity 1: lpmdiv" {  } { { "lpmdiv.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/lpmdiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305868741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305868741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_decimaldigit " "Found entity 1: bin_decimaldigit" {  } { { "divider.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305868759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305868759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_d.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D " "Found entity 1: SEG_D" {  } { { "SEG_D.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/SEG_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305868780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305868780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ " "Found entity 1: I2C_READ" {  } { { "I2C_READ.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/I2C_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305868806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305868806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-hardware " "Found design unit 1: LCD_FPGA-hardware" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/LCD_FPGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305870246 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Found entity 1: LCD_FPGA" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/LCD_FPGA.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305870246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305870246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj_block " "Found entity 1: proj_block" {  } { { "proj_block.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305870250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305870250 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buzzer_v2.v " "Can't analyze file -- file buzzer_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1630305870264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_block " "Elaborating entity \"proj_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630305870545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_FPGA LCD_FPGA:inst " "Elaborating entity \"LCD_FPGA\" for hierarchy \"LCD_FPGA:inst\"" {  } { { "proj_block.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { { 120 376 552 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305870570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D SEG_D:inst5 " "Elaborating entity \"SEG_D\" for hierarchy \"SEG_D:inst5\"" {  } { { "proj_block.bdf" "inst5" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { { 392 392 576 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305870606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SEG_D.v(34) " "Verilog HDL assignment warning at SEG_D.v(34): truncated value with size 32 to match size of target (17)" {  } { { "SEG_D.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/SEG_D.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630305870667 "|proj_block|SEG_D:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout_buf SEG_D.v(53) " "Verilog HDL Always Construct warning at SEG_D.v(53): variable \"dataout_buf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/SEG_D.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630305870667 "|proj_block|SEG_D:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "disp_dat SEG_D.v(73) " "Verilog HDL Always Construct warning at SEG_D.v(73): variable \"disp_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SEG_D.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/SEG_D.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630305870668 "|proj_block|SEG_D:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_decimaldigit SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit " "Elaborating entity \"bin_decimaldigit\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\"" {  } { { "SEG_D.v" "bin_decimaldigit" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/SEG_D.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305870669 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "disp_sel2b divider.v(49) " "Verilog HDL Always Construct warning at divider.v(49): variable \"disp_sel2b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divider.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/divider.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1630305870694 "|proj_block|SEG_D:inst4|bin_decimaldigit:bin_decimaldigit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmdiv SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst " "Elaborating entity \"lpmdiv\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\"" {  } { { "divider.v" "lpmdiv_inst" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/divider.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305870696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "LPM_DIVIDE_component" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/lpmdiv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpmdiv.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/lpmdiv.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 7 " "Parameter \"lpm_widthn\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630305871183 ""}  } { { "lpmdiv.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/lpmdiv.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630305871183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_79u " "Found entity 1: lpm_divide_79u" {  } { { "db/lpm_divide_79u.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/lpm_divide_79u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305871394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305871394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_79u SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated " "Elaborating entity \"lpm_divide_79u\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305871461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305871461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ekh SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider " "Elaborating entity \"sign_div_unsign_ekh\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\"" {  } { { "db/lpm_divide_79u.tdf" "divider" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/lpm_divide_79u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f4f " "Found entity 1: alt_u_div_f4f" {  } { { "db/alt_u_div_f4f.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/alt_u_div_f4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305871575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305871575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_f4f SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider " "Elaborating entity \"alt_u_div_f4f\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\"" {  } { { "db/sign_div_unsign_ekh.tdf" "divider" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/sign_div_unsign_ekh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305871777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305871777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_0" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/alt_u_div_f4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305871986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305871986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"SEG_D:inst5\|bin_decimaldigit:bin_decimaldigit\|lpmdiv:lpmdiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_79u:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_f4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_f4f.tdf" "add_sub_1" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/db/alt_u_div_f4f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305871987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ I2C_READ:inst3 " "Elaborating entity \"I2C_READ\" for hierarchy \"I2C_READ:inst3\"" {  } { { "proj_block.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { { 264 392 552 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305872070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buzzer.v 1 1 " "Using design file buzzer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630305872207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1630305872207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:inst1 " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:inst1\"" {  } { { "proj_block.bdf" "inst1" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { { 512 392 584 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305872209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 buzzer.v(42) " "Verilog HDL assignment warning at buzzer.v(42): truncated value with size 32 to match size of target (15)" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630305872270 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer.v(58) " "Verilog HDL assignment warning at buzzer.v(58): truncated value with size 32 to match size of target (4)" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630305872270 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buzzer.v(74) " "Verilog HDL assignment warning at buzzer.v(74): truncated value with size 32 to match size of target (5)" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630305872271 "|proj_block|buzzer:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buzzer.v(90) " "Verilog HDL assignment warning at buzzer.v(90): truncated value with size 32 to match size of target (11)" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630305872271 "|proj_block|buzzer:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "buzzer.v(100) " "Verilog HDL Case Statement information at buzzer.v(100): all case item expressions in this case statement are onehot" {  } { { "buzzer.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/buzzer.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630305872271 "|proj_block|buzzer:inst1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630305874101 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_READ.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/I2C_READ.v" 16 -1 0 } } { "I2C_READ.v" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/I2C_READ.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630305874326 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630305874327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "proj_block.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto4/quartus_verilog/quartus_verilog/proj_block.bdf" { { 160 560 736 176 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630305875243 "|proj_block|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630305875243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630305875473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630305877177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630305877767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630305877767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630305878258 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630305878258 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630305878258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630305878258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630305878258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630305878386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 03:44:38 2021 " "Processing ended: Mon Aug 30 03:44:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630305878386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630305878386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630305878386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630305878386 ""}
