Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/program/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6bf56228a5c649ff9546cb7f4f01d313 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot action_testbench_behav xil_defaultlib.action_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/GenshinKitchen.srcs/sources_1/imports/source/Action_script.v" Line 2. Module action doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.action
Compiling module xil_defaultlib.action_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot action_testbench_behav
