// Seed: 3760412677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6[1] = 1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0
    , id_15,
    output tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6,
    output wand id_7,
    output wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input tri0 id_12,
    output supply0 id_13
);
  wand id_16;
  wire id_17;
  assign id_15[1] = 1 == id_16;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_15, id_16, id_17, id_17, id_16, id_17, id_16, id_16
  );
endmodule
