Ravindra K. Ahuja , Thomas L. Magnanti , James B. Orlin, Network flows: theory, algorithms, and applications, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
Vicki H. Allan , Reese B. Jones , Randall M. Lee , Stephen J. Allan, Software pipelining, ACM Computing Surveys (CSUR), v.27 n.3, p.367-432, Sept. 1995[doi>10.1145/212094.212131]
Bennour, I.-E. 1996. Estimation de la performance et méthodes d'allocation dans la synthèse de systèmes numériques. Thèse de doctorat. DIRO, Université de Montréal.
Bennour, I.-E. and Aboulhamid, E.-M. 1995. Les problèmes d'ordonnancement cycliques dans la synthèse de systèmes numeriques. Technical Report 996 (Oct.). DIRO, Université de Montréal. http://www.iro.umontreal.ca/~aboulham/pipeline.pdf.
François R. Boyer , El Mostapha Aboulhamid , Yvon Savaria , Michel Boyer, Optimal design of synchronous circuits using software pipelining techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.516-532, October 2001[doi>10.1145/502175.502180]
Boyer, F.-R., Aboulhamid, E.-M., and Savaria, Y. 2001b. Minimizing sensitivity to clock skew variations using level sensitive latches. In Proceedings of European Conference on Circuit Theory and Design (Aug.). Espoo, Finland.
Boyer, F.-R., Aboulhamid, E.-M., and Savaria, Y. 2001c. An efficient verification method for a class of multi-phase sequential circuits. The 7th IEEE International Conference on Electronics, Circuits and Systems. Lebanon.
Noureddine Chabini , El Mostapha Aboulhamid , Yvon Savaria, Reducing Register and Phase Requirements for Synchronous Circuits Derived Using Software Pipelining Techniques, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.71, April 19-20, 2001
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
A. Dasdan , R. K. Gupta, Faster maximum and minimum mean cycle algorithms for system-performance analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.889-899, November 2006[doi>10.1109/43.728912]
Rahul B. Deokar , Sachin S. Sapatnekar, A fresh look at retiming via clock skew optimization, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.310-315, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217547]
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
Xun Liu , Marios C. Papaefthymiou , Eby G. Friedman, Minimizing sensitivity to delay variations in high-performance synchronous circuits, Proceedings of the conference on Design, automation and test in Europe, p.126-es, January 1999, Munich, Germany[doi>10.1145/307418.307581]
Gerez, S.-H., De Groot, S.-M. -H., and Herrmann, O.-E. 1992. A polynomial-time algorithm for the computation of the iteration-period bound in recursive data-flow graphs. IEEE Trans. Circuits and Syst. 39, 1.
A. Goldberg , R. Tarjan, Solving minimum-cost flow problems by successive approximation, Proceedings of the nineteenth annual ACM symposium on Theory of computing, p.7-18, January 1987, New York, New York, USA[doi>10.1145/28395.28397]
ISCAS'89 Benchmark suite. 1996. Department of Computer Science. North Carolina State University. Available at http://www.cbl.ncsu.edu/benchmarks/.
Alexander T. Ishii , Charles E. Leiserson , Marios C. Papaefthymiou, Optimizing two-phase, level-clocked circuitry, Journal of the ACM (JACM), v.44 n.1, p.148-199, Jan. 1997[doi>10.1145/256292.256301]
N. Karmarkar, A new polynomial-time algorithm for linear programming, Combinatorica, v.4 n.4, p.373-395, Dec. 1984[doi>10.1007/BF02579150]
Khachian, L.-G. 1979. A polynomial algorithm in linear programming. Soviet Math. Doklady 20.
S. Y. Kung , Thomas Kailath , Harper J. Whitehouse, VLSI and Modern Signal Processing, Prentice Hall Professional Technical Reference, 1984
K. N. Lalgudi , M. C. Papaefthymiou, Efficient retiming under a general delay model, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.368, March 27-29, 1995
Lawler, E.-L. 1976. Combinatorial Optimization: Networks and Matroids, Holt, Reinhart, and Winston, New York, NY.
Legl, C., Vanbekbergen, P., and Wang, A. 1997. Retiming of edge-triggered circuits with multiple clocks and load enables. IEEE/ACM International Workshop on Logic Synthesis (IWLS'97).
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 5--35.
Y.-M. Li , M. A. Jabri, A zero-skew clock routing scheme for VLSI circuits, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.458-463, December 1992, Santa Clara, California, USA
Xun Liu , M. C. Papaefthymiou , E. G. Friedman, Retiming and clock scheduling for digital circuit optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.184-203, November 2006[doi>10.1109/43.980258]
Lockyear, B. and Ebeling, C. 1994. Optimal retiming of level-clocked circuits using symmetric clock schedules. IEEE Trans. Comput.-Aided Design of Integr. Circuits Syst. 13 (Sept.), 1097--1109.
The LP&lowbar;Solve Tool. Available at ftp://ftp.ics.ele.tue.nl/pub/lp_solve/.
Naresh Maheshwari , Sachin S. Sapatnekar, An improved algorithm for minimum-area retiming, Proceedings of the 34th annual Design Automation Conference, p.2-7, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266025]
N. Maheshwari , S. S. Sapatnekar, Optimizing large multiphase level-clocked circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.9, p.1249-1264, November 2006[doi>10.1109/43.784118]
S. S. Sapatnekar , R. B. Deokar, Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.10, p.1237-1248, November 2006[doi>10.1109/43.541443]
Narendra Shenoy , Richard Rudell, Efficient implementation of retiming, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.226-233, November 06-10, 1994, San Jose, California, USA
Soyata, T., Friedman, E. G., and Mulligan, J. H. 1995. Monotonicity constraints on path delays for efficient retiming with localized clock skew and variable register delay. Proceedings of the IEEE International Symposium on Circuits and Systems (May.), 1748--1751.
Tolga Soyata , Eby G. Friedman, Retiming with non-zero clock skew, variable register, and interconnect delay, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.234-241, November 06-10, 1994, San Jose, California, USA
Tsay, R.-S. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput.- Aided Design 12 (Feb.), 242--249.
