

================================================================
== Vitis HLS Report for 'SobelFilter'
================================================================
* Date:           Fri May  7 20:28:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        SobelFilter
* Solution:       SobelFilter (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|      0 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    2|    2|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      4|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     32|    -|
|Register         |        -|   -|     34|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     34|     36|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |DataOut_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_sig_allocacmp_DataIn_assign_load  |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  32|          7|   34|         69|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |DataIn_assign_fu_32  |  32|   0|   32|          0|
    |ap_CS_fsm            |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  34|   0|   34|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|ap_rst_n        |   in|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   SobelFilter|  return value|
|DataIn          |   in|   32|     ap_none|        DataIn|        scalar|
|DataOut_TDATA   |  out|   32|        axis|       DataOut|       pointer|
|DataOut_TVALID  |  out|    1|        axis|       DataOut|       pointer|
|DataOut_TREADY  |   in|    1|        axis|       DataOut|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

