Design Entry;SmartDesign Check||(null)||SmartDesign 'Clock_Gen' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'Clock_Gen' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'Clock_Gen' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'Clock_Gen' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'top.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'controloutput.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'top.vhd'||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\ram128x16bits.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\serial2parallel.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\statemachine.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\CPUConfig.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\cpuled.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\component\work\Clock_Gen\Clock_Gen_0\Clock_Gen_Clock_Gen_0_FCCC.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\controlio.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\controloutput.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\DIO8.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\decode.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\DiscoverControlID.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\DiscoverExpansionID.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\ExpModuleLED.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\ExpansionSigRoute.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\LatencyCounter.vhd'.||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\mdssiroute.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\MDTTopSimp.vhd'.||Top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\QuadXface.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\rtdexpidled.vhd'.||Top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\SSITop.vhd'.||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\serial_mem.vhd'.||Top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/95||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\ticksync.vhd'.||Top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\WatchDogTimer.vhd'.||Top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/97||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\databuffer.vhd'.||Top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\analog.vhd'.||Top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/99||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\component\work\Clock_Gen\Clock_Gen.vhd'.||Top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\clockcontrol.vhd'.||Top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\discovercontrol.vhd'.||Top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\Quad.vhd'.||Top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\hdl\top.vhd'.||Top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/104||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/106||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top.top_arch.||Top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/107||top.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.vhd'/linenumber/55
Implementation;Synthesis||CD630||@N: Synthesizing work.expmoduleled.expmoduleled_arch.||Top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/108||ExpModuleLED.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.latencycounter.lt_arch.||Top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/114||LatencyCounter.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\LatencyCounter.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.quad.quad_arch.||Top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/118||Quad.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\Quad.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.quadxface.quadxface_arch.||Top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/119||QuadXface.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.dio8.dio8_arch.||Top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/126||DIO8.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\DIO8.vhd'/linenumber/37
Implementation;Synthesis||CD231||@N: Using onehot encoding for type state_type. For example, enumeration idlestate is mapped to "10000000000".||Top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/127||DIO8.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\DIO8.vhd'/linenumber/79
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/128||DIO8.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\DIO8.vhd'/linenumber/372
Implementation;Synthesis||CD630||@N: Synthesizing work.serialmemoryinterface.serialmemoryinterface_arch.||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||serial_mem.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/36
Implementation;Synthesis||CD231||@N: Using onehot encoding for type state_type. For example, enumeration idlestate is mapped to "1000000000000".||Top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/138||serial_mem.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/85
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||serial_mem.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing work.analog.analog_arch.||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||analog.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\analog.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.databuffer.databuffer_arch.||Top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/144||databuffer.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\databuffer.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ram128x16.ram128x16_arch.||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||ram128x16bits.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram128x16bits.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=16||Top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/148||ram128x16bits.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram128x16bits.vhd'/linenumber/45
Implementation;Synthesis||CD630||@N: Synthesizing work.serial2parallel.serial2parallel_arch.||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||serial2parallel.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.statemachine.statemachine_arch.||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||statemachine.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/39
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/158||statemachine.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/201
Implementation;Synthesis||CD630||@N: Synthesizing work.expsigroute.expsigroute_arch.||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||ExpansionSigRoute.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpansionSigRoute.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.wdt.wdt_arch.||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||WatchDogTimer.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/39
Implementation;Synthesis||CL113||@W:Feedback mux created for signal WDTDelay[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||Top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/176||WatchDogTimer.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/187
Implementation;Synthesis||CL113||@W:Feedback mux created for signal AccessKeyReg1[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||WatchDogTimer.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/187
Implementation;Synthesis||CL113||@W:Feedback mux created for signal FPGA_RstReq. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||Top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/178||WatchDogTimer.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/187
Implementation;Synthesis||CL113||@W:Feedback mux created for signal FPGAResetStatus. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||WatchDogTimer.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/187
Implementation;Synthesis||CL111||@W:All reachable assignments to ExternalResetStatus are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||WatchDogTimer.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/187
Implementation;Synthesis||CL189||@N: Register bit Res_Sync is always 0.||Top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/190||WatchDogTimer.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/157
Implementation;Synthesis||CD630||@N: Synthesizing work.cpuconfig.cpuconfig_arch.||Top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/192||CPUConfig.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\CPUConfig.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.cpuled.cpuled_arch.||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||cpuled.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\cpuled.vhd'/linenumber/37
Implementation;Synthesis||CD630||@N: Synthesizing work.rtdexpidled.rtdexpidled_arch.||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||rtdexpidled.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\rtdexpidled.vhd'/linenumber/37
Implementation;Synthesis||CD630||@N: Synthesizing work.discoverid.discoverid_arch.||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||discovercontrol.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\discovercontrol.vhd'/linenumber/52
Implementation;Synthesis||CD630||@N: Synthesizing work.discoverexpansionid.discoverexpansionid_arch.||Top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/206||DiscoverExpansionID.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/37
Implementation;Synthesis||CD630||@N: Synthesizing work.discovercontrolid.discovercontrolid_arch.||Top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/210||DiscoverControlID.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverControlID.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.controlio.controlio_arch.||Top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/220||controlio.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\controlio.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register PowerUpLatch_2. Make sure that there are no unused intermediate registers.||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||controlio.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\controlio.vhd'/linenumber/167
Implementation;Synthesis||CD630||@N: Synthesizing work.ssitop.ssitop_arch.||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||SSITop.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal muxdataout is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/226||SSITop.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/90
Implementation;Synthesis||CD630||@N: Synthesizing work.mdttopsimp.mdttopsimp_arch.||Top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/230||MDTTopSimp.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/45
Implementation;Synthesis||CD630||@N: Synthesizing work.mdtssiroute.mdtssiroute_arch.||Top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/234||mdssiroute.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\mdssiroute.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.controloutput.controloutput_arch.||Top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/238||controloutput.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\controloutput.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.decode.decode_arch.||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||decode.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\decode.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.ticksync.ticksync_arch.||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||ticksync.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\ticksync.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.clockcontrol.clockcontrol_arch.||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||clockcontrol.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\clockcontrol.vhd'/linenumber/40
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_gen.rtl.||Top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/254||Clock_Gen.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Gen\Clock_Gen.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_gen_clock_gen_0_fccc.def_arch.||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||Clock_Gen_Clock_Gen_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Gen\Clock_Gen_0\Clock_Gen_Clock_Gen_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.inbuf.syn_black_box.||Top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/256||smartfusion2.vhd(403);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/403
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/258||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/260||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/262||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/264||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CL159||@N: Input H1_CLKWR is unused.||Top.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/283||clockcontrol.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\clockcontrol.vhd'/linenumber/43
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/294||MDTTopSimp.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/196
Implementation;Synthesis||CL246||@W:Input port bits 31 to 7 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/303||MDTTopSimp.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/52
Implementation;Synthesis||CL246||@W:Input port bits 31 to 22 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/306||SSITop.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/309||controlio.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\controlio.vhd'/linenumber/184
Implementation;Synthesis||CL246||@W:Input port bits 26 to 1 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/317||controlio.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\controlio.vhd'/linenumber/43
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/320||DiscoverControlID.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverControlID.vhd'/linenumber/77
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/331||DiscoverExpansionID.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/79
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/346||cpuled.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\cpuled.vhd'/linenumber/41
Implementation;Synthesis||CL246||@W:Input port bits 31 to 7 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/349||CPUConfig.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CPUConfig.vhd'/linenumber/37
Implementation;Synthesis||CL247||@W:Input port bit 3 of intdata(31 downto 0) is unused ||Top.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/350||CPUConfig.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CPUConfig.vhd'/linenumber/37
Implementation;Synthesis||CL247||@W:Input port bit 1 of intdata(31 downto 0) is unused ||Top.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/351||CPUConfig.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CPUConfig.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ENET_Build is unused.||Top.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/352||CPUConfig.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\CPUConfig.vhd'/linenumber/45
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/359||statemachine.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register StateMachine.||Top.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/380||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||CL246||@W:Input port bits 31 to 25 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/396||serial_mem.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 13 to 8 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/397||serial_mem.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/42
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/400||DIO8.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\hdl\DIO8.vhd'/linenumber/253
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/416||QuadXface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register intExpLEDSelect.||Top.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/423||ExpModuleLED.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/152
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register State.||Top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/442||ExpModuleLED.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/223
Implementation;Synthesis||CL246||@W:Input port bits 27 to 0 of intdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/449||ExpModuleLED.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/51
Implementation;Synthesis||FX1171||@N: Found instance CtrlOut_2.State with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/580||controloutput.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\controloutput.vhd'/linenumber/120
Implementation;Synthesis||FX1171||@N: Found instance CtrlOut_2.OutputClock with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/581||controloutput.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\controloutput.vhd'/linenumber/151
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.CounterOverFlow with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/582||mdttopsimp.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.CounterOverFlowRetrigger with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/583||mdttopsimp.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/196
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.intDataValid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/584||mdttopsimp.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.RetPulseDelayEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/585||mdttopsimp.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/196
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.StartInterrogation with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/586||mdttopsimp.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/196
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.DelayCountEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/587||mdttopsimp.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.DataValid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/588||mdttopsimp.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/146
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.SendInterrogationPulse with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/589||mdttopsimp.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/196
Implementation;Synthesis||FX1171||@N: Found instance MDTTop_2.TransducerSelect[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/590||mdttopsimp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/178
Implementation;Synthesis||FX1171||@N: Found instance SSITop_2.Serial2ParallelData[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/591||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||FX1171||@N: Found instance SSITop_2.ShiftOn with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/592||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||FX1171||@N: Found instance SSITop_2.DelayCntEn with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/593||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||FX1171||@N: Found instance SSITop_2.DataValid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/594||ssitop.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/117
Implementation;Synthesis||FX1171||@N: Found instance SSITop_2.intSSI_CLK with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/595||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscCtrlID_1.M_Card_ID_LOAD with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/596||discovercontrolid.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverControlID.vhd'/linenumber/77
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscCtrlID_1.M_Card_ID_LATCH with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/597||discovercontrolid.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverControlID.vhd'/linenumber/77
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscCtrlID_1.ShiftEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/598||discovercontrolid.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverControlID.vhd'/linenumber/77
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscExpID_1.Exp_ID_LOAD with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/599||discoverexpansionid.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscExpID_1.Exp_ID_LATCH with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/600||discoverexpansionid.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscExpID_1.ShiftEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/601||discoverexpansionid.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/79
Implementation;Synthesis||FX1171||@N: Found instance DiscID_1.DiscExpID_1.OutputClock with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/602||discoverexpansionid.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/129
Implementation;Synthesis||FX1171||@N: Found instance WDT_1.PUReg[19:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/603||watchdogtimer.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/157
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.StateMach_1.EndDelay with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/604||statemachine.vhd(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M3Ch1_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/605||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M3Ch0_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/606||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M2Ch1_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/607||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M2Ch0_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/608||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M1Ch1_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/609||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M1Ch0_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/610||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M0Ch1_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/611||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_M0Ch0_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/612||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_CtrlAxis1_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/613||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance Analog_1.Ser2Par_1.S2P_CtrlAxis0_Data[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/614||serial2parallel.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial2parallel.vhd'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.ShiftEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/615||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.LoadMemAddr with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/616||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.IncOperationFaultCount with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/617||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.intSerialMemoryDataControl with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/618||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.StartStopBit with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/619||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.intFLAG_CLR with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/620||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.SecondPassRead with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/621||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.LoadDeviceAddr with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/622||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.intEEPROMAccessFlag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/623||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.ReadFlag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/624||serial_mem.vhd(220);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/220
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.WriteFlag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/625||serial_mem.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/197
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.LoadWriteData with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/626||serial_mem.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/265
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.ReadLatch with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/627||serial_mem.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/209
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.WriteLatch with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||serial_mem.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/186
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.intSerialMemoryClock with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/629||serial_mem.vhd(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/171
Implementation;Synthesis||FX1171||@N: Found instance SerMemInt_1.OperationFaultFlag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/630||serial_mem.vhd(529);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/529
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.intHomeLat with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/631||quadxface.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/457
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.intLatch1Lat with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/632||quadxface.vhd(548);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/548
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.intLatch0Lat with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/633||quadxface.vhd(509);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/509
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.LearnModeEnable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/634||quadxface.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.Latch1ArmedState[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/635||quadxface.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.Latch0ArmedState[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/636||quadxface.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance Quad_1.QuadXface_6.HomeArm with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/637||quadxface.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/191
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist Top ||Top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/644||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock which controls 1709 sequential elements including ClkCtrl_1.EnableCount[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/686||clockcontrol.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\clockcontrol.vhd'/linenumber/187
Implementation;Synthesis||MT530||@W:Found inferred clock Top|H1_CLKWR which controls 495 sequential elements including CtrlOut_1.ControlOutputWriteLatched0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/687||controloutput.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\controloutput.vhd'/linenumber/86
Implementation;Synthesis||MT530||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock which controls 229 sequential elements including TickSync_1.LatchedTickSync60. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/688||ticksync.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\ticksync.vhd'/linenumber/73
Implementation;Synthesis||MT530||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock which controls 12 sequential elements including MDTTop_1.FallingB[3:1]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/689||mdttopsimp.vhd(417);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/417
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/691||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine intExpLEDSelect[0:15] (in view: work.ExpModuleLED(expmoduleled_arch)); safe FSM implementation is not required.||Top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/779||expmoduleled.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/152
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine State[0:3] (in view: work.ExpModuleLED(expmoduleled_arch)); safe FSM implementation is not required.||Top.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/786||expmoduleled.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/223
Implementation;Synthesis||FA239||@W:ROM ModuleSelect[3:0] (in view: work.DataBuffer(databuffer_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/860||databuffer.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\databuffer.vhd'/linenumber/214
Implementation;Synthesis||MO106||@N: Found ROM ModuleSelect[3:0] (in view: work.DataBuffer(databuffer_arch)) with 10 words by 4 bits.||Top.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/861||databuffer.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\databuffer.vhd'/linenumber/214
Implementation;Synthesis||MO231||@N: Found counter in view:work.Top(top_arch) instance LatCnt_1.LatencyCounter[31:0] ||Top.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/865||latencycounter.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\LatencyCounter.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.MDTTopSimp(mdttopsimp_arch) instance CountRA[17:0] ||Top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/874||mdttopsimp.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/349
Implementation;Synthesis||MO231||@N: Found counter in view:work.MDTTopSimp(mdttopsimp_arch) instance Delay[11:0] ||Top.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/875||mdttopsimp.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\MDTTopSimp.vhd'/linenumber/288
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance State_i[5].||Top.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/876||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.SSITop(ssitop_arch) instance DelayCounter[15:0] ||Top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/877||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||MO231||@N: Found counter in view:work.SSITop(ssitop_arch) instance ShiftCounter[5:0] ||Top.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/878||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||MO231||@N: Found counter in view:work.SSITop(ssitop_arch) instance CycleCounter[5:0] ||Top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/879||ssitop.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/159
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un11_delaycounter (in view: work.SSITop(ssitop_arch))||Top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/880||ssitop.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\SSITop.vhd'/linenumber/175
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance State_i[5].||Top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/896||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.DiscoverExpansionID(discoverexpansionid_arch) instance Count[5:0] ||Top.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/905||discoverexpansionid.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/129
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance State_i[5].||Top.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/906||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.WDT(wdt_arch) instance WDTCounter[21:0] ||Top.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/907||watchdogtimer.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\WatchDogTimer.vhd'/linenumber/105
Implementation;Synthesis||MO231||@N: Found counter in view:work.StateMachine(statemachine_arch) instance InterConversionDelayCNTR[10:0] ||Top.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/918||statemachine.vhd(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/210
Implementation;Synthesis||MO231||@N: Found counter in view:work.StateMachine(statemachine_arch) instance CycleCounter[4:0] ||Top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/919||statemachine.vhd(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\statemachine.vhd'/linenumber/210
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance State_i[7].||Top.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/920||null;null
Implementation;Synthesis||FX107||@W:RAM RAM_2.ram[15:0] (in view: work.DataBuffer(databuffer_arch)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/921||ram128x16bits.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram128x16bits.vhd'/linenumber/45
Implementation;Synthesis||FX107||@W:RAM RAM_1.ram[15:0] (in view: work.DataBuffer(databuffer_arch)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/922||ram128x16bits.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram128x16bits.vhd'/linenumber/45
Implementation;Synthesis||MO231||@N: Found counter in view:work.SerialMemoryInterface(serialmemoryinterface_arch) instance SerialMemoryClockEnableCounter[4:0] ||Top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/952||serial_mem.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\serial_mem.vhd'/linenumber/156
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance StateMachine_i[12].||Top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/953||null;null
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.QuadXface(quadxface_arch) instance QuadCount[15:0]  ||Top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/954||quadxface.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/301
Implementation;Synthesis||MO160||@W:Register bit IndexReg3 (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/955||quadxface.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/457
Implementation;Synthesis||MO160||@W:Register bit IndexEdgeDetected (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/956||quadxface.vhd(390);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/390
Implementation;Synthesis||MO160||@W:Register bit intLearnModeDone (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/957||quadxface.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/431
Implementation;Synthesis||MO171||@W:Sequential instance Quad_1.QuadXface_4.clrLearnModeDone is reduced to a combinational gate by constant propagation. ||Top.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/958||quadxface.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/431
Implementation;Synthesis||MO171||@W:Sequential instance Quad_1.QuadXface_3.clrLearnModeDone is reduced to a combinational gate by constant propagation. ||Top.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/959||quadxface.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/431
Implementation;Synthesis||MO171||@W:Sequential instance Quad_1.QuadXface_2.clrLearnModeDone is reduced to a combinational gate by constant propagation. ||Top.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/960||quadxface.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/431
Implementation;Synthesis||MO171||@W:Sequential instance Quad_1.QuadXface_1.clrLearnModeDone is reduced to a combinational gate by constant propagation. ||Top.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/961||quadxface.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/431
Implementation;Synthesis||MO160||@W:Register bit IndexLat (in view view:work.QuadXface(quadxface_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/962||quadxface.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/457
Implementation;Synthesis||BN362||@N: Removing sequential instance intEdgeMode (in view: work.QuadXface(quadxface_arch)) because it does not drive other instances.||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/963||quadxface.vhd(409);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/409
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.QuadXface_1(quadxface_arch) instance QuadCount[15:0]  ||Top.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/965||quadxface.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/301
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.QuadXface_0(quadxface_arch) instance QuadCount[15:0]  ||Top.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/966||quadxface.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\hdl\QuadXface.vhd'/linenumber/301
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine intExpLEDSelect[0:15] (in view: work.ExpModuleLED(expmoduleled_arch)); safe FSM implementation is not required.||Top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/985||expmoduleled.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/152
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine State[0:3] (in view: work.ExpModuleLED(expmoduleled_arch)); safe FSM implementation is not required.||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/992||expmoduleled.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\ExpModuleLED.vhd'/linenumber/223
Implementation;Synthesis||MO231||@N: Found counter in view:work.ControlOutput(controloutput_arch) instance Count[4:0] ||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1006||controloutput.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\controloutput.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[9] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[9] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[9] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[15] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[15] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[12] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[12] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[15] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[12] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[11] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[14] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[11] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[14] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[14] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[12] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[11] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[11] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[15] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[10] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1065||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[9] (in view: work.Top(top_arch)) with 5 loads 1 time to improve timing.||Top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1066||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[13] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1067||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[14] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1068||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[8] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1069||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID3_1[8] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1070||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[8] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1071||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[8] (in view: work.Top(top_arch)) with 4 loads 1 time to improve timing.||Top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1072||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[13] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1073||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID0_1[10] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1074||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[10] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1075||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[10] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1076||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID1_1[13] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1077||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FX271||@N: Replicating instance DiscID_1.DiscExpID_1.ExpansionID2_1[13] (in view: work.Top(top_arch)) with 6 loads 1 time to improve timing.||Top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1078||discoverexpansionid.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\DiscoverExpansionID.vhd'/linenumber/151
Implementation;Synthesis||FP130||@N: Promoting Net H1_CLKWR_c on CLKINT  I_1604 ||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SysRESET_arst on CLKINT  I_1605 ||Top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1086||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RESET_arst on CLKINT  I_1606 ||Top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1087||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1137||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1138||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1139||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1140||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL2_net.||Top.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1151||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|H1_CLKWR with period 10.00ns. Please declare a user-defined clock on port H1_CLKWR.||Top.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1152||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL0_net.||Top.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1153||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkCtrl_1.clk_1.Clock_Gen_0.GL1_net.||Top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1154||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 10 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
