Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Tue Jun 10 14:08:38 2025
| Host             : EMIRDEVLETED0A3 running 64-bit major release  (build 9200)
| Command          : report_power -file bnn_top_power_routed.rpt -pb bnn_top_power_summary_routed.pb -rpx bnn_top_power_routed.rpx
| Design           : bnn_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.606        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.501        |
| Device Static (W)        | 0.105        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.055 |        3 |       --- |             --- |
| Slice Logic    |     0.035 |    41215 |       --- |             --- |
|   LUT as Logic |     0.032 |    16634 |     63400 |           26.24 |
|   F7/F8 Muxes  |     0.003 |     9021 |     63400 |           14.23 |
|   Register     |    <0.001 |    13232 |    126800 |           10.44 |
|   CARRY4       |    <0.001 |      246 |     15850 |            1.55 |
|   Others       |     0.000 |       77 |       --- |             --- |
| Signals        |     0.036 |    30135 |       --- |             --- |
| Block RAM      |     0.374 |      132 |       135 |           97.78 |
| I/O            |    <0.001 |       14 |       210 |            6.67 |
| Static Power   |     0.105 |          |           |                 |
| Total          |     0.606 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.485 |       0.466 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.038 |       0.035 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            12.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| bnn_top                                            |     0.501 |
|   inference                                        |     0.496 |
|     layer1_parallel_block[0].dense_layer1_weights  |     0.003 |
|     layer1_parallel_block[10].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[12].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[14].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[16].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[18].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[20].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[22].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[24].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[26].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[28].dense_layer1_weights |     0.001 |
|     layer1_parallel_block[2].dense_layer1_weights  |     0.004 |
|     layer1_parallel_block[30].dense_layer1_weights |     0.002 |
|     layer1_parallel_block[32].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[34].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[36].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[38].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[40].dense_layer1_weights |     0.064 |
|     layer1_parallel_block[42].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[44].dense_layer1_weights |     0.001 |
|     layer1_parallel_block[46].dense_layer1_weights |     0.002 |
|     layer1_parallel_block[48].dense_layer1_weights |     0.002 |
|     layer1_parallel_block[4].dense_layer1_weights  |     0.003 |
|     layer1_parallel_block[50].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[52].dense_layer1_weights |     0.002 |
|     layer1_parallel_block[54].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[56].dense_layer1_weights |     0.005 |
|     layer1_parallel_block[58].dense_layer1_weights |     0.005 |
|     layer1_parallel_block[60].dense_layer1_weights |     0.004 |
|     layer1_parallel_block[62].dense_layer1_weights |     0.003 |
|     layer1_parallel_block[6].dense_layer1_weights  |     0.002 |
|     layer1_parallel_block[8].dense_layer1_weights  |     0.002 |
+----------------------------------------------------+-----------+


