###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:52:26 2021
#  Design:            Subsystem
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin Sum10_out3_reg[9]/C 
Endpoint:   Sum10_out3_reg[9]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[9]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.156
  Arrival Time                  5.158
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.001 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |    0.001 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.035 |    0.033 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.037 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.076 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.077 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.126 | 
     | clk__L4_I8/A             |   v   | clk__L3_N2             | INHDX12   | 0.001 |   0.129 |    0.128 | 
     | clk__L4_I8/Q             |   ^   | clk__L4_N8             | INHDX12   | 0.058 |   0.187 |    0.185 | 
     | Sum10_out3_reg[9]/C      |   ^   | clk__L4_N8             | SDFRQHDX1 | 0.005 |   0.192 |    0.191 | 
     | Sum10_out3_reg[9]/Q      |   ^   | Sum10_out3[9]          | SDFRQHDX1 | 0.251 |   0.443 |    0.442 | 
     | FE_PHC28_Sum10_out3_9_/A |   ^   | Sum10_out3[9]          | DLY8HDX1  | 0.000 |   0.443 |    0.442 | 
     | FE_PHC28_Sum10_out3_9_/Q |   ^   | FE_PHN28_Sum10_out3_9_ | DLY8HDX1  | 4.714 |   5.158 |    5.156 | 
     | Sum10_out3_reg[9]/SD     |   ^   | FE_PHN28_Sum10_out3_9_ | SDFRQHDX1 | 0.000 |   5.158 |    5.156 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.001 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.004 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.036 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.040 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.079 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.080 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.129 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12   | 0.001 |   0.129 |    0.130 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12   | 0.058 |   0.186 |    0.188 | 
     | Sum10_out3_reg[9]/C |   ^   | clk__L4_N8 | SDFRQHDX1 | 0.005 |   0.192 |    0.193 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Sum10_out3_reg[4]/C 
Endpoint:   Sum10_out3_reg[4]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[4]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.037
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.156
  Arrival Time                  5.164
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.008 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.005 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.027 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.031 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.070 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.071 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.120 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |    0.122 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.181 | 
     | Sum10_out3_reg[4]/C      |   ^   | clk__L4_N6             | SDFRQHDX1 | 0.004 |   0.192 |    0.185 | 
     | Sum10_out3_reg[4]/Q      |   ^   | Sum10_out3[4]          | SDFRQHDX1 | 0.247 |   0.440 |    0.432 | 
     | FE_PHC23_Sum10_out3_4_/A |   ^   | Sum10_out3[4]          | DLY8HDX1  | 0.000 |   0.440 |    0.432 | 
     | FE_PHC23_Sum10_out3_4_/Q |   ^   | FE_PHN23_Sum10_out3_4_ | DLY8HDX1  | 4.724 |   5.164 |    5.156 | 
     | Sum10_out3_reg[4]/SD     |   ^   | FE_PHN23_Sum10_out3_4_ | SDFRQHDX1 | 0.000 |   5.164 |    5.156 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.008 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.010 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.042 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.046 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.085 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.086 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.135 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.137 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.196 | 
     | Sum10_out3_reg[4]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.004 |   0.192 |    0.200 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Sum10_out3_reg[16]/C 
Endpoint:   Sum10_out3_reg[16]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[16]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.191
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.153
  Arrival Time                  5.162
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.009 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.007 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.035 |    0.026 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0              | INHDX12   | 0.003 |   0.037 |    0.028 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0              | INHDX12   | 0.038 |   0.075 |    0.066 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0              | INHDX12   | 0.002 |   0.076 |    0.067 | 
     | clk__L3_I0/Q              |   v   | clk__L3_N0              | INHDX12   | 0.050 |   0.127 |    0.118 | 
     | clk__L4_I2/A              |   v   | clk__L3_N0              | INHDX12   | 0.004 |   0.131 |    0.122 | 
     | clk__L4_I2/Q              |   ^   | clk__L4_N2              | INHDX12   | 0.059 |   0.189 |    0.180 | 
     | Sum10_out3_reg[16]/C      |   ^   | clk__L4_N2              | SDFRQHDX4 | 0.002 |   0.191 |    0.182 | 
     | Sum10_out3_reg[16]/Q      |   ^   | Sum10_out3[16]          | SDFRQHDX4 | 0.270 |   0.461 |    0.452 | 
     | FE_PHC61_Sum10_out3_16_/A |   ^   | Sum10_out3[16]          | DLY8HDX1  | 0.000 |   0.461 |    0.452 | 
     | FE_PHC61_Sum10_out3_16_/Q |   ^   | FE_PHN61_Sum10_out3_16_ | DLY8HDX1  | 4.701 |   5.162 |    5.153 | 
     | Sum10_out3_reg[16]/SD     |   ^   | FE_PHN61_Sum10_out3_16_ | SDFRQHDX4 | 0.000 |   5.162 |    5.153 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.009 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.011 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.043 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.037 |    0.046 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.038 |   0.075 |    0.084 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.076 |    0.085 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.050 |   0.127 |    0.136 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.004 |   0.131 |    0.139 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.059 |   0.189 |    0.198 | 
     | Sum10_out3_reg[16]/C |   ^   | clk__L4_N2 | SDFRQHDX4 | 0.002 |   0.191 |    0.200 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Sum10_out3_reg[15]/C 
Endpoint:   Sum10_out3_reg[15]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[15]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.156
  Arrival Time                  5.166
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.010 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.008 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |    0.024 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0              | INHDX12   | 0.003 |   0.037 |    0.027 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0              | INHDX12   | 0.038 |   0.075 |    0.065 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0              | INHDX12   | 0.002 |   0.076 |    0.066 | 
     | clk__L3_I0/Q              |   v   | clk__L3_N0              | INHDX12   | 0.050 |   0.127 |    0.117 | 
     | clk__L4_I2/A              |   v   | clk__L3_N0              | INHDX12   | 0.004 |   0.130 |    0.120 | 
     | clk__L4_I2/Q              |   ^   | clk__L4_N2              | INHDX12   | 0.059 |   0.189 |    0.179 | 
     | Sum10_out3_reg[15]/C      |   ^   | clk__L4_N2              | SDFRQHDX4 | 0.005 |   0.194 |    0.184 | 
     | Sum10_out3_reg[15]/Q      |   ^   | Sum10_out3[15]          | SDFRQHDX4 | 0.271 |   0.465 |    0.455 | 
     | FE_PHC55_Sum10_out3_15_/A |   ^   | Sum10_out3[15]          | DLY8HDX1  | 0.000 |   0.465 |    0.455 | 
     | FE_PHC55_Sum10_out3_15_/Q |   ^   | FE_PHN55_Sum10_out3_15_ | DLY8HDX1  | 4.701 |   5.166 |    5.156 | 
     | Sum10_out3_reg[15]/SD     |   ^   | FE_PHN55_Sum10_out3_15_ | SDFRQHDX4 | 0.000 |   5.166 |    5.156 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.010 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.012 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.045 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.037 |    0.047 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.038 |   0.075 |    0.085 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.076 |    0.087 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.050 |   0.127 |    0.137 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.004 |   0.131 |    0.141 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.059 |   0.189 |    0.200 | 
     | Sum10_out3_reg[15]/C |   ^   | clk__L4_N2 | SDFRQHDX4 | 0.005 |   0.194 |    0.204 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Sum10_out3_reg[0]/C 
Endpoint:   Sum10_out3_reg[0]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.153
  Arrival Time                  5.167
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.013 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.011 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.021 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.025 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.064 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.065 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.114 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |    0.116 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.175 | 
     | Sum10_out3_reg[0]/C      |   ^   | clk__L4_N6             | SDFRQHDX2 | 0.004 |   0.192 |    0.179 | 
     | Sum10_out3_reg[0]/Q      |   ^   | Sum10_out3[0]          | SDFRQHDX2 | 0.240 |   0.433 |    0.419 | 
     | FE_PHC19_Sum10_out3_0_/A |   ^   | Sum10_out3[0]          | DLY8HDX1  | 0.000 |   0.433 |    0.419 | 
     | FE_PHC19_Sum10_out3_0_/Q |   ^   | FE_PHN19_Sum10_out3_0_ | DLY8HDX1  | 4.734 |   5.167 |    5.153 | 
     | Sum10_out3_reg[0]/SD     |   ^   | FE_PHN19_Sum10_out3_0_ | SDFRQHDX2 | 0.000 |   5.167 |    5.153 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.013 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.016 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.048 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.052 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.091 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.092 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.141 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.143 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.202 | 
     | Sum10_out3_reg[0]/C |   ^   | clk__L4_N6 | SDFRQHDX2 | 0.004 |   0.192 |    0.206 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Sum10_out3_reg[14]/C 
Endpoint:   Sum10_out3_reg[14]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[14]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.156
  Arrival Time                  5.173
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.017 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.015 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.035 |    0.017 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0              | INHDX12   | 0.003 |   0.037 |    0.020 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0              | INHDX12   | 0.038 |   0.075 |    0.058 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0              | INHDX12   | 0.002 |   0.076 |    0.059 | 
     | clk__L3_I0/Q              |   v   | clk__L3_N0              | INHDX12   | 0.050 |   0.127 |    0.110 | 
     | clk__L4_I2/A              |   v   | clk__L3_N0              | INHDX12   | 0.004 |   0.131 |    0.113 | 
     | clk__L4_I2/Q              |   ^   | clk__L4_N2              | INHDX12   | 0.059 |   0.189 |    0.172 | 
     | Sum10_out3_reg[14]/C      |   ^   | clk__L4_N2              | SDFRQHDX4 | 0.005 |   0.194 |    0.177 | 
     | Sum10_out3_reg[14]/Q      |   ^   | Sum10_out3[14]          | SDFRQHDX4 | 0.274 |   0.468 |    0.451 | 
     | FE_PHC53_Sum10_out3_14_/A |   ^   | Sum10_out3[14]          | DLY8HDX1  | 0.000 |   0.468 |    0.451 | 
     | FE_PHC53_Sum10_out3_14_/Q |   ^   | FE_PHN53_Sum10_out3_14_ | DLY8HDX1  | 4.705 |   5.173 |    5.156 | 
     | Sum10_out3_reg[14]/SD     |   ^   | FE_PHN53_Sum10_out3_14_ | SDFRQHDX4 | 0.000 |   5.173 |    5.156 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.017 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.052 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.037 |    0.054 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.038 |   0.075 |    0.092 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.076 |    0.094 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.050 |   0.127 |    0.144 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.004 |   0.131 |    0.148 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.059 |   0.189 |    0.207 | 
     | Sum10_out3_reg[14]/C |   ^   | clk__L4_N2 | SDFRQHDX4 | 0.005 |   0.194 |    0.211 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Sum10_out3_reg[5]/C 
Endpoint:   Sum10_out3_reg[5]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[5]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.173
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.019 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.017 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.035 |    0.015 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.019 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.058 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.059 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.108 | 
     | clk__L4_I7/A             |   v   | clk__L3_N2             | INHDX12   | 0.000 |   0.128 |    0.109 | 
     | clk__L4_I7/Q             |   ^   | clk__L4_N7             | INHDX12   | 0.057 |   0.185 |    0.166 | 
     | Sum10_out3_reg[5]/C      |   ^   | clk__L4_N7             | SDFRQHDX4 | 0.007 |   0.192 |    0.173 | 
     | Sum10_out3_reg[5]/Q      |   ^   | Sum10_out3[5]          | SDFRQHDX4 | 0.273 |   0.466 |    0.447 | 
     | FE_PHC24_Sum10_out3_5_/A |   ^   | Sum10_out3[5]          | DLY8HDX1  | 0.000 |   0.466 |    0.447 | 
     | FE_PHC24_Sum10_out3_5_/Q |   ^   | FE_PHN24_Sum10_out3_5_ | DLY8HDX1  | 4.707 |   5.173 |    5.154 | 
     | Sum10_out3_reg[5]/SD     |   ^   | FE_PHN24_Sum10_out3_5_ | SDFRQHDX4 | 0.000 |   5.173 |    5.154 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.019 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.021 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.054 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.057 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.097 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.097 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.147 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.128 |    0.147 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.057 |   0.185 |    0.204 | 
     | Sum10_out3_reg[5]/C |   ^   | clk__L4_N7 | SDFRQHDX4 | 0.007 |   0.192 |    0.211 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Sum10_out3_reg[11]/C 
Endpoint:   Sum10_out3_reg[11]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[11]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.173
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.019 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.017 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |    0.015 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.038 |    0.019 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.077 |    0.058 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.078 |    0.059 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.128 |    0.108 | 
     | clk__L4_I8/A              |   v   | clk__L3_N2              | INHDX12   | 0.001 |   0.129 |    0.110 | 
     | clk__L4_I8/Q              |   ^   | clk__L4_N8              | INHDX12   | 0.058 |   0.186 |    0.167 | 
     | Sum10_out3_reg[11]/C      |   ^   | clk__L4_N8              | SDFRQHDX4 | 0.006 |   0.192 |    0.173 | 
     | Sum10_out3_reg[11]/Q      |   ^   | Sum10_out3[11]          | SDFRQHDX4 | 0.275 |   0.468 |    0.449 | 
     | FE_PHC30_Sum10_out3_11_/A |   ^   | Sum10_out3[11]          | DLY8HDX1  | 0.000 |   0.468 |    0.449 | 
     | FE_PHC30_Sum10_out3_11_/Q |   ^   | FE_PHN30_Sum10_out3_11_ | DLY8HDX1  | 4.706 |   5.173 |    5.154 | 
     | Sum10_out3_reg[11]/SD     |   ^   | FE_PHN30_Sum10_out3_11_ | SDFRQHDX4 | 0.000 |   5.173 |    5.154 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.019 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.021 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.054 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.057 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.097 | 
     | clk__L3_I2/A         |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.097 | 
     | clk__L3_I2/Q         |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.147 | 
     | clk__L4_I8/A         |   v   | clk__L3_N2 | INHDX12   | 0.001 |   0.129 |    0.148 | 
     | clk__L4_I8/Q         |   ^   | clk__L4_N8 | INHDX12   | 0.058 |   0.186 |    0.206 | 
     | Sum10_out3_reg[11]/C |   ^   | clk__L4_N8 | SDFRQHDX4 | 0.006 |   0.192 |    0.211 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Sum10_out3_reg[6]/C 
Endpoint:   Sum10_out3_reg[6]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[6]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.175
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.021 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.019 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.035 |    0.013 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.017 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.056 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.057 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.107 | 
     | clk__L4_I7/A             |   v   | clk__L3_N2             | INHDX12   | 0.000 |   0.128 |    0.107 | 
     | clk__L4_I7/Q             |   ^   | clk__L4_N7             | INHDX12   | 0.057 |   0.185 |    0.164 | 
     | Sum10_out3_reg[6]/C      |   ^   | clk__L4_N7             | SDFRQHDX4 | 0.007 |   0.192 |    0.171 | 
     | Sum10_out3_reg[6]/Q      |   ^   | Sum10_out3[6]          | SDFRQHDX4 | 0.275 |   0.468 |    0.446 | 
     | FE_PHC25_Sum10_out3_6_/A |   ^   | Sum10_out3[6]          | DLY8HDX1  | 0.000 |   0.468 |    0.446 | 
     | FE_PHC25_Sum10_out3_6_/Q |   ^   | FE_PHN25_Sum10_out3_6_ | DLY8HDX1  | 4.707 |   5.175 |    5.154 | 
     | Sum10_out3_reg[6]/SD     |   ^   | FE_PHN25_Sum10_out3_6_ | SDFRQHDX4 | 0.000 |   5.175 |    5.154 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.021 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.023 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.056 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.059 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.098 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.099 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.149 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.128 |    0.149 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.057 |   0.185 |    0.206 | 
     | Sum10_out3_reg[6]/C |   ^   | clk__L4_N7 | SDFRQHDX4 | 0.007 |   0.192 |    0.213 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Sum10_out3_reg[7]/C 
Endpoint:   Sum10_out3_reg[7]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[7]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.037
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.155
  Arrival Time                  5.179
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.023 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.021 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.011 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.015 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.054 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.055 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.104 | 
     | clk__L4_I7/A             |   v   | clk__L3_N2             | INHDX12   | 0.000 |   0.128 |    0.105 | 
     | clk__L4_I7/Q             |   ^   | clk__L4_N7             | INHDX12   | 0.057 |   0.185 |    0.162 | 
     | Sum10_out3_reg[7]/C      |   ^   | clk__L4_N7             | SDFRQHDX1 | 0.007 |   0.192 |    0.169 | 
     | Sum10_out3_reg[7]/Q      |   ^   | Sum10_out3[7]          | SDFRQHDX1 | 0.253 |   0.445 |    0.422 | 
     | FE_PHC26_Sum10_out3_7_/A |   ^   | Sum10_out3[7]          | DLY8HDX1  | 0.000 |   0.445 |    0.422 | 
     | FE_PHC26_Sum10_out3_7_/Q |   ^   | FE_PHN26_Sum10_out3_7_ | DLY8HDX1  | 4.733 |   5.179 |    5.155 | 
     | Sum10_out3_reg[7]/SD     |   ^   | FE_PHN26_Sum10_out3_7_ | SDFRQHDX1 | 0.000 |   5.179 |    5.155 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.023 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.025 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.058 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.061 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.101 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.101 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.151 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.128 |    0.151 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.057 |   0.185 |    0.208 | 
     | Sum10_out3_reg[7]/C |   ^   | clk__L4_N7 | SDFRQHDX1 | 0.007 |   0.192 |    0.216 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Sum10_out3_reg[10]/C 
Endpoint:   Sum10_out3_reg[10]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[10]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.177
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.022 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |    0.011 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.038 |    0.015 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.077 |    0.054 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.078 |    0.055 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.128 |    0.104 | 
     | clk__L4_I8/A              |   v   | clk__L3_N2              | INHDX12   | 0.001 |   0.129 |    0.105 | 
     | clk__L4_I8/Q              |   ^   | clk__L4_N8              | INHDX12   | 0.058 |   0.186 |    0.163 | 
     | Sum10_out3_reg[10]/C      |   ^   | clk__L4_N8              | SDFRQHDX4 | 0.006 |   0.192 |    0.168 | 
     | Sum10_out3_reg[10]/Q      |   ^   | Sum10_out3[10]          | SDFRQHDX4 | 0.275 |   0.467 |    0.444 | 
     | FE_PHC29_Sum10_out3_10_/A |   ^   | Sum10_out3[10]          | DLY8HDX1  | 0.000 |   0.467 |    0.444 | 
     | FE_PHC29_Sum10_out3_10_/Q |   ^   | FE_PHN29_Sum10_out3_10_ | DLY8HDX1  | 4.710 |   5.177 |    5.154 | 
     | Sum10_out3_reg[10]/SD     |   ^   | FE_PHN29_Sum10_out3_10_ | SDFRQHDX4 | 0.000 |   5.177 |    5.154 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.026 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.058 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.062 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.101 | 
     | clk__L3_I2/A         |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.102 | 
     | clk__L3_I2/Q         |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.151 | 
     | clk__L4_I8/A         |   v   | clk__L3_N2 | INHDX12   | 0.001 |   0.129 |    0.153 | 
     | clk__L4_I8/Q         |   ^   | clk__L4_N8 | INHDX12   | 0.058 |   0.186 |    0.210 | 
     | Sum10_out3_reg[10]/C |   ^   | clk__L4_N8 | SDFRQHDX4 | 0.006 |   0.192 |    0.216 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Sum10_out3_reg[8]/C 
Endpoint:   Sum10_out3_reg[8]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[8]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.178
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.022 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.011 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.014 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.053 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.054 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.104 | 
     | clk__L4_I8/A             |   v   | clk__L3_N2             | INHDX12   | 0.001 |   0.129 |    0.105 | 
     | clk__L4_I8/Q             |   ^   | clk__L4_N8             | INHDX12   | 0.058 |   0.186 |    0.163 | 
     | Sum10_out3_reg[8]/C      |   ^   | clk__L4_N8             | SDFRQHDX4 | 0.006 |   0.192 |    0.168 | 
     | Sum10_out3_reg[8]/Q      |   ^   | Sum10_out3[8]          | SDFRQHDX4 | 0.275 |   0.467 |    0.443 | 
     | FE_PHC27_Sum10_out3_8_/A |   ^   | Sum10_out3[8]          | DLY8HDX1  | 0.000 |   0.467 |    0.443 | 
     | FE_PHC27_Sum10_out3_8_/Q |   ^   | FE_PHN27_Sum10_out3_8_ | DLY8HDX1  | 4.710 |   5.178 |    5.154 | 
     | Sum10_out3_reg[8]/SD     |   ^   | FE_PHN27_Sum10_out3_8_ | SDFRQHDX4 | 0.000 |   5.178 |    5.154 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.026 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.058 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.062 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.101 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.102 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.152 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12   | 0.001 |   0.129 |    0.153 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12   | 0.058 |   0.186 |    0.210 | 
     | Sum10_out3_reg[8]/C |   ^   | clk__L4_N8 | SDFRQHDX4 | 0.006 |   0.192 |    0.216 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Sum10_out3_reg[3]/C 
Endpoint:   Sum10_out3_reg[3]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[3]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.154
  Arrival Time                  5.179
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.023 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.009 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.013 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.052 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.053 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.103 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |    0.105 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.163 | 
     | Sum10_out3_reg[3]/C      |   ^   | clk__L4_N6             | SDFRQHDX4 | 0.004 |   0.192 |    0.167 | 
     | Sum10_out3_reg[3]/Q      |   ^   | Sum10_out3[3]          | SDFRQHDX4 | 0.275 |   0.467 |    0.442 | 
     | FE_PHC22_Sum10_out3_3_/A |   ^   | Sum10_out3[3]          | DLY8HDX1  | 0.000 |   0.467 |    0.442 | 
     | FE_PHC22_Sum10_out3_3_/Q |   ^   | FE_PHN22_Sum10_out3_3_ | DLY8HDX1  | 4.712 |   5.179 |    5.154 | 
     | Sum10_out3_reg[3]/SD     |   ^   | FE_PHN22_Sum10_out3_3_ | SDFRQHDX4 | 0.000 |   5.179 |    5.154 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.025 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.027 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.034 |    0.060 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.063 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.102 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.103 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.153 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.155 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.213 | 
     | Sum10_out3_reg[3]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.004 |   0.192 |    0.217 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Sum10_out3_reg[1]/C 
Endpoint:   Sum10_out3_reg[1]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[1]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.153
  Arrival Time                  5.184
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.031 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.029 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |    0.003 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |    0.007 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |    0.046 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |    0.047 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.096 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |    0.098 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.157 | 
     | Sum10_out3_reg[1]/C      |   ^   | clk__L4_N6             | SDFRQHDX4 | 0.004 |   0.192 |    0.161 | 
     | Sum10_out3_reg[1]/Q      |   ^   | Sum10_out3[1]          | SDFRQHDX4 | 0.270 |   0.463 |    0.431 | 
     | FE_PHC20_Sum10_out3_1_/A |   ^   | Sum10_out3[1]          | DLY8HDX1  | 0.000 |   0.463 |    0.431 | 
     | FE_PHC20_Sum10_out3_1_/Q |   ^   | FE_PHN20_Sum10_out3_1_ | DLY8HDX1  | 4.722 |   5.184 |    5.153 | 
     | Sum10_out3_reg[1]/SD     |   ^   | FE_PHN20_Sum10_out3_1_ | SDFRQHDX4 | 0.000 |   5.184 |    5.153 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.031 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.034 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.066 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.070 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.109 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.110 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.159 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.161 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.220 | 
     | Sum10_out3_reg[1]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.004 |   0.192 |    0.224 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Sum10_out3_reg[2]/C 
Endpoint:   Sum10_out3_reg[2]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[2]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.164
  Arrival Time                  5.215
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.052 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.049 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.034 |   -0.017 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0              | INHDX12   | 0.004 |   0.038 |   -0.013 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1              | INHDX12   | 0.039 |   0.077 |    0.026 | 
     | clk__L3_I2/A              |   ^   | clk__L2_N1              | INHDX12   | 0.001 |   0.078 |    0.027 | 
     | clk__L3_I2/Q              |   v   | clk__L3_N2              | INHDX12   | 0.049 |   0.128 |    0.076 | 
     | clk__L4_I6/A              |   v   | clk__L3_N2              | INHDX12   | 0.002 |   0.130 |    0.078 | 
     | clk__L4_I6/Q              |   ^   | clk__L4_N6              | INHDX12   | 0.059 |   0.188 |    0.137 | 
     | Sum10_out3_reg[2]/C       |   ^   | clk__L4_N6              | SDFRQHDX1 | 0.004 |   0.192 |    0.141 | 
     | Sum10_out3_reg[2]/Q       |   ^   | Sum10_out3[2]           | SDFRQHDX1 | 0.239 |   0.432 |    0.380 | 
     | FE_PHC21_Sum10_out3_2_/A  |   ^   | Sum10_out3[2]           | DLY8HDX1  | 0.000 |   0.432 |    0.380 | 
     | FE_PHC21_Sum10_out3_2_/Q  |   ^   | FE_PHN21_Sum10_out3_2_  | DLY8HDX1  | 4.705 |   5.137 |    5.085 | 
     | FE_PHC377_Sum10_out3_2_/A |   ^   | FE_PHN21_Sum10_out3_2_  | BUHDX2    | 0.000 |   5.137 |    5.085 | 
     | FE_PHC377_Sum10_out3_2_/Q |   ^   | FE_PHN377_Sum10_out3_2_ | BUHDX2    | 0.078 |   5.215 |    5.164 | 
     | Sum10_out3_reg[2]/SD      |   ^   | FE_PHN377_Sum10_out3_2_ | SDFRQHDX1 | 0.000 |   5.215 |    5.164 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.052 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.054 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.086 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.090 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.129 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.130 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.179 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.130 |    0.181 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.059 |   0.188 |    0.240 | 
     | Sum10_out3_reg[2]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.004 |   0.192 |    0.244 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Sum3_out1_reg[0]/C 
Endpoint:   Sum3_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.196
  Arrival Time                  5.266
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |   -0.070 | 
     | clk__L1_I0/A             |   ^   | clk                | INHDX12   | 0.002 |   0.002 |   -0.068 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0         | INHDX12   | 0.032 |   0.034 |   -0.036 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0         | INHDX12   | 0.003 |   0.037 |   -0.033 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0         | INHDX12   | 0.038 |   0.075 |    0.005 | 
     | clk__L3_I1/A             |   ^   | clk__L2_N0         | INHDX12   | 0.002 |   0.077 |    0.007 | 
     | clk__L3_I1/Q             |   v   | clk__L3_N1         | INHDX12   | 0.049 |   0.125 |    0.055 | 
     | clk__L4_I5/A             |   v   | clk__L3_N1         | INHDX12   | 0.003 |   0.128 |    0.058 | 
     | clk__L4_I5/Q             |   ^   | clk__L4_N5         | INHDX12   | 0.057 |   0.186 |    0.116 | 
     | Product3_out1_2_reg[0]/C |   ^   | clk__L4_N5         | DFRQHDX1  | 0.002 |   0.187 |    0.117 | 
     | Product3_out1_2_reg[0]/Q |   ^   | Product3_out1_2[0] | DFRQHDX1  | 0.216 |   0.403 |    0.333 | 
     | g2130/AN                 |   ^   | Product3_out1_2[0] | NO2I1HDX0 | 0.000 |   0.403 |    0.333 | 
     | g2130/Q                  |   ^   | n_345              | NO2I1HDX0 | 0.154 |   0.557 |    0.487 | 
     | FE_PHC96_n_345/A         |   ^   | n_345              | DLY8HDX1  | 0.000 |   0.557 |    0.487 | 
     | FE_PHC96_n_345/Q         |   ^   | FE_PHN96_n_345     | DLY8HDX1  | 4.708 |   5.266 |    5.196 | 
     | Sum3_out1_reg[0]/D       |   ^   | FE_PHN96_n_345     | DFRQHDX1  | 0.000 |   5.266 |    5.196 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.070 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.072 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.105 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.107 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.145 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.147 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.195 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.129 |    0.199 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.057 |   0.186 |    0.256 | 
     | Sum3_out1_reg[0]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.003 |   0.189 |    0.259 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Sum10_out3_reg[13]/C 
Endpoint:   Sum10_out3_reg[13]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[13]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.166
  Arrival Time                  5.240
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk                      |           |       |   0.000 |   -0.074 | 
     | clk__L1_I0/A               |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |   -0.072 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0               | INHDX12   | 0.032 |   0.034 |   -0.040 | 
     | clk__L2_I0/A               |   v   | clk__L1_N0               | INHDX12   | 0.003 |   0.037 |   -0.037 | 
     | clk__L2_I0/Q               |   ^   | clk__L2_N0               | INHDX12   | 0.038 |   0.075 |    0.001 | 
     | clk__L3_I0/A               |   ^   | clk__L2_N0               | INHDX12   | 0.002 |   0.076 |    0.002 | 
     | clk__L3_I0/Q               |   v   | clk__L3_N0               | INHDX12   | 0.050 |   0.127 |    0.052 | 
     | clk__L4_I2/A               |   v   | clk__L3_N0               | INHDX12   | 0.004 |   0.130 |    0.056 | 
     | clk__L4_I2/Q               |   ^   | clk__L4_N2               | INHDX12   | 0.059 |   0.189 |    0.115 | 
     | Sum10_out3_reg[13]/C       |   ^   | clk__L4_N2               | SDFRQHDX1 | 0.005 |   0.194 |    0.120 | 
     | Sum10_out3_reg[13]/Q       |   ^   | Sum10_out3[13]           | SDFRQHDX1 | 0.248 |   0.442 |    0.368 | 
     | FE_PHC36_Sum10_out3_13_/A  |   ^   | Sum10_out3[13]           | DLY8HDX1  | 0.000 |   0.442 |    0.368 | 
     | FE_PHC36_Sum10_out3_13_/Q  |   ^   | FE_PHN36_Sum10_out3_13_  | DLY8HDX1  | 4.717 |   5.159 |    5.085 | 
     | FE_PHC378_Sum10_out3_13_/A |   ^   | FE_PHN36_Sum10_out3_13_  | BUHDX2    | 0.000 |   5.159 |    5.085 | 
     | FE_PHC378_Sum10_out3_13_/Q |   ^   | FE_PHN378_Sum10_out3_13_ | BUHDX2    | 0.081 |   5.240 |    5.166 | 
     | Sum10_out3_reg[13]/SD      |   ^   | FE_PHN378_Sum10_out3_13_ | SDFRQHDX1 | 0.000 |   5.240 |    5.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.074 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.076 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.109 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.003 |   0.037 |    0.111 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.038 |   0.075 |    0.149 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.002 |   0.076 |    0.151 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.050 |   0.127 |    0.201 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.004 |   0.131 |    0.205 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.059 |   0.189 |    0.264 | 
     | Sum10_out3_reg[13]/C |   ^   | clk__L4_N2 | SDFRQHDX1 | 0.005 |   0.194 |    0.269 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Sum10_out3_reg[12]/C 
Endpoint:   Sum10_out3_reg[12]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[12]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.192
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.163
  Arrival Time                  5.243
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk                      |           |       |   0.000 |   -0.080 | 
     | clk__L1_I0/A               |   ^   | clk                      | INHDX12   | 0.002 |   0.002 |   -0.077 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0               | INHDX12   | 0.032 |   0.034 |   -0.045 | 
     | clk__L2_I1/A               |   v   | clk__L1_N0               | INHDX12   | 0.004 |   0.038 |   -0.041 | 
     | clk__L2_I1/Q               |   ^   | clk__L2_N1               | INHDX12   | 0.039 |   0.077 |   -0.002 | 
     | clk__L3_I2/A               |   ^   | clk__L2_N1               | INHDX12   | 0.001 |   0.078 |   -0.001 | 
     | clk__L3_I2/Q               |   v   | clk__L3_N2               | INHDX12   | 0.049 |   0.128 |    0.048 | 
     | clk__L4_I8/A               |   v   | clk__L3_N2               | INHDX12   | 0.001 |   0.129 |    0.049 | 
     | clk__L4_I8/Q               |   ^   | clk__L4_N8               | INHDX12   | 0.058 |   0.186 |    0.107 | 
     | Sum10_out3_reg[12]/C       |   ^   | clk__L4_N8               | SDFRQHDX1 | 0.005 |   0.192 |    0.112 | 
     | Sum10_out3_reg[12]/Q       |   ^   | Sum10_out3[12]           | SDFRQHDX1 | 0.246 |   0.438 |    0.359 | 
     | FE_PHC31_Sum10_out3_12_/A  |   ^   | Sum10_out3[12]           | DLY8HDX1  | 0.000 |   0.438 |    0.359 | 
     | FE_PHC31_Sum10_out3_12_/Q  |   ^   | FE_PHN31_Sum10_out3_12_  | DLY8HDX1  | 4.723 |   5.161 |    5.081 | 
     | FE_PHC379_Sum10_out3_12_/A |   ^   | FE_PHN31_Sum10_out3_12_  | BUHDX2    | 0.000 |   5.161 |    5.081 | 
     | FE_PHC379_Sum10_out3_12_/Q |   ^   | FE_PHN379_Sum10_out3_12_ | BUHDX2    | 0.082 |   5.243 |    5.163 | 
     | Sum10_out3_reg[12]/SD      |   ^   | FE_PHN379_Sum10_out3_12_ | SDFRQHDX1 | 0.000 |   5.243 |    5.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.080 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.002 |   0.002 |    0.082 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.032 |   0.035 |    0.114 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.038 |    0.118 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | INHDX12   | 0.039 |   0.077 |    0.157 | 
     | clk__L3_I2/A         |   ^   | clk__L2_N1 | INHDX12   | 0.001 |   0.078 |    0.158 | 
     | clk__L3_I2/Q         |   v   | clk__L3_N2 | INHDX12   | 0.049 |   0.128 |    0.207 | 
     | clk__L4_I8/A         |   v   | clk__L3_N2 | INHDX12   | 0.001 |   0.129 |    0.209 | 
     | clk__L4_I8/Q         |   ^   | clk__L4_N8 | INHDX12   | 0.058 |   0.187 |    0.266 | 
     | Sum10_out3_reg[12]/C |   ^   | clk__L4_N8 | SDFRQHDX1 | 0.005 |   0.192 |    0.272 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Sum5_out1_reg[0]/C 
Endpoint:   Sum5_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product5_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.188
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.195
  Arrival Time                  5.276
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |   -0.082 | 
     | clk__L1_I0/A             |   ^   | clk                | INHDX12   | 0.002 |   0.002 |   -0.080 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0         | INHDX12   | 0.032 |   0.034 |   -0.047 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0         | INHDX12   | 0.003 |   0.037 |   -0.045 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0         | INHDX12   | 0.038 |   0.075 |   -0.007 | 
     | clk__L3_I1/A             |   ^   | clk__L2_N0         | INHDX12   | 0.002 |   0.077 |   -0.005 | 
     | clk__L3_I1/Q             |   v   | clk__L3_N1         | INHDX12   | 0.049 |   0.125 |    0.043 | 
     | clk__L4_I5/A             |   v   | clk__L3_N1         | INHDX12   | 0.003 |   0.128 |    0.046 | 
     | clk__L4_I5/Q             |   ^   | clk__L4_N5         | INHDX12   | 0.057 |   0.186 |    0.104 | 
     | Product5_out1_2_reg[0]/C |   ^   | clk__L4_N5         | DFRQHDX1  | 0.002 |   0.188 |    0.106 | 
     | Product5_out1_2_reg[0]/Q |   ^   | Product5_out1_2[0] | DFRQHDX1  | 0.220 |   0.408 |    0.327 | 
     | g2131/AN                 |   ^   | Product5_out1_2[0] | NO2I1HDX0 | 0.000 |   0.408 |    0.327 | 
     | g2131/Q                  |   ^   | n_344              | NO2I1HDX0 | 0.158 |   0.567 |    0.485 | 
     | FE_PHC97_n_344/A         |   ^   | n_344              | DLY8HDX1  | 0.000 |   0.567 |    0.485 | 
     | FE_PHC97_n_344/Q         |   ^   | FE_PHN97_n_344     | DLY8HDX1  | 4.710 |   5.276 |    5.195 | 
     | Sum5_out1_reg[0]/D       |   ^   | FE_PHN97_n_344     | DFRQHDX1  | 0.000 |   5.276 |    5.195 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.082 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.084 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.116 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.119 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.157 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.158 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.207 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.210 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.267 | 
     | Sum5_out1_reg[0]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.188 |    0.270 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Sum7_out1_reg[0]/C 
Endpoint:   Sum7_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.187
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.194
  Arrival Time                  5.288
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |   -0.094 | 
     | clk__L1_I0/A       |   ^   | clk            | INHDX12   | 0.002 |   0.002 |   -0.092 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0     | INHDX12   | 0.032 |   0.035 |   -0.060 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0     | INHDX12   | 0.003 |   0.037 |   -0.057 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0     | INHDX12   | 0.038 |   0.075 |   -0.019 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0     | INHDX12   | 0.002 |   0.077 |   -0.018 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1     | INHDX12   | 0.049 |   0.125 |    0.031 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1     | INHDX12   | 0.003 |   0.128 |    0.034 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5     | INHDX12   | 0.057 |   0.186 |    0.091 | 
     | Sum6_out1_reg[0]/C |   ^   | clk__L4_N5     | DFRQHDX1  | 0.002 |   0.187 |    0.093 | 
     | Sum6_out1_reg[0]/Q |   ^   | Sum6_out1[0]   | DFRQHDX1  | 0.218 |   0.405 |    0.311 | 
     | g2132/AN           |   ^   | Sum6_out1[0]   | NO2I1HDX0 | 0.000 |   0.405 |    0.311 | 
     | g2132/Q            |   ^   | n_343          | NO2I1HDX0 | 0.159 |   0.564 |    0.470 | 
     | FE_PHC99_n_343/A   |   ^   | n_343          | DLY8HDX1  | 0.000 |   0.564 |    0.470 | 
     | FE_PHC99_n_343/Q   |   ^   | FE_PHN99_n_343 | DLY8HDX1  | 4.724 |   5.288 |    5.194 | 
     | Sum7_out1_reg[0]/D |   ^   | FE_PHN99_n_343 | DFRQHDX1  | 0.000 |   5.288 |    5.194 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.094 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.096 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.129 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.131 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.169 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.171 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.219 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.222 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.280 | 
     | Sum7_out1_reg[0]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.187 |    0.282 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Out1_reg[0]/C 
Endpoint:   Out1_reg[0]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.306
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.106 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.103 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |   -0.071 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |   -0.067 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |   -0.028 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |   -0.027 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |    0.022 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |    0.024 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.083 | 
     | Sum10_out3_reg[0]/C      |   ^   | clk__L4_N6             | SDFRQHDX2 | 0.004 |   0.192 |    0.087 | 
     | Sum10_out3_reg[0]/Q      |   ^   | Sum10_out3[0]          | SDFRQHDX2 | 0.240 |   0.433 |    0.327 | 
     | FE_PHC19_Sum10_out3_0_/A |   ^   | Sum10_out3[0]          | DLY8HDX1  | 0.000 |   0.433 |    0.327 | 
     | FE_PHC19_Sum10_out3_0_/Q |   ^   | FE_PHN19_Sum10_out3_0_ | DLY8HDX1  | 4.734 |   5.167 |    5.061 | 
     | g2664/AN                 |   ^   | FE_PHN19_Sum10_out3_0_ | NO2I1HDX1 | 0.000 |   5.167 |    5.061 | 
     | g2664/Q                  |   ^   | n_128                  | NO2I1HDX1 | 0.139 |   5.306 |    5.200 | 
     | Out1_reg[0]/D            |   ^   | n_128                  | DFRQHDX1  | 0.000 |   5.306 |    5.200 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.106 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.108 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.140 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.144 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.183 | 
     | clk__L3_I2/A  |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.184 | 
     | clk__L3_I2/Q  |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.233 | 
     | clk__L4_I6/A  |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.130 |    0.235 | 
     | clk__L4_I6/Q  |   ^   | clk__L4_N6 | INHDX12  | 0.059 |   0.188 |    0.294 | 
     | Out1_reg[0]/C |   ^   | clk__L4_N6 | DFRQHDX1 | 0.004 |   0.193 |    0.298 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Sum9_out1_reg[1]/C 
Endpoint:   Sum9_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.197
  Arrival Time                  5.317
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |   -0.120 | 
     | clk__L1_I0/A       |   ^   | clk            | INHDX12   | 0.002 |   0.002 |   -0.117 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0     | INHDX12   | 0.032 |   0.035 |   -0.085 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0     | INHDX12   | 0.004 |   0.038 |   -0.081 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1     | INHDX12   | 0.039 |   0.077 |   -0.042 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1     | INHDX12   | 0.001 |   0.078 |   -0.041 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2     | INHDX12   | 0.049 |   0.128 |    0.008 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2     | INHDX12   | 0.000 |   0.128 |    0.008 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7     | INHDX12   | 0.057 |   0.185 |    0.065 | 
     | Sum8_out1_reg[1]/C |   ^   | clk__L4_N7     | DFRQHDX1  | 0.004 |   0.189 |    0.070 | 
     | Sum8_out1_reg[1]/Q |   ^   | Sum8_out1[1]   | DFRQHDX1  | 0.220 |   0.409 |    0.290 | 
     | g2134/AN           |   ^   | Sum8_out1[1]   | NO2I1HDX0 | 0.000 |   0.409 |    0.290 | 
     | g2134/Q            |   ^   | n_341          | NO2I1HDX0 | 0.180 |   0.590 |    0.470 | 
     | FE_PHC98_n_341/A   |   ^   | n_341          | DLY8HDX1  | 0.000 |   0.590 |    0.470 | 
     | FE_PHC98_n_341/Q   |   ^   | FE_PHN98_n_341 | DLY8HDX1  | 4.727 |   5.317 |    5.197 | 
     | Sum9_out1_reg[1]/D |   ^   | FE_PHN98_n_341 | DFRQHDX1  | 0.000 |   5.317 |    5.197 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.120 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.122 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.154 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.158 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.197 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.198 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.247 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.128 |    0.247 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.057 |   0.185 |    0.305 | 
     | Sum9_out1_reg[1]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.005 |   0.190 |    0.310 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Product1_out1_2_reg[5]/C 
Endpoint:   Product1_out1_2_reg[5]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[18]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.326
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.123 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.090 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.086 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.047 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.046 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |    0.004 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.132 |    0.007 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.061 |   0.193 |    0.068 | 
     | Product1_out1_1_reg[18]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.001 |   0.194 |    0.070 | 
     | Product1_out1_1_reg[18]/Q |   ^   | Product1_out1_1[18] | DFRQHDX1  | 0.223 |   0.417 |    0.293 | 
     | g2032/B                   |   ^   | Product1_out1_1[18] | HAHDX0    | 0.000 |   0.417 |    0.293 | 
     | g2032/S                   |   ^   | n_442               | HAHDX0    | 0.111 |   0.528 |    0.404 | 
     | g2027/AN                  |   ^   | n_442               | NO2I1HDX1 | 0.000 |   0.528 |    0.404 | 
     | g2027/Q                   |   ^   | n_447               | NO2I1HDX1 | 0.108 |   0.636 |    0.511 | 
     | FE_PHC101_n_447/A         |   ^   | n_447               | DLY8HDX1  | 0.000 |   0.636 |    0.511 | 
     | FE_PHC101_n_447/Q         |   ^   | FE_PHN101_n_447     | DLY8HDX1  | 4.690 |   5.326 |    5.201 | 
     | Product1_out1_2_reg[5]/D  |   ^   | FE_PHN101_n_447     | DFRQHDX1  | 0.000 |   5.326 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.125 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.127 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.159 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.163 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.202 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.204 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.254 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.257 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.318 | 
     | Product1_out1_2_reg[5]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.194 |    0.319 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Product1_out1_2_reg[6]/C 
Endpoint:   Product1_out1_2_reg[6]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[19]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.328
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.127 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.125 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.092 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.089 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.049 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.048 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |    0.002 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.133 |    0.006 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.057 |   0.190 |    0.064 | 
     | Product1_out1_1_reg[19]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.002 |   0.193 |    0.066 | 
     | Product1_out1_1_reg[19]/Q |   ^   | Product1_out1_1[19] | DFRQHDX1  | 0.223 |   0.416 |    0.289 | 
     | g2017/B                   |   ^   | Product1_out1_1[19] | HAHDX0    | 0.000 |   0.416 |    0.289 | 
     | g2017/S                   |   ^   | n_457               | HAHDX0    | 0.112 |   0.528 |    0.401 | 
     | g2012/AN                  |   ^   | n_457               | NO2I1HDX1 | 0.000 |   0.528 |    0.401 | 
     | g2012/Q                   |   ^   | n_462               | NO2I1HDX1 | 0.109 |   0.637 |    0.510 | 
     | FE_PHC104_n_462/A         |   ^   | n_462               | DLY8HDX1  | 0.000 |   0.637 |    0.510 | 
     | FE_PHC104_n_462/Q         |   ^   | FE_PHN104_n_462     | DLY8HDX1  | 4.692 |   5.328 |    5.201 | 
     | Product1_out1_2_reg[6]/D  |   ^   | FE_PHN104_n_462     | DFRQHDX1  | 0.000 |   5.328 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.127 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.129 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.161 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.165 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.204 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.206 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.256 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.259 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.320 | 
     | Product1_out1_2_reg[6]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.194 |    0.321 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Out1_reg[16]/C 
Endpoint:   Out1_reg[16]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[16]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.202
  Arrival Time                  5.336
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |           |       |   0.000 |   -0.134 | 
     | clk__L1_I0/A              |   ^   | clk                     | INHDX12   | 0.002 |   0.002 |   -0.132 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | INHDX12   | 0.032 |   0.035 |   -0.100 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0              | INHDX12   | 0.003 |   0.037 |   -0.097 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0              | INHDX12   | 0.038 |   0.075 |   -0.059 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0              | INHDX12   | 0.002 |   0.076 |   -0.058 | 
     | clk__L3_I0/Q              |   v   | clk__L3_N0              | INHDX12   | 0.050 |   0.127 |   -0.007 | 
     | clk__L4_I2/A              |   v   | clk__L3_N0              | INHDX12   | 0.004 |   0.131 |   -0.004 | 
     | clk__L4_I2/Q              |   ^   | clk__L4_N2              | INHDX12   | 0.059 |   0.189 |    0.055 | 
     | Sum10_out3_reg[16]/C      |   ^   | clk__L4_N2              | SDFRQHDX4 | 0.002 |   0.191 |    0.057 | 
     | Sum10_out3_reg[16]/Q      |   ^   | Sum10_out3[16]          | SDFRQHDX4 | 0.270 |   0.461 |    0.327 | 
     | FE_PHC61_Sum10_out3_16_/A |   ^   | Sum10_out3[16]          | DLY8HDX1  | 0.000 |   0.461 |    0.327 | 
     | FE_PHC61_Sum10_out3_16_/Q |   ^   | FE_PHN61_Sum10_out3_16_ | DLY8HDX1  | 4.701 |   5.162 |    5.028 | 
     | g1925/B                   |   ^   | FE_PHN61_Sum10_out3_16_ | EO2HDX1   | 0.000 |   5.162 |    5.028 | 
     | g1925/Q                   |   v   | n_543                   | EO2HDX1   | 0.094 |   5.256 |    5.122 | 
     | g1921/A                   |   v   | n_543                   | NO2HDX1   | 0.000 |   5.256 |    5.122 | 
     | g1921/Q                   |   ^   | n_546                   | NO2HDX1   | 0.080 |   5.336 |    5.202 | 
     | Out1_reg[16]/D            |   ^   | n_546                   | DFRQHDX1  | 0.000 |   5.336 |    5.202 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.134 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.136 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.169 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.171 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.209 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.210 | 
     | clk__L3_I0/Q   |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.261 | 
     | clk__L4_I2/A   |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.131 |    0.265 | 
     | clk__L4_I2/Q   |   ^   | clk__L4_N2 | INHDX12  | 0.059 |   0.189 |    0.323 | 
     | Out1_reg[16]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.005 |   0.195 |    0.329 | 
     +-----------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Out1_reg[1]/C 
Endpoint:   Out1_reg[1]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.337
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |       |                        |           |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |           |       |   0.000 |   -0.137 | 
     | clk__L1_I0/A             |   ^   | clk                    | INHDX12   | 0.002 |   0.002 |   -0.135 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | INHDX12   | 0.032 |   0.034 |   -0.103 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0             | INHDX12   | 0.004 |   0.038 |   -0.099 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1             | INHDX12   | 0.039 |   0.077 |   -0.060 | 
     | clk__L3_I2/A             |   ^   | clk__L2_N1             | INHDX12   | 0.001 |   0.078 |   -0.059 | 
     | clk__L3_I2/Q             |   v   | clk__L3_N2             | INHDX12   | 0.049 |   0.128 |   -0.010 | 
     | clk__L4_I6/A             |   v   | clk__L3_N2             | INHDX12   | 0.002 |   0.130 |   -0.008 | 
     | clk__L4_I6/Q             |   ^   | clk__L4_N6             | INHDX12   | 0.059 |   0.188 |    0.051 | 
     | Sum10_out3_reg[0]/C      |   ^   | clk__L4_N6             | SDFRQHDX2 | 0.004 |   0.192 |    0.055 | 
     | Sum10_out3_reg[0]/Q      |   ^   | Sum10_out3[0]          | SDFRQHDX2 | 0.240 |   0.433 |    0.296 | 
     | FE_PHC19_Sum10_out3_0_/A |   ^   | Sum10_out3[0]          | DLY8HDX1  | 0.000 |   0.433 |    0.296 | 
     | FE_PHC19_Sum10_out3_0_/Q |   ^   | FE_PHN19_Sum10_out3_0_ | DLY8HDX1  | 4.734 |   5.167 |    5.030 | 
     | g2459/B                  |   ^   | FE_PHN19_Sum10_out3_0_ | EN2HDX0   | 0.000 |   5.167 |    5.030 | 
     | g2459/Q                  |   v   | n_333                  | EN2HDX0   | 0.086 |   5.253 |    5.116 | 
     | g2126/A                  |   v   | n_333                  | NO2HDX1   | 0.000 |   5.253 |    5.116 | 
     | g2126/Q                  |   ^   | n_349                  | NO2HDX1   | 0.084 |   5.337 |    5.200 | 
     | Out1_reg[1]/D            |   ^   | n_349                  | DFRQHDX1  | 0.000 |   5.337 |    5.200 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.137 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.139 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.172 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.175 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.215 | 
     | clk__L3_I2/A  |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.215 | 
     | clk__L3_I2/Q  |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.265 | 
     | clk__L4_I6/A  |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.130 |    0.267 | 
     | clk__L4_I6/Q  |   ^   | clk__L4_N6 | INHDX12  | 0.059 |   0.188 |    0.326 | 
     | Out1_reg[1]/C |   ^   | clk__L4_N6 | DFRQHDX1 | 0.004 |   0.193 |    0.330 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Product1_out1_2_reg[4]/C 
Endpoint:   Product1_out1_2_reg[4]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[17]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.341
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.139 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.137 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.105 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.101 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.062 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.060 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.010 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.132 |   -0.007 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.061 |   0.193 |    0.054 | 
     | Product1_out1_1_reg[17]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.002 |   0.194 |    0.055 | 
     | Product1_out1_1_reg[17]/Q |   ^   | Product1_out1_1[17] | DFRQHDX1  | 0.224 |   0.418 |    0.279 | 
     | g2047/B                   |   ^   | Product1_out1_1[17] | HAHDX0    | 0.000 |   0.418 |    0.279 | 
     | g2047/S                   |   ^   | n_427               | HAHDX0    | 0.117 |   0.536 |    0.396 | 
     | g2042/AN                  |   ^   | n_427               | NO2I1HDX1 | 0.000 |   0.536 |    0.396 | 
     | g2042/Q                   |   ^   | n_432               | NO2I1HDX1 | 0.110 |   0.646 |    0.507 | 
     | FE_PHC105_n_432/A         |   ^   | n_432               | DLY8HDX1  | 0.000 |   0.646 |    0.507 | 
     | FE_PHC105_n_432/Q         |   ^   | FE_PHN105_n_432     | DLY8HDX1  | 4.695 |   5.341 |    5.201 | 
     | Product1_out1_2_reg[4]/D  |   ^   | FE_PHN105_n_432     | DFRQHDX1  | 0.000 |   5.341 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.139 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.141 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.174 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.178 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.217 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.218 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.268 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.271 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.332 | 
     | Product1_out1_2_reg[4]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.194 |    0.334 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Sum6_out1_reg[22]/C 
Endpoint:   Sum6_out1_reg[22]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.341
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                         |   ^   | clk                       |           |       |   0.000 |   -0.140 | 
     | clk__L1_I0/A                |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |   -0.137 | 
     | clk__L1_I0/Q                |   v   | clk__L1_N0                | INHDX12   | 0.032 |   0.034 |   -0.105 | 
     | clk__L2_I0/A                |   v   | clk__L1_N0                | INHDX12   | 0.003 |   0.037 |   -0.102 | 
     | clk__L2_I0/Q                |   ^   | clk__L2_N0                | INHDX12   | 0.038 |   0.075 |   -0.065 | 
     | clk__L3_I0/A                |   ^   | clk__L2_N0                | INHDX12   | 0.002 |   0.076 |   -0.063 | 
     | clk__L3_I0/Q                |   v   | clk__L3_N0                | INHDX12   | 0.050 |   0.127 |   -0.013 | 
     | clk__L4_I2/A                |   v   | clk__L3_N0                | INHDX12   | 0.004 |   0.130 |   -0.009 | 
     | clk__L4_I2/Q                |   ^   | clk__L4_N2                | INHDX12   | 0.059 |   0.189 |    0.050 | 
     | Sum5_out1_reg[21]/C         |   ^   | clk__L4_N2                | DFRQHDX1  | 0.004 |   0.193 |    0.054 | 
     | Sum5_out1_reg[21]/Q         |   ^   | Sum5_out1[21]             | DFRQHDX1  | 0.245 |   0.439 |    0.299 | 
     | add_129_32/g526/B           |   ^   | Sum5_out1[21]             | CAGHDX1   | 0.000 |   0.439 |    0.299 | 
     | add_129_32/g526/CO          |   ^   | add_129_32/FE_PHN93_n_964 | CAGHDX1   | 0.115 |   0.554 |    0.414 | 
     | add_129_32/FE_PHC93_n_964/A |   ^   | add_129_32/FE_PHN93_n_964 | DLY8HDX1  | 0.000 |   0.554 |    0.414 | 
     | add_129_32/FE_PHC93_n_964/Q |   ^   | n_964                     | DLY8HDX1  | 4.678 |   5.232 |    5.092 | 
     | g2701/AN                    |   ^   | n_964                     | NO2I1HDX1 | 0.000 |   5.232 |    5.092 | 
     | g2701/Q                     |   ^   | n_91                      | NO2I1HDX1 | 0.109 |   5.341 |    5.201 | 
     | Sum6_out1_reg[22]/D         |   ^   | n_91                      | DFRQHDX1  | 0.000 |   5.341 |    5.201 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.140 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.142 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.174 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.177 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.215 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.216 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.266 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.130 |    0.270 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.059 |   0.189 |    0.329 | 
     | Sum6_out1_reg[22]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.193 |    0.333 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.340
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                     |       |                |           |       |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk            |           |       |   0.000 |   -0.141 | 
     | clk__L1_I0/A        |   ^   | clk            | INHDX12   | 0.002 |   0.002 |   -0.139 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0     | INHDX12   | 0.032 |   0.034 |   -0.106 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0     | INHDX12   | 0.003 |   0.037 |   -0.104 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0     | INHDX12   | 0.038 |   0.075 |   -0.066 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0     | INHDX12   | 0.002 |   0.076 |   -0.064 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0     | INHDX12   | 0.050 |   0.127 |   -0.014 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0     | INHDX12   | 0.004 |   0.130 |   -0.010 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2     | INHDX12   | 0.059 |   0.189 |    0.049 | 
     | Sum5_out1_reg[21]/C |   ^   | clk__L4_N2     | DFRQHDX1  | 0.004 |   0.193 |    0.053 | 
     | Sum5_out1_reg[21]/Q |   ^   | Sum5_out1[21]  | DFRQHDX1  | 0.245 |   0.439 |    0.298 | 
     | add_129_32/g2/A     |   ^   | Sum5_out1[21]  | EO3HDX1   | 0.000 |   0.439 |    0.298 | 
     | add_129_32/g2/Q     |   ^   | n_965          | EO3HDX1   | 0.111 |   0.549 |    0.408 | 
     | g2753/AN            |   ^   | n_965          | NO2I1HDX1 | 0.000 |   0.549 |    0.408 | 
     | g2753/Q             |   ^   | FE_PHN107_n_39 | NO2I1HDX1 | 0.105 |   0.654 |    0.513 | 
     | FE_PHC107_n_39/A    |   ^   | FE_PHN107_n_39 | DLY8HDX1  | 0.000 |   0.654 |    0.513 | 
     | FE_PHC107_n_39/Q    |   ^   | n_39           | DLY8HDX1  | 4.687 |   5.340 |    5.200 | 
     | Sum6_out1_reg[21]/D |   ^   | n_39           | DFRQHDX1  | 0.000 |   5.340 |    5.200 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.141 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.143 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.175 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.178 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.216 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.217 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.267 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.131 |    0.271 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.059 |   0.189 |    0.330 | 
     | Sum6_out1_reg[21]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.003 |   0.193 |    0.333 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Sum3_out1_reg[1]/C 
Endpoint:   Sum3_out1_reg[1]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[1]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.197
  Arrival Time                  5.339
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |   -0.142 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | INHDX12   | 0.002 |   0.002 |   -0.140 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | INHDX12   | 0.032 |   0.035 |   -0.107 | 
     | clk__L2_I0/A                             |   v   | clk__L1_N0                             | INHDX12   | 0.003 |   0.037 |   -0.105 | 
     | clk__L2_I0/Q                             |   ^   | clk__L2_N0                             | INHDX12   | 0.038 |   0.075 |   -0.067 | 
     | clk__L3_I1/A                             |   ^   | clk__L2_N0                             | INHDX12   | 0.002 |   0.077 |   -0.065 | 
     | clk__L3_I1/Q                             |   v   | clk__L3_N1                             | INHDX12   | 0.049 |   0.125 |   -0.017 | 
     | clk__L4_I5/A                             |   v   | clk__L3_N1                             | INHDX12   | 0.003 |   0.128 |   -0.014 | 
     | clk__L4_I5/Q                             |   ^   | clk__L4_N5                             | INHDX12   | 0.057 |   0.186 |    0.044 | 
     | Product3_out1_2_reg[1]/C                 |   ^   | clk__L4_N5                             | DFRQHDX1  | 0.002 |   0.187 |    0.045 | 
     | Product3_out1_2_reg[1]/Q                 |   ^   | Product3_out1_2[1]                     | DFRQHDX1  | 0.221 |   0.408 |    0.266 | 
     | add_126_35/FE_PHC39_Product3_out1_2_1_/A |   ^   | Product3_out1_2[1]                     | DLY8HDX1  | 0.000 |   0.408 |    0.266 | 
     | add_126_35/FE_PHC39_Product3_out1_2_1_/Q |   ^   | add_126_35/FE_PHN39_Product3_out1_2_1_ | DLY8HDX1  | 4.694 |   5.102 |    4.960 | 
     | add_126_35/g388/A                        |   ^   | add_126_35/FE_PHN39_Product3_out1_2_1_ | HAHDX0    | 0.000 |   5.102 |    4.960 | 
     | add_126_35/g388/S                        |   ^   | n_703                                  | HAHDX0    | 0.139 |   5.241 |    5.099 | 
     | g2496/AN                                 |   ^   | n_703                                  | NO2I1HDX1 | 0.000 |   5.241 |    5.099 | 
     | g2496/Q                                  |   ^   | n_296                                  | NO2I1HDX1 | 0.099 |   5.339 |    5.197 | 
     | Sum3_out1_reg[1]/D                       |   ^   | n_296                                  | DFRQHDX1  | 0.000 |   5.339 |    5.197 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.142 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.144 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.176 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.179 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.217 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.219 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.267 | 
     | clk__L4_I4/A       |   v   | clk__L3_N1 | INHDX12  | 0.004 |   0.129 |    0.271 | 
     | clk__L4_I4/Q       |   ^   | clk__L4_N4 | INHDX12  | 0.057 |   0.186 |    0.328 | 
     | Sum3_out1_reg[1]/C |   ^   | clk__L4_N4 | DFRQHDX1 | 0.004 |   0.190 |    0.332 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Sum4_out1_reg[16]/C 
Endpoint:   Sum4_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.188
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.173
  Arrival Time                  5.322
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk                               |           |       |   0.000 |   -0.149 | 
     | clk__L1_I0/A                        |   ^   | clk                               | INHDX12   | 0.002 |   0.002 |   -0.147 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                        | INHDX12   | 0.032 |   0.034 |   -0.115 | 
     | clk__L2_I0/A                        |   v   | clk__L1_N0                        | INHDX12   | 0.003 |   0.037 |   -0.112 | 
     | clk__L2_I0/Q                        |   ^   | clk__L2_N0                        | INHDX12   | 0.038 |   0.075 |   -0.074 | 
     | clk__L3_I1/A                        |   ^   | clk__L2_N0                        | INHDX12   | 0.002 |   0.077 |   -0.073 | 
     | clk__L3_I1/Q                        |   v   | clk__L3_N1                        | INHDX12   | 0.049 |   0.125 |   -0.024 | 
     | clk__L4_I3/A                        |   v   | clk__L3_N1                        | INHDX12   | 0.005 |   0.130 |   -0.019 | 
     | clk__L4_I3/Q                        |   ^   | clk__L4_N3                        | INHDX12   | 0.058 |   0.188 |    0.039 | 
     | Sum3_out1_reg[9]/C                  |   ^   | clk__L4_N3                        | DFRQHDX1  | 0.001 |   0.189 |    0.040 | 
     | Sum3_out1_reg[9]/Q                  |   ^   | Sum3_out1[9]                      | DFRQHDX1  | 0.226 |   0.415 |    0.266 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/A |   ^   | Sum3_out1[9]                      | BUHDX2    | 0.000 |   0.415 |    0.266 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/Q |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | BUHDX2    | 0.072 |   0.487 |    0.338 | 
     | add_100_36/g465/B                   |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | FAHDX0    | 0.000 |   0.487 |    0.338 | 
     | add_100_36/g465/S                   |   v   | Sum4_add_temp[9]                  | FAHDX0    | 0.302 |   0.789 |    0.639 | 
     | inc_add_127_42_2/g132/B             |   v   | Sum4_add_temp[9]                  | HAHDX0    | 0.000 |   0.789 |    0.639 | 
     | inc_add_127_42_2/g132/CO            |   v   | inc_add_127_42_2/n_16             | HAHDX0    | 0.144 |   0.933 |    0.784 | 
     | inc_add_127_42_2/g131/A             |   v   | inc_add_127_42_2/n_16             | HAHDX0    | 0.000 |   0.933 |    0.784 | 
     | inc_add_127_42_2/g131/CO            |   v   | inc_add_127_42_2/n_18             | HAHDX0    | 0.118 |   1.051 |    0.901 | 
     | inc_add_127_42_2/g130/A             |   v   | inc_add_127_42_2/n_18             | HAHDX0    | 0.000 |   1.051 |    0.901 | 
     | inc_add_127_42_2/g130/CO            |   v   | inc_add_127_42_2/n_20             | HAHDX0    | 0.122 |   1.173 |    1.024 | 
     | inc_add_127_42_2/g129/A             |   v   | inc_add_127_42_2/n_20             | HAHDX0    | 0.000 |   1.173 |    1.024 | 
     | inc_add_127_42_2/g129/CO            |   v   | inc_add_127_42_2/n_22             | HAHDX0    | 0.126 |   1.298 |    1.149 | 
     | inc_add_127_42_2/g128/A             |   v   | inc_add_127_42_2/n_22             | HAHDX0    | 0.000 |   1.298 |    1.149 | 
     | inc_add_127_42_2/g128/CO            |   v   | inc_add_127_42_2/n_24             | HAHDX0    | 0.120 |   1.419 |    1.269 | 
     | inc_add_127_42_2/g127/A             |   v   | inc_add_127_42_2/n_24             | HAHDX0    | 0.000 |   1.419 |    1.269 | 
     | inc_add_127_42_2/g127/CO            |   v   | inc_add_127_42_2/n_26             | HAHDX0    | 0.121 |   1.539 |    1.390 | 
     | inc_add_127_42_2/g126/A             |   v   | inc_add_127_42_2/n_26             | HAHDX0    | 0.000 |   1.539 |    1.390 | 
     | inc_add_127_42_2/g126/CO            |   v   | inc_add_127_42_2/n_28             | HAHDX0    | 0.123 |   1.662 |    1.513 | 
     | inc_add_127_42_2/g125/A             |   v   | inc_add_127_42_2/n_28             | HAHDX0    | 0.000 |   1.662 |    1.513 | 
     | inc_add_127_42_2/g125/CO            |   v   | inc_add_127_42_2/n_30             | HAHDX0    | 0.119 |   1.781 |    1.632 | 
     | inc_add_127_42_2/g124/A             |   v   | inc_add_127_42_2/n_30             | HAHDX0    | 0.000 |   1.781 |    1.632 | 
     | inc_add_127_42_2/g124/S             |   v   | n_1009                            | HAHDX0    | 0.196 |   1.977 |    1.827 | 
     | FE_PHC415_n_1009/A                  |   v   | n_1009                            | DLY1HDX1  | 0.000 |   1.977 |    1.827 | 
     | FE_PHC415_n_1009/Q                  |   v   | FE_PHN458_n_1009                  | DLY1HDX1  | 0.640 |   2.617 |    2.467 | 
     | FE_PHC467_n_1009/A                  |   v   | FE_PHN458_n_1009                  | BUHDX12   | 0.000 |   2.617 |    2.467 | 
     | FE_PHC467_n_1009/Q                  |   v   | FE_PHN467_n_1009                  | BUHDX12   | 0.111 |   2.728 |    2.579 | 
     | FE_PHC485_n_1009/A                  |   v   | FE_PHN467_n_1009                  | BUHDX0    | 0.000 |   2.728 |    2.579 | 
     | FE_PHC485_n_1009/Q                  |   v   | FE_PHN485_n_1009                  | BUHDX0    | 0.078 |   2.806 |    2.657 | 
     | FE_PHC458_n_1009/A                  |   v   | FE_PHN485_n_1009                  | BUHDX0    | 0.000 |   2.806 |    2.657 | 
     | FE_PHC458_n_1009/Q                  |   v   | FE_PHN415_n_1009                  | BUHDX0    | 0.091 |   2.897 |    2.748 | 
     | FE_PHC281_n_1009/A                  |   v   | FE_PHN415_n_1009                  | DLY4HDX1  | 0.000 |   2.897 |    2.748 | 
     | FE_PHC281_n_1009/Q                  |   v   | FE_PHN281_n_1009                  | DLY4HDX1  | 2.270 |   5.167 |    5.018 | 
     | g2473/AN                            |   v   | FE_PHN281_n_1009                  | NO2I1HDX1 | 0.000 |   5.167 |    5.018 | 
     | g2473/Q                             |   v   | n_319                             | NO2I1HDX1 | 0.155 |   5.322 |    5.173 | 
     | Sum4_out1_reg[16]/D                 |   v   | n_319                             | DFRQHDX1  | 0.000 |   5.322 |    5.173 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.149 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.151 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.184 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.186 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.224 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.226 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.274 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.277 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.335 | 
     | Sum4_out1_reg[16]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.188 |    0.337 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Sum6_out1_reg[18]/C 
Endpoint:   Sum6_out1_reg[18]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[18]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.353
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                         |   ^   | clk                       |           |       |   0.000 |   -0.153 | 
     | clk__L1_I0/A                |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |   -0.151 | 
     | clk__L1_I0/Q                |   v   | clk__L1_N0                | INHDX12   | 0.032 |   0.034 |   -0.119 | 
     | clk__L2_I0/A                |   v   | clk__L1_N0                | INHDX12   | 0.003 |   0.037 |   -0.116 | 
     | clk__L2_I0/Q                |   ^   | clk__L2_N0                | INHDX12   | 0.038 |   0.075 |   -0.078 | 
     | clk__L3_I0/A                |   ^   | clk__L2_N0                | INHDX12   | 0.002 |   0.076 |   -0.077 | 
     | clk__L3_I0/Q                |   v   | clk__L3_N0                | INHDX12   | 0.050 |   0.127 |   -0.026 | 
     | clk__L4_I1/A                |   v   | clk__L3_N0                | INHDX12   | 0.003 |   0.130 |   -0.023 | 
     | clk__L4_I1/Q                |   ^   | clk__L4_N1                | INHDX12   | 0.058 |   0.188 |    0.035 | 
     | Sum5_out1_reg[18]/C         |   ^   | clk__L4_N1                | DFRQHDX1  | 0.002 |   0.191 |    0.037 | 
     | Sum5_out1_reg[18]/Q         |   ^   | Sum5_out1[18]             | DFRQHDX1  | 0.235 |   0.425 |    0.272 | 
     | add_129_32/g531/B           |   ^   | Sum5_out1[18]             | FAHDX0    | 0.000 |   0.425 |    0.272 | 
     | add_129_32/g531/S           |   ^   | add_129_32/FE_PHN73_n_968 | FAHDX0    | 0.132 |   0.557 |    0.404 | 
     | add_129_32/FE_PHC73_n_968/A |   ^   | add_129_32/FE_PHN73_n_968 | DLY8HDX1  | 0.000 |   0.557 |    0.404 | 
     | add_129_32/FE_PHC73_n_968/Q |   ^   | n_968                     | DLY8HDX1  | 4.684 |   5.242 |    5.089 | 
     | g2479/AN                    |   ^   | n_968                     | NO2I1HDX1 | 0.000 |   5.242 |    5.089 | 
     | g2479/Q                     |   ^   | n_313                     | NO2I1HDX1 | 0.112 |   5.353 |    5.200 | 
     | Sum6_out1_reg[18]/D         |   ^   | n_313                     | DFRQHDX1  | 0.000 |   5.353 |    5.200 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.153 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.155 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.188 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.190 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.228 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.229 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.280 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.130 |    0.284 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.059 |   0.189 |    0.343 | 
     | Sum6_out1_reg[18]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.003 |   0.193 |    0.346 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Sum5_out1_reg[1]/C 
Endpoint:   Sum5_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum4_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.188
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.195
  Arrival Time                  5.350
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |           |       |  -0.000 |   -0.155 | 
     | clk__L1_I0/A                       |   ^   | clk                              | INHDX12   | 0.002 |   0.002 |   -0.153 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | INHDX12   | 0.032 |   0.034 |   -0.120 | 
     | clk__L2_I0/A                       |   v   | clk__L1_N0                       | INHDX12   | 0.003 |   0.037 |   -0.118 | 
     | clk__L2_I0/Q                       |   ^   | clk__L2_N0                       | INHDX12   | 0.038 |   0.075 |   -0.080 | 
     | clk__L3_I1/A                       |   ^   | clk__L2_N0                       | INHDX12   | 0.002 |   0.077 |   -0.078 | 
     | clk__L3_I1/Q                       |   v   | clk__L3_N1                       | INHDX12   | 0.049 |   0.125 |   -0.030 | 
     | clk__L4_I4/A                       |   v   | clk__L3_N1                       | INHDX12   | 0.004 |   0.129 |   -0.026 | 
     | clk__L4_I4/Q                       |   ^   | clk__L4_N4                       | INHDX12   | 0.057 |   0.186 |    0.031 | 
     | Sum4_out1_reg[0]/C                 |   ^   | clk__L4_N4                       | DFRQHDX1  | 0.003 |   0.189 |    0.034 | 
     | Sum4_out1_reg[0]/Q                 |   ^   | Sum4_out1[0]                     | DFRQHDX1  | 0.227 |   0.416 |    0.261 | 
     | add_128_36/FE_PHC32_Sum4_out1_0_/A |   ^   | Sum4_out1[0]                     | DLY8HDX1  | 0.000 |   0.416 |    0.261 | 
     | add_128_36/FE_PHC32_Sum4_out1_0_/Q |   ^   | add_128_36/FE_PHN32_Sum4_out1_0_ | DLY8HDX1  | 4.700 |   5.116 |    4.961 | 
     | add_128_36/g513/B                  |   ^   | add_128_36/FE_PHN32_Sum4_out1_0_ | HAHDX0    | 0.000 |   5.116 |    4.961 | 
     | add_128_36/g513/S                  |   ^   | n_1007                           | HAHDX0    | 0.132 |   5.248 |    5.093 | 
     | g2750/AN                           |   ^   | n_1007                           | NO2I1HDX1 | 0.000 |   5.248 |    5.093 | 
     | g2750/Q                            |   ^   | n_42                             | NO2I1HDX1 | 0.102 |   5.350 |    5.195 | 
     | Sum5_out1_reg[1]/D                 |   ^   | n_42                             | DFRQHDX1  | 0.000 |   5.350 |    5.195 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.155 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.157 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.189 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.192 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.230 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.232 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.280 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.283 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.341 | 
     | Sum5_out1_reg[1]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.188 |    0.343 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Sum4_out1_reg[7]/C 
Endpoint:   Sum4_out1_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[8]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.187
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.172
  Arrival Time                  5.329
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                         |       |                  |           |       |  Time   |   Time   | 
     |-------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk              |           |       |   0.000 |   -0.156 | 
     | clk__L1_I0/A            |   ^   | clk              | INHDX12   | 0.002 |   0.002 |   -0.154 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0       | INHDX12   | 0.032 |   0.035 |   -0.122 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0       | INHDX12   | 0.003 |   0.037 |   -0.119 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0       | INHDX12   | 0.038 |   0.075 |   -0.081 | 
     | clk__L3_I1/A            |   ^   | clk__L2_N0       | INHDX12   | 0.002 |   0.077 |   -0.080 | 
     | clk__L3_I1/Q            |   v   | clk__L3_N1       | INHDX12   | 0.049 |   0.125 |   -0.031 | 
     | clk__L4_I4/A            |   v   | clk__L3_N1       | INHDX12   | 0.004 |   0.129 |   -0.027 | 
     | clk__L4_I4/Q            |   ^   | clk__L4_N4       | INHDX12   | 0.057 |   0.186 |    0.030 | 
     | Sum3_out1_reg[8]/C      |   ^   | clk__L4_N4       | DFRQHDX1  | 0.004 |   0.191 |    0.034 | 
     | Sum3_out1_reg[8]/Q      |   ^   | Sum3_out1[8]     | DFRQHDX1  | 0.239 |   0.429 |    0.273 | 
     | add_100_36/g466/B       |   ^   | Sum3_out1[8]     | FAHDX0    | 0.000 |   0.429 |    0.273 | 
     | add_100_36/g466/S       |   ^   | Sum4_add_temp[8] | FAHDX0    | 0.185 |   0.614 |    0.458 | 
     | inc_add_127_42_2/g133/B |   ^   | Sum4_add_temp[8] | HAHDX0    | 0.000 |   0.614 |    0.458 | 
     | inc_add_127_42_2/g133/S |   v   | n_1018           | HAHDX0    | 0.203 |   0.816 |    0.660 | 
     | FE_PHC391_n_1018/A      |   v   | n_1018           | DLY4HDX0  | 0.000 |   0.816 |    0.660 | 
     | FE_PHC391_n_1018/Q      |   v   | FE_PHN391_n_1018 | DLY4HDX0  | 2.014 |   2.831 |    2.674 | 
     | FE_PHC282_n_1018/A      |   v   | FE_PHN391_n_1018 | DLY4HDX1  | 0.000 |   2.831 |    2.674 | 
     | FE_PHC282_n_1018/Q      |   v   | FE_PHN282_n_1018 | DLY4HDX1  | 2.340 |   5.171 |    5.015 | 
     | g2718/AN                |   v   | FE_PHN282_n_1018 | NO2I1HDX1 | 0.000 |   5.171 |    5.015 | 
     | g2718/Q                 |   v   | n_74             | NO2I1HDX1 | 0.158 |   5.329 |    5.172 | 
     | Sum4_out1_reg[7]/D      |   v   | n_74             | DFRQHDX1  | 0.000 |   5.329 |    5.172 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.156 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.158 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.191 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.193 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.231 | 
     | clk__L3_I1/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.233 | 
     | clk__L3_I1/Q       |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.281 | 
     | clk__L4_I5/A       |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.284 | 
     | clk__L4_I5/Q       |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.342 | 
     | Sum4_out1_reg[7]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.187 |    0.343 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Sum6_out1_reg[10]/C 
Endpoint:   Sum6_out1_reg[10]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[10]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.189
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.196
  Arrival Time                  5.357
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                     |       |                 |           |       |  Time   |   Time   | 
     |---------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk             |           |       |   0.000 |   -0.160 | 
     | clk__L1_I0/A        |   ^   | clk             | INHDX12   | 0.002 |   0.002 |   -0.158 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0      | INHDX12   | 0.032 |   0.035 |   -0.126 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0      | INHDX12   | 0.003 |   0.037 |   -0.123 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0      | INHDX12   | 0.038 |   0.075 |   -0.085 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0      | INHDX12   | 0.002 |   0.076 |   -0.084 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0      | INHDX12   | 0.050 |   0.127 |   -0.034 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0      | INHDX12   | 0.003 |   0.130 |   -0.030 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1      | INHDX12   | 0.058 |   0.189 |    0.028 | 
     | Sum5_out1_reg[10]/C |   ^   | clk__L4_N1      | DFRQHDX1  | 0.001 |   0.190 |    0.029 | 
     | Sum5_out1_reg[10]/Q |   ^   | Sum5_out1[10]   | DFRQHDX1  | 0.235 |   0.425 |    0.265 | 
     | add_129_32/g539/B   |   ^   | Sum5_out1[10]   | FAHDX0    | 0.000 |   0.425 |    0.265 | 
     | add_129_32/g539/S   |   ^   | n_976           | FAHDX0    | 0.136 |   0.561 |    0.400 | 
     | g2659/AN            |   ^   | n_976           | NO2I1HDX1 | 0.000 |   0.561 |    0.400 | 
     | g2659/Q             |   ^   | n_133           | NO2I1HDX1 | 0.111 |   0.672 |    0.511 | 
     | FE_PHC139_n_133/A   |   ^   | n_133           | DLY8HDX1  | 0.000 |   0.672 |    0.511 | 
     | FE_PHC139_n_133/Q   |   ^   | FE_PHN139_n_133 | DLY8HDX1  | 4.685 |   5.357 |    5.196 | 
     | Sum6_out1_reg[10]/D |   ^   | FE_PHN139_n_133 | DFRQHDX1  | 0.000 |   5.357 |    5.196 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.160 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.163 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.195 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.198 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.235 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.237 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.287 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.003 |   0.130 |    0.290 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.058 |   0.188 |    0.349 | 
     | Sum6_out1_reg[10]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.001 |   0.189 |    0.350 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Sum6_out1_reg[9]/C 
Endpoint:   Sum6_out1_reg[9]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[9]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.187
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.194
  Arrival Time                  5.354
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |   -0.160 | 
     | clk__L1_I0/A       |   ^   | clk             | INHDX12   | 0.002 |   0.002 |   -0.158 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0      | INHDX12   | 0.032 |   0.035 |   -0.126 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0      | INHDX12   | 0.003 |   0.037 |   -0.123 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0      | INHDX12   | 0.038 |   0.075 |   -0.086 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0      | INHDX12   | 0.002 |   0.076 |   -0.084 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0      | INHDX12   | 0.050 |   0.127 |   -0.034 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0      | INHDX12   | 0.001 |   0.127 |   -0.033 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0      | INHDX12   | 0.059 |   0.186 |    0.026 | 
     | Sum5_out1_reg[9]/C |   ^   | clk__L4_N0      | DFRQHDX1  | 0.001 |   0.187 |    0.026 | 
     | Sum5_out1_reg[9]/Q |   ^   | Sum5_out1[9]    | DFRQHDX1  | 0.238 |   0.425 |    0.264 | 
     | add_129_32/g540/B  |   ^   | Sum5_out1[9]    | FAHDX0    | 0.000 |   0.425 |    0.264 | 
     | add_129_32/g540/S  |   ^   | n_977           | FAHDX0    | 0.134 |   0.559 |    0.398 | 
     | g2476/AN           |   ^   | n_977           | NO2I1HDX1 | 0.000 |   0.559 |    0.398 | 
     | g2476/Q            |   ^   | n_316           | NO2I1HDX1 | 0.106 |   0.665 |    0.504 | 
     | FE_PHC129_n_316/A  |   ^   | n_316           | DLY8HDX1  | 0.000 |   0.665 |    0.504 | 
     | FE_PHC129_n_316/Q  |   ^   | FE_PHN129_n_316 | DLY8HDX1  | 4.689 |   5.354 |    5.194 | 
     | Sum6_out1_reg[9]/D |   ^   | FE_PHN129_n_316 | DFRQHDX1  | 0.000 |   5.354 |    5.194 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.161 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.163 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.195 | 
     | clk__L2_I0/A       |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.198 | 
     | clk__L2_I0/Q       |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.235 | 
     | clk__L3_I0/A       |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.237 | 
     | clk__L3_I0/Q       |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.287 | 
     | clk__L4_I0/A       |   v   | clk__L3_N0 | INHDX12  | 0.001 |   0.127 |    0.288 | 
     | clk__L4_I0/Q       |   ^   | clk__L4_N0 | INHDX12  | 0.059 |   0.186 |    0.347 | 
     | Sum6_out1_reg[9]/C |   ^   | clk__L4_N0 | DFRQHDX1 | 0.000 |   0.187 |    0.347 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Product1_out1_2_reg[1]/C 
Endpoint:   Product1_out1_2_reg[1]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[14]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.371
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.170 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.167 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.135 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.131 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.092 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.091 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.041 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.132 |   -0.037 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.061 |   0.193 |    0.023 | 
     | Product1_out1_1_reg[14]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.002 |   0.195 |    0.025 | 
     | Product1_out1_1_reg[14]/Q |   ^   | Product1_out1_1[14] | DFRQHDX1  | 0.231 |   0.426 |    0.256 | 
     | g2092/B                   |   ^   | Product1_out1_1[14] | HAHDX0    | 0.000 |   0.426 |    0.256 | 
     | g2092/S                   |   ^   | n_382               | HAHDX0    | 0.113 |   0.539 |    0.370 | 
     | g2087/AN                  |   ^   | n_382               | NO2I1HDX1 | 0.000 |   0.539 |    0.370 | 
     | g2087/Q                   |   ^   | n_387               | NO2I1HDX1 | 0.123 |   0.663 |    0.493 | 
     | FE_PHC109_n_387/A         |   ^   | n_387               | DLY8HDX1  | 0.000 |   0.663 |    0.493 | 
     | FE_PHC109_n_387/Q         |   ^   | FE_PHN109_n_387     | DLY8HDX1  | 4.708 |   5.371 |    5.201 | 
     | Product1_out1_2_reg[1]/D  |   ^   | FE_PHN109_n_387     | DFRQHDX1  | 0.000 |   5.371 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.170 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.172 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.204 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.208 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.247 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.249 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.298 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.302 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.362 | 
     | Product1_out1_2_reg[1]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.194 |    0.364 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Sum7_out1_reg[1]/C 
Endpoint:   Sum7_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.195
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.203
  Arrival Time                  5.375
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |           |       |  -0.000 |   -0.173 | 
     | clk__L1_I0/A                       |   ^   | clk                              | INHDX12   | 0.002 |   0.002 |   -0.170 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | INHDX12   | 0.032 |   0.034 |   -0.138 | 
     | clk__L2_I0/A                       |   v   | clk__L1_N0                       | INHDX12   | 0.003 |   0.037 |   -0.135 | 
     | clk__L2_I0/Q                       |   ^   | clk__L2_N0                       | INHDX12   | 0.038 |   0.075 |   -0.098 | 
     | clk__L3_I1/A                       |   ^   | clk__L2_N0                       | INHDX12   | 0.002 |   0.077 |   -0.096 | 
     | clk__L3_I1/Q                       |   v   | clk__L3_N1                       | INHDX12   | 0.049 |   0.125 |   -0.047 | 
     | clk__L4_I5/A                       |   v   | clk__L3_N1                       | INHDX12   | 0.003 |   0.128 |   -0.044 | 
     | clk__L4_I5/Q                       |   ^   | clk__L4_N5                       | INHDX12   | 0.057 |   0.186 |    0.013 | 
     | Sum6_out1_reg[1]/C                 |   ^   | clk__L4_N5                       | DFRQHDX1  | 0.002 |   0.187 |    0.015 | 
     | Sum6_out1_reg[1]/Q                 |   ^   | Sum6_out1[1]                     | DFRQHDX1  | 0.236 |   0.423 |    0.251 | 
     | add_130_32/FE_PHC33_Sum6_out1_1_/A |   ^   | Sum6_out1[1]                     | DLY8HDX1  | 0.000 |   0.423 |    0.251 | 
     | add_130_32/FE_PHC33_Sum6_out1_1_/Q |   ^   | add_130_32/FE_PHN33_Sum6_out1_1_ | DLY8HDX1  | 4.702 |   5.126 |    4.953 | 
     | add_130_32/g538/B                  |   ^   | add_130_32/FE_PHN33_Sum6_out1_1_ | HAHDX0    | 0.000 |   5.126 |    4.953 | 
     | add_130_32/g538/S                  |   ^   | n_963                            | HAHDX0    | 0.142 |   5.268 |    5.096 | 
     | g2709/AN                           |   ^   | n_963                            | NO2I1HDX1 | 0.000 |   5.268 |    5.096 | 
     | g2709/Q                            |   ^   | n_83                             | NO2I1HDX1 | 0.107 |   5.375 |    5.203 | 
     | Sum7_out1_reg[1]/D                 |   ^   | n_83                             | DFRQHDX1  | 0.000 |   5.375 |    5.203 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |    0.172 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.175 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.207 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.211 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.250 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.251 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.301 | 
     | clk__L4_I11/A      |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.303 | 
     | clk__L4_I11/Q      |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.364 | 
     | Sum7_out1_reg[1]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.004 |   0.195 |    0.368 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Sum9_out1_reg[0]/C 
Endpoint:   Sum9_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.196
  Arrival Time                  5.371
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |   -0.175 | 
     | clk__L1_I0/A       |   ^   | clk             | INHDX12   | 0.002 |   0.002 |   -0.173 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0      | INHDX12   | 0.032 |   0.034 |   -0.140 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0      | INHDX12   | 0.004 |   0.038 |   -0.137 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1      | INHDX12   | 0.039 |   0.077 |   -0.097 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1      | INHDX12   | 0.001 |   0.078 |   -0.097 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2      | INHDX12   | 0.049 |   0.128 |   -0.047 | 
     | clk__L4_I8/A       |   v   | clk__L3_N2      | INHDX12   | 0.001 |   0.129 |   -0.046 | 
     | clk__L4_I8/Q       |   ^   | clk__L4_N8      | INHDX12   | 0.058 |   0.186 |    0.012 | 
     | Sum8_out1_reg[0]/C |   ^   | clk__L4_N8      | DFRQHDX1  | 0.004 |   0.191 |    0.016 | 
     | Sum8_out1_reg[0]/Q |   ^   | Sum8_out1[0]    | DFRQHDX1  | 0.218 |   0.409 |    0.234 | 
     | g2133/AN           |   ^   | Sum8_out1[0]    | NO2I1HDX0 | 0.000 |   0.409 |    0.234 | 
     | g2133/Q            |   ^   | n_342           | NO2I1HDX0 | 0.222 |   0.631 |    0.456 | 
     | FE_PHC100_n_342/A  |   ^   | n_342           | DLY8HDX1  | 0.000 |   0.631 |    0.456 | 
     | FE_PHC100_n_342/Q  |   ^   | FE_PHN100_n_342 | DLY8HDX1  | 4.740 |   5.371 |    5.196 | 
     | Sum9_out1_reg[0]/D |   ^   | FE_PHN100_n_342 | DFRQHDX1  | 0.000 |   5.371 |    5.196 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.175 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.177 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.209 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.213 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.252 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.001 |   0.078 |    0.253 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.049 |   0.128 |    0.302 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.128 |    0.303 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.057 |   0.185 |    0.360 | 
     | Sum9_out1_reg[0]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.005 |   0.190 |    0.364 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Sum6_out1_reg[17]/C 
Endpoint:   Sum6_out1_reg[17]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[17]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.190
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.197
  Arrival Time                  5.373
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                             |       |                           |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                         |   ^   | clk                       |           |       |   0.000 |   -0.176 | 
     | clk__L1_I0/A                |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |   -0.174 | 
     | clk__L1_I0/Q                |   v   | clk__L1_N0                | INHDX12   | 0.032 |   0.035 |   -0.142 | 
     | clk__L2_I0/A                |   v   | clk__L1_N0                | INHDX12   | 0.003 |   0.037 |   -0.139 | 
     | clk__L2_I0/Q                |   ^   | clk__L2_N0                | INHDX12   | 0.038 |   0.075 |   -0.101 | 
     | clk__L3_I0/A                |   ^   | clk__L2_N0                | INHDX12   | 0.002 |   0.076 |   -0.100 | 
     | clk__L3_I0/Q                |   v   | clk__L3_N0                | INHDX12   | 0.050 |   0.127 |   -0.049 | 
     | clk__L4_I1/A                |   v   | clk__L3_N0                | INHDX12   | 0.003 |   0.130 |   -0.046 | 
     | clk__L4_I1/Q                |   ^   | clk__L4_N1                | INHDX12   | 0.058 |   0.189 |    0.012 | 
     | Sum5_out1_reg[17]/C         |   ^   | clk__L4_N1                | DFRQHDX1  | 0.002 |   0.191 |    0.014 | 
     | Sum5_out1_reg[17]/Q         |   ^   | Sum5_out1[17]             | DFRQHDX1  | 0.238 |   0.428 |    0.252 | 
     | add_129_32/g532/B           |   ^   | Sum5_out1[17]             | FAHDX0    | 0.000 |   0.428 |    0.252 | 
     | add_129_32/g532/S           |   ^   | add_129_32/FE_PHN74_n_969 | FAHDX0    | 0.148 |   0.577 |    0.401 | 
     | add_129_32/FE_PHC74_n_969/A |   ^   | add_129_32/FE_PHN74_n_969 | DLY8HDX1  | 0.000 |   0.577 |    0.401 | 
     | add_129_32/FE_PHC74_n_969/Q |   ^   | n_969                     | DLY8HDX1  | 4.679 |   5.255 |    5.079 | 
     | g2697/AN                    |   ^   | n_969                     | NO2I1HDX1 | 0.000 |   5.255 |    5.079 | 
     | g2697/Q                     |   ^   | n_95                      | NO2I1HDX1 | 0.118 |   5.373 |    5.197 | 
     | Sum6_out1_reg[17]/D         |   ^   | n_95                      | DFRQHDX1  | 0.000 |   5.373 |    5.197 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.176 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.178 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.211 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.213 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.251 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.252 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.303 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0 | INHDX12  | 0.003 |   0.130 |    0.306 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1 | INHDX12  | 0.058 |   0.188 |    0.365 | 
     | Sum6_out1_reg[17]/C |   ^   | clk__L4_N1 | DFRQHDX1 | 0.002 |   0.190 |    0.366 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Product1_out1_2_reg[0]/C 
Endpoint:   Product1_out1_2_reg[0]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[13]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.379
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.178 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.175 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.143 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.139 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.100 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.099 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.049 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.132 |   -0.045 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.061 |   0.193 |    0.015 | 
     | Product1_out1_1_reg[13]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.002 |   0.195 |    0.017 | 
     | Product1_out1_1_reg[13]/Q |   ^   | Product1_out1_1[13] | DFRQHDX1  | 0.224 |   0.419 |    0.241 | 
     | g2108/B                   |   ^   | Product1_out1_1[13] | HAHDX0    | 0.000 |   0.419 |    0.241 | 
     | g2108/S                   |   ^   | n_365               | HAHDX0    | 0.116 |   0.535 |    0.357 | 
     | g2102/AN                  |   ^   | n_365               | NO2I1HDX1 | 0.000 |   0.535 |    0.357 | 
     | g2102/Q                   |   ^   | n_372               | NO2I1HDX1 | 0.133 |   0.668 |    0.490 | 
     | FE_PHC110_n_372/A         |   ^   | n_372               | DLY8HDX1  | 0.000 |   0.668 |    0.490 | 
     | FE_PHC110_n_372/Q         |   ^   | FE_PHN110_n_372     | DLY8HDX1  | 4.711 |   5.379 |    5.201 | 
     | Product1_out1_2_reg[0]/D  |   ^   | FE_PHN110_n_372     | DFRQHDX1  | 0.000 |   5.379 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.178 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.180 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.212 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.216 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.255 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.257 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.306 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.310 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.370 | 
     | Product1_out1_2_reg[0]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.194 |    0.372 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Product1_out1_2_reg[7]/C 
Endpoint:   Product1_out1_2_reg[7]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[20]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.377
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.178 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.175 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.034 |   -0.143 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.139 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.100 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.099 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.049 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.133 |   -0.045 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.057 |   0.190 |    0.013 | 
     | Product1_out1_1_reg[20]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.002 |   0.193 |    0.015 | 
     | Product1_out1_1_reg[20]/Q |   ^   | Product1_out1_1[20] | DFRQHDX1  | 0.227 |   0.420 |    0.242 | 
     | g2002/B                   |   ^   | Product1_out1_1[20] | HAHDX0    | 0.000 |   0.420 |    0.242 | 
     | g2002/S                   |   ^   | n_472               | HAHDX0    | 0.113 |   0.533 |    0.356 | 
     | g1997/AN                  |   ^   | n_472               | NO2I1HDX1 | 0.000 |   0.533 |    0.356 | 
     | g1997/Q                   |   ^   | n_477               | NO2I1HDX1 | 0.130 |   0.664 |    0.486 | 
     | FE_PHC106_n_477/A         |   ^   | n_477               | DLY8HDX1  | 0.000 |   0.664 |    0.486 | 
     | FE_PHC106_n_477/Q         |   ^   | FE_PHN106_n_477     | DLY8HDX1  | 4.714 |   5.377 |    5.200 | 
     | Product1_out1_2_reg[7]/D  |   ^   | FE_PHN106_n_477     | DFRQHDX1  | 0.000 |   5.377 |    5.200 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.178 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.180 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.212 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.216 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.255 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.257 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.307 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.311 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.368 | 
     | Product1_out1_2_reg[7]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.002 |   0.193 |    0.370 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Product1_out1_2_reg[2]/C 
Endpoint:   Product1_out1_2_reg[2]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[15]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.378
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.178 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.176 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.143 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.140 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.100 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.099 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.049 | 
     | clk__L4_I10/A             |   v   | clk__L3_N3          | INHDX12   | 0.003 |   0.132 |   -0.046 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10         | INHDX12   | 0.061 |   0.193 |    0.015 | 
     | Product1_out1_1_reg[15]/C |   ^   | clk__L4_N10         | DFRQHDX1  | 0.002 |   0.195 |    0.017 | 
     | Product1_out1_1_reg[15]/Q |   ^   | Product1_out1_1[15] | DFRQHDX1  | 0.228 |   0.422 |    0.244 | 
     | g2077/B                   |   ^   | Product1_out1_1[15] | HAHDX0    | 0.000 |   0.422 |    0.244 | 
     | g2077/S                   |   ^   | n_397               | HAHDX0    | 0.120 |   0.543 |    0.365 | 
     | g2072/AN                  |   ^   | n_397               | NO2I1HDX1 | 0.000 |   0.543 |    0.365 | 
     | g2072/Q                   |   ^   | n_402               | NO2I1HDX1 | 0.128 |   0.671 |    0.493 | 
     | FE_PHC113_n_402/A         |   ^   | n_402               | DLY8HDX1  | 0.000 |   0.671 |    0.493 | 
     | FE_PHC113_n_402/Q         |   ^   | FE_PHN113_n_402     | DLY8HDX1  | 4.707 |   5.378 |    5.200 | 
     | Product1_out1_2_reg[2]/D  |   ^   | FE_PHN113_n_402     | DFRQHDX1  | 0.000 |   5.378 |    5.200 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.178 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.180 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.212 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.216 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.255 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.257 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.307 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.310 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.371 | 
     | Product1_out1_2_reg[2]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.001 |   0.193 |    0.371 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Product1_out1_2_reg[9]/C 
Endpoint:   Product1_out1_2_reg[9]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[22]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.380
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.179 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.177 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.144 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.141 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.102 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.100 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.050 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.133 |   -0.046 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.057 |   0.190 |    0.011 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.004 |   0.194 |    0.015 | 
     | Product1_out1_1_reg[22]/Q |   ^   | Product1_out1_1[22] | DFRQHDX1  | 0.222 |   0.416 |    0.237 | 
     | g1972/B                   |   ^   | Product1_out1_1[22] | HAHDX0    | 0.000 |   0.416 |    0.237 | 
     | g1972/S                   |   ^   | n_502               | HAHDX0    | 0.111 |   0.527 |    0.348 | 
     | g1967/AN                  |   ^   | n_502               | NO2I1HDX1 | 0.000 |   0.527 |    0.348 | 
     | g1967/Q                   |   ^   | n_507               | NO2I1HDX1 | 0.136 |   0.663 |    0.484 | 
     | FE_PHC102_n_507/A         |   ^   | n_507               | DLY8HDX1  | 0.000 |   0.663 |    0.484 | 
     | FE_PHC102_n_507/Q         |   ^   | FE_PHN102_n_507     | DLY8HDX1  | 4.717 |   5.380 |    5.201 | 
     | Product1_out1_2_reg[9]/D  |   ^   | FE_PHN102_n_507     | DFRQHDX1  | 0.000 |   5.380 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.179 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.181 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.034 |    0.213 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.217 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.256 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.258 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.308 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.312 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.369 | 
     | Product1_out1_2_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.373 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Sum6_out1_reg[19]/C 
Endpoint:   Sum6_out1_reg[19]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[19]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.193
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.200
  Arrival Time                  5.383
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                     |       |                |           |       |  Time   |   Time   | 
     |---------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk            |           |       |   0.000 |   -0.183 | 
     | clk__L1_I0/A        |   ^   | clk            | INHDX12   | 0.002 |   0.002 |   -0.181 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0     | INHDX12   | 0.032 |   0.035 |   -0.148 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0     | INHDX12   | 0.003 |   0.037 |   -0.146 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0     | INHDX12   | 0.038 |   0.075 |   -0.108 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0     | INHDX12   | 0.002 |   0.076 |   -0.106 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0     | INHDX12   | 0.050 |   0.127 |   -0.056 | 
     | clk__L4_I1/A        |   v   | clk__L3_N0     | INHDX12   | 0.003 |   0.130 |   -0.053 | 
     | clk__L4_I1/Q        |   ^   | clk__L4_N1     | INHDX12   | 0.058 |   0.189 |    0.006 | 
     | Sum5_out1_reg[19]/C |   ^   | clk__L4_N1     | DFRQHDX1  | 0.002 |   0.191 |    0.008 | 
     | Sum5_out1_reg[19]/Q |   ^   | Sum5_out1[19]  | DFRQHDX1  | 0.235 |   0.425 |    0.242 | 
     | add_129_32/g530/B   |   ^   | Sum5_out1[19]  | FAHDX0    | 0.000 |   0.425 |    0.242 | 
     | add_129_32/g530/S   |   ^   | n_967          | FAHDX0    | 0.137 |   0.562 |    0.379 | 
     | g2698/AN            |   ^   | n_967          | NO2I1HDX1 | 0.000 |   0.562 |    0.379 | 
     | g2698/Q             |   ^   | FE_PHN125_n_94 | NO2I1HDX1 | 0.116 |   0.678 |    0.496 | 
     | FE_PHC125_n_94/A    |   ^   | FE_PHN125_n_94 | DLY8HDX1  | 0.000 |   0.678 |    0.496 | 
     | FE_PHC125_n_94/Q    |   ^   | n_94           | DLY8HDX1  | 4.704 |   5.383 |    5.200 | 
     | Sum6_out1_reg[19]/D |   ^   | n_94           | DFRQHDX1  | 0.000 |   5.383 |    5.200 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.183 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.185 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.217 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.220 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.258 | 
     | clk__L3_I0/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.076 |    0.259 | 
     | clk__L3_I0/Q        |   v   | clk__L3_N0 | INHDX12  | 0.050 |   0.127 |    0.310 | 
     | clk__L4_I2/A        |   v   | clk__L3_N0 | INHDX12  | 0.004 |   0.131 |    0.313 | 
     | clk__L4_I2/Q        |   ^   | clk__L4_N2 | INHDX12  | 0.059 |   0.189 |    0.372 | 
     | Sum6_out1_reg[19]/C |   ^   | clk__L4_N2 | DFRQHDX1 | 0.004 |   0.193 |    0.376 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Product1_out1_1_reg[0]/C 
Endpoint:   Product1_out1_1_reg[0]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: In11_reg[0]/Q            (v) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.179
  Arrival Time                  5.368
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                              |       |                            |           |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |           |       |   0.000 |   -0.189 | 
     | clk__L1_I0/A                 |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |   -0.187 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | INHDX12   | 0.032 |   0.034 |   -0.155 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | INHDX12   | 0.004 |   0.038 |   -0.151 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | INHDX12   | 0.039 |   0.077 |   -0.112 | 
     | clk__L3_I3/A                 |   ^   | clk__L2_N1                 | INHDX12   | 0.002 |   0.079 |   -0.110 | 
     | clk__L3_I3/Q                 |   v   | clk__L3_N3                 | INHDX12   | 0.050 |   0.129 |   -0.060 | 
     | clk__L4_I9/A                 |   v   | clk__L3_N3                 | INHDX12   | 0.004 |   0.133 |   -0.056 | 
     | clk__L4_I9/Q                 |   ^   | clk__L4_N9                 | INHDX12   | 0.057 |   0.190 |    0.001 | 
     | In11_reg[0]/C                |   ^   | clk__L4_N9                 | DFRQHDX1  | 0.004 |   0.194 |    0.005 | 
     | In11_reg[0]/Q                |   v   | In11[0]                    | DFRQHDX1  | 0.268 |   0.462 |    0.273 | 
     | FE_PHC430_In11_0_/A          |   v   | In11[0]                    | BUHDX0    | 0.000 |   0.462 |    0.273 | 
     | FE_PHC430_In11_0_/Q          |   v   | FE_PHN430_In11_0_          | BUHDX0    | 0.085 |   0.547 |    0.358 | 
     | FE_PHC263_In11_0_/A          |   v   | FE_PHN430_In11_0_          | DLY2HDX1  | 0.000 |   0.547 |    0.358 | 
     | FE_PHC263_In11_0_/Q          |   v   | FE_PHN263_In11_0_          | DLY2HDX1  | 1.129 |   1.676 |    1.487 | 
     | FE_PHC68_In11_0_/A           |   v   | FE_PHN263_In11_0_          | DLY4HDX1  | 0.000 |   1.676 |    1.487 | 
     | FE_PHC68_In11_0_/Q           |   v   | FE_PHN68_In11_0_           | DLY4HDX1  | 2.302 |   3.978 |    3.789 | 
     | FE_OFC18_In11_0_/A           |   v   | FE_PHN68_In11_0_           | BUHDX2    | 0.000 |   3.978 |    3.789 | 
     | FE_OFC18_In11_0_/Q           |   v   | FE_OFN18_In11_0_           | BUHDX2    | 0.603 |   4.581 |    4.392 | 
     | FE_PHC455_FE_OFN18_In11_0_/A |   v   | FE_OFN18_In11_0_           | BUHDX0    | 0.009 |   4.590 |    4.401 | 
     | FE_PHC455_FE_OFN18_In11_0_/Q |   v   | FE_PHN455_FE_OFN18_In11_0_ | BUHDX0    | 0.502 |   5.092 |    4.903 | 
     | FE_PHC470_FE_OFN18_In11_0_/A |   v   | FE_PHN455_FE_OFN18_In11_0_ | BUHDX1    | 0.003 |   5.094 |    4.905 | 
     | FE_PHC470_FE_OFN18_In11_0_/Q |   v   | FE_PHN470_FE_OFN18_In11_0_ | BUHDX1    | 0.183 |   5.278 |    5.089 | 
     | g2759/AN                     |   v   | FE_PHN470_FE_OFN18_In11_0_ | NO2I1HDX0 | 0.000 |   5.278 |    5.089 | 
     | g2759/Q                      |   v   | n_33                       | NO2I1HDX0 | 0.091 |   5.368 |    5.179 | 
     | Product1_out1_1_reg[0]/D     |   v   | n_33                       | DFRQHDX1  | 0.000 |   5.368 |    5.179 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.189 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.191 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.034 |    0.224 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.227 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.266 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.268 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.318 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.001 |   0.130 |    0.319 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.061 |   0.191 |    0.380 | 
     | Product1_out1_1_reg[0]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.003 |   0.194 |    0.383 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Product1_out1_2_reg[10]/C 
Endpoint:   Product1_out1_2_reg[10]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[23]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.393
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.192 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.190 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.157 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.153 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.114 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.113 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.063 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.133 |   -0.059 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.057 |   0.190 |   -0.001 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.004 |   0.194 |    0.003 | 
     | Product1_out1_1_reg[23]/Q |   ^   | Product1_out1_1[23] | DFRQHDX1  | 0.222 |   0.416 |    0.225 | 
     | g1957/B                   |   ^   | Product1_out1_1[23] | HAHDX0    | 0.000 |   0.416 |    0.225 | 
     | g1957/S                   |   ^   | n_517               | HAHDX0    | 0.118 |   0.534 |    0.343 | 
     | g1952/AN                  |   ^   | n_517               | NO2I1HDX1 | 0.000 |   0.534 |    0.343 | 
     | g1952/Q                   |   ^   | n_522               | NO2I1HDX1 | 0.135 |   0.669 |    0.478 | 
     | FE_PHC103_n_522/A         |   ^   | n_522               | DLY8HDX1  | 0.000 |   0.669 |    0.478 | 
     | FE_PHC103_n_522/Q         |   ^   | FE_PHN103_n_522     | DLY8HDX1  | 4.723 |   5.393 |    5.201 | 
     | Product1_out1_2_reg[10]/D |   ^   | FE_PHN103_n_522     | DFRQHDX1  | 0.000 |   5.393 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.192 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.194 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.226 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.230 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.269 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.271 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.321 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.325 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.382 | 
     | Product1_out1_2_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.386 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Product1_out1_2_reg[8]/C 
Endpoint:   Product1_out1_2_reg[8]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[21]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.393
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |   -0.192 | 
     | clk__L1_I0/A              |   ^   | clk                 | INHDX12   | 0.002 |   0.002 |   -0.190 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0          | INHDX12   | 0.032 |   0.035 |   -0.158 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0          | INHDX12   | 0.004 |   0.038 |   -0.154 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1          | INHDX12   | 0.039 |   0.077 |   -0.115 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1          | INHDX12   | 0.002 |   0.079 |   -0.113 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3          | INHDX12   | 0.050 |   0.129 |   -0.063 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3          | INHDX12   | 0.004 |   0.133 |   -0.059 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9          | INHDX12   | 0.057 |   0.190 |   -0.002 | 
     | Product1_out1_1_reg[21]/C |   ^   | clk__L4_N9          | DFRQHDX1  | 0.002 |   0.193 |    0.001 | 
     | Product1_out1_1_reg[21]/Q |   ^   | Product1_out1_1[21] | DFRQHDX1  | 0.226 |   0.419 |    0.227 | 
     | g1987/B                   |   ^   | Product1_out1_1[21] | HAHDX0    | 0.000 |   0.419 |    0.227 | 
     | g1987/S                   |   ^   | n_487               | HAHDX0    | 0.115 |   0.534 |    0.342 | 
     | g1982/AN                  |   ^   | n_487               | NO2I1HDX1 | 0.000 |   0.534 |    0.342 | 
     | g1982/Q                   |   ^   | n_492               | NO2I1HDX1 | 0.132 |   0.666 |    0.474 | 
     | FE_PHC108_n_492/A         |   ^   | n_492               | DLY8HDX1  | 0.000 |   0.666 |    0.474 | 
     | FE_PHC108_n_492/Q         |   ^   | FE_PHN108_n_492     | DLY8HDX1  | 4.727 |   5.393 |    5.201 | 
     | Product1_out1_2_reg[8]/D  |   ^   | FE_PHN108_n_492     | DFRQHDX1  | 0.000 |   5.393 |    5.201 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.192 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.195 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.227 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.038 |    0.231 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.039 |   0.077 |    0.270 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.079 |    0.271 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.050 |   0.129 |    0.321 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.004 |   0.133 |    0.325 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.057 |   0.190 |    0.383 | 
     | Product1_out1_2_reg[8]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.194 |    0.386 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Sum2_out1_reg[6]/C 
Endpoint:   Sum2_out1_reg[6]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_2_reg[6]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.194
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.201
  Arrival Time                  5.394
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |   -0.193 | 
     | clk__L1_I0/A             |   ^   | clk                | INHDX12   | 0.002 |   0.002 |   -0.191 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0         | INHDX12   | 0.032 |   0.034 |   -0.159 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0         | INHDX12   | 0.004 |   0.038 |   -0.155 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1         | INHDX12   | 0.039 |   0.077 |   -0.116 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1         | INHDX12   | 0.002 |   0.079 |   -0.114 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3         | INHDX12   | 0.050 |   0.129 |   -0.064 | 
     | clk__L4_I10/A            |   v   | clk__L3_N3         | INHDX12   | 0.003 |   0.132 |   -0.061 | 
     | clk__L4_I10/Q            |   ^   | clk__L4_N10        | INHDX12   | 0.061 |   0.193 |   -0.000 | 
     | Product1_out1_2_reg[6]/C |   ^   | clk__L4_N10        | DFRQHDX1  | 0.002 |   0.194 |    0.001 | 
     | Product1_out1_2_reg[6]/Q |   ^   | Product1_out1_2[6] | DFRQHDX1  | 0.235 |   0.430 |    0.237 | 
     | add_125_38/g343/B        |   ^   | Product1_out1_2[6] | FAHDX0    | 0.000 |   0.430 |    0.237 | 
     | add_125_38/g343/S        |   ^   | n_712              | FAHDX0    | 0.135 |   0.564 |    0.371 | 
     | g2627/AN                 |   ^   | n_712              | NO2I1HDX1 | 0.000 |   0.564 |    0.371 | 
     | g2627/Q                  |   ^   | n_165              | NO2I1HDX1 | 0.124 |   0.688 |    0.495 | 
     | FE_PHC122_n_165/A        |   ^   | n_165              | DLY8HDX1  | 0.000 |   0.688 |    0.495 | 
     | FE_PHC122_n_165/Q        |   ^   | FE_PHN122_n_165    | DLY8HDX1  | 4.706 |   5.394 |    5.201 | 
     | Sum2_out1_reg[6]/D       |   ^   | FE_PHN122_n_165    | DFRQHDX1  | 0.000 |   5.394 |    5.201 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |             |          |       |  Time   |   Time   | 
     |--------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk         |          |       |   0.000 |    0.193 | 
     | clk__L1_I0/A       |   ^   | clk         | INHDX12  | 0.002 |   0.002 |    0.195 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0  | INHDX12  | 0.032 |   0.035 |    0.228 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0  | INHDX12  | 0.004 |   0.038 |    0.231 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1  | INHDX12  | 0.039 |   0.077 |    0.270 | 
     | clk__L3_I3/A       |   ^   | clk__L2_N1  | INHDX12  | 0.002 |   0.079 |    0.272 | 
     | clk__L3_I3/Q       |   v   | clk__L3_N3  | INHDX12  | 0.050 |   0.129 |    0.322 | 
     | clk__L4_I10/A      |   v   | clk__L3_N3  | INHDX12  | 0.003 |   0.132 |    0.325 | 
     | clk__L4_I10/Q      |   ^   | clk__L4_N10 | INHDX12  | 0.061 |   0.193 |    0.386 | 
     | Sum2_out1_reg[6]/C |   ^   | clk__L4_N10 | DFRQHDX1 | 0.002 |   0.194 |    0.387 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Sum4_out1_reg[17]/C 
Endpoint:   Sum4_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum3_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.188
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.173
  Arrival Time                  5.370
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk                               |           |       |   0.000 |   -0.196 | 
     | clk__L1_I0/A                        |   ^   | clk                               | INHDX12   | 0.002 |   0.002 |   -0.194 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                        | INHDX12   | 0.032 |   0.035 |   -0.162 | 
     | clk__L2_I0/A                        |   v   | clk__L1_N0                        | INHDX12   | 0.003 |   0.037 |   -0.159 | 
     | clk__L2_I0/Q                        |   ^   | clk__L2_N0                        | INHDX12   | 0.038 |   0.075 |   -0.121 | 
     | clk__L3_I1/A                        |   ^   | clk__L2_N0                        | INHDX12   | 0.002 |   0.077 |   -0.120 | 
     | clk__L3_I1/Q                        |   v   | clk__L3_N1                        | INHDX12   | 0.049 |   0.125 |   -0.071 | 
     | clk__L4_I3/A                        |   v   | clk__L3_N1                        | INHDX12   | 0.005 |   0.130 |   -0.066 | 
     | clk__L4_I3/Q                        |   ^   | clk__L4_N3                        | INHDX12   | 0.058 |   0.188 |   -0.008 | 
     | Sum3_out1_reg[9]/C                  |   ^   | clk__L4_N3                        | DFRQHDX1  | 0.001 |   0.189 |   -0.007 | 
     | Sum3_out1_reg[9]/Q                  |   ^   | Sum3_out1[9]                      | DFRQHDX1  | 0.226 |   0.415 |    0.219 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/A |   ^   | Sum3_out1[9]                      | BUHDX2    | 0.000 |   0.415 |    0.219 | 
     | add_100_36/FE_PHC483_Sum3_out1_9_/Q |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | BUHDX2    | 0.072 |   0.487 |    0.291 | 
     | add_100_36/g465/B                   |   ^   | add_100_36/FE_PHN483_Sum3_out1_9_ | FAHDX0    | 0.000 |   0.487 |    0.291 | 
     | add_100_36/g465/S                   |   ^   | Sum4_add_temp[9]                  | FAHDX0    | 0.190 |   0.677 |    0.480 | 
     | inc_add_127_42_2/g132/B             |   ^   | Sum4_add_temp[9]                  | HAHDX0    | 0.000 |   0.677 |    0.480 | 
     | inc_add_127_42_2/g132/CO            |   ^   | inc_add_127_42_2/n_16             | HAHDX0    | 0.142 |   0.818 |    0.622 | 
     | inc_add_127_42_2/g131/A             |   ^   | inc_add_127_42_2/n_16             | HAHDX0    | 0.000 |   0.818 |    0.622 | 
     | inc_add_127_42_2/g131/CO            |   ^   | inc_add_127_42_2/n_18             | HAHDX0    | 0.137 |   0.955 |    0.759 | 
     | inc_add_127_42_2/g130/A             |   ^   | inc_add_127_42_2/n_18             | HAHDX0    | 0.000 |   0.955 |    0.759 | 
     | inc_add_127_42_2/g130/CO            |   ^   | inc_add_127_42_2/n_20             | HAHDX0    | 0.144 |   1.099 |    0.903 | 
     | inc_add_127_42_2/g129/A             |   ^   | inc_add_127_42_2/n_20             | HAHDX0    | 0.000 |   1.099 |    0.903 | 
     | inc_add_127_42_2/g129/CO            |   ^   | inc_add_127_42_2/n_22             | HAHDX0    | 0.149 |   1.248 |    1.052 | 
     | inc_add_127_42_2/g128/A             |   ^   | inc_add_127_42_2/n_22             | HAHDX0    | 0.000 |   1.248 |    1.052 | 
     | inc_add_127_42_2/g128/CO            |   ^   | inc_add_127_42_2/n_24             | HAHDX0    | 0.140 |   1.389 |    1.192 | 
     | inc_add_127_42_2/g127/A             |   ^   | inc_add_127_42_2/n_24             | HAHDX0    | 0.000 |   1.389 |    1.192 | 
     | inc_add_127_42_2/g127/CO            |   ^   | inc_add_127_42_2/n_26             | HAHDX0    | 0.141 |   1.530 |    1.334 | 
     | inc_add_127_42_2/g126/A             |   ^   | inc_add_127_42_2/n_26             | HAHDX0    | 0.000 |   1.530 |    1.334 | 
     | inc_add_127_42_2/g126/CO            |   ^   | inc_add_127_42_2/n_28             | HAHDX0    | 0.145 |   1.675 |    1.478 | 
     | inc_add_127_42_2/g125/A             |   ^   | inc_add_127_42_2/n_28             | HAHDX0    | 0.000 |   1.675 |    1.478 | 
     | inc_add_127_42_2/g125/CO            |   ^   | inc_add_127_42_2/n_30             | HAHDX0    | 0.139 |   1.814 |    1.617 | 
     | inc_add_127_42_2/g124/A             |   ^   | inc_add_127_42_2/n_30             | HAHDX0    | 0.000 |   1.814 |    1.617 | 
     | inc_add_127_42_2/g124/CO            |   ^   | inc_add_127_42_2/n_32             | HAHDX0    | 0.139 |   1.953 |    1.757 | 
     | inc_add_127_42_2/g123/B             |   ^   | inc_add_127_42_2/n_32             | EO2HDX0   | 0.000 |   1.953 |    1.757 | 
     | inc_add_127_42_2/g123/Q             |   v   | n_1008                            | EO2HDX0   | 0.127 |   2.079 |    1.883 | 
     | FE_PHC417_n_1008/A                  |   v   | n_1008                            | DLY1HDX1  | 0.000 |   2.079 |    1.883 | 
     | FE_PHC417_n_1008/Q                  |   v   | FE_PHN417_n_1008                  | DLY1HDX1  | 0.551 |   2.630 |    2.434 | 
     | FE_PHC457_n_1008/A                  |   v   | FE_PHN417_n_1008                  | BUHDX0    | 0.000 |   2.630 |    2.434 | 
     | FE_PHC457_n_1008/Q                  |   v   | FE_PHN457_n_1008                  | BUHDX0    | 0.114 |   2.744 |    2.547 | 
     | FE_PHC469_n_1008/A                  |   v   | FE_PHN457_n_1008                  | BUHDX0    | 0.000 |   2.744 |    2.547 | 
     | FE_PHC469_n_1008/Q                  |   v   | FE_PHN469_n_1008                  | BUHDX0    | 0.095 |   2.838 |    2.642 | 
     | FE_PHC487_n_1008/A                  |   v   | FE_PHN469_n_1008                  | BUHDX0    | 0.000 |   2.838 |    2.642 | 
     | FE_PHC487_n_1008/Q                  |   v   | FE_PHN487_n_1008                  | BUHDX0    | 0.092 |   2.930 |    2.734 | 
     | FE_PHC305_n_1008/A                  |   v   | FE_PHN487_n_1008                  | DLY4HDX1  | 0.000 |   2.930 |    2.734 | 
     | FE_PHC305_n_1008/Q                  |   v   | FE_PHN305_n_1008                  | DLY4HDX1  | 2.283 |   5.213 |    5.016 | 
     | g2746/AN                            |   v   | FE_PHN305_n_1008                  | NO2I1HDX1 | 0.000 |   5.213 |    5.016 | 
     | g2746/Q                             |   v   | n_46                              | NO2I1HDX1 | 0.157 |   5.370 |    5.173 | 
     | Sum4_out1_reg[17]/D                 |   v   | n_46                              | DFRQHDX1  | 0.000 |   5.370 |    5.173 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |       |            |          |       |  Time   |   Time   | 
     |---------------------+-------+------------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |          |       |   0.000 |    0.196 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12  | 0.002 |   0.002 |    0.199 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12  | 0.032 |   0.035 |    0.231 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | INHDX12  | 0.003 |   0.037 |    0.234 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | INHDX12  | 0.038 |   0.075 |    0.271 | 
     | clk__L3_I1/A        |   ^   | clk__L2_N0 | INHDX12  | 0.002 |   0.077 |    0.273 | 
     | clk__L3_I1/Q        |   v   | clk__L3_N1 | INHDX12  | 0.049 |   0.125 |    0.321 | 
     | clk__L4_I5/A        |   v   | clk__L3_N1 | INHDX12  | 0.003 |   0.128 |    0.325 | 
     | clk__L4_I5/Q        |   ^   | clk__L4_N5 | INHDX12  | 0.057 |   0.186 |    0.382 | 
     | Sum4_out1_reg[17]/C |   ^   | clk__L4_N5 | DFRQHDX1 | 0.002 |   0.188 |    0.384 | 
     +----------------------------------------------------------------------------------+ 

