// MBT 11/9/2014
//
// Synchronous 1-port ram.
// Only one read or one write may be done per cycle.

`define bsg_mem_1rw_sync_mask_write_bit_macro(bits,words)  \
  if (els_p == words && width_p == bits)    \
    begin: macro                            \
       saed90_``bits``x``words``_1P_bit mem \
         (.CE1  (clk_lo)                     \
         ,.WEB1 (~w_i)                      \
         ,.OEB1 (1'b0)                      \
         ,.CSB1 (~v_i)                      \
         ,.A1   (addr_i)                    \
         ,.I1   (data_i)                    \
         ,.O1   (data_o)                    \
         ,.WBM1 (w_mask_i)              \
         );                                 \
    end

`define bsg_mem_1rw_sync_mask_write_bit_convert_macro(bits,real_bits,diff,words)    \
  if (els_p == words && width_p == bits)                                            \
    begin: macro                                                                    \
       logic [real_bits-1:0] data_li, data_lo, w_mask_li;                           \
       assign data_li = { {diff{1'b0}}, data_i };                                   \
       assign data_o = data_lo[0+:bits];                                            \
       assign w_mask_li = { {diff{1'b0}}, w_mask_i };                               \
       saed90_``real_bits``x``words``_1P_bit mem                                    \
         (.CE1  (clk_lo)                                                            \
         ,.WEB1 (~w_i)                                                              \
         ,.OEB1 (1'b0)                                                              \
         ,.CSB1 (~v_i)                                                              \
         ,.A1   (addr_i)                                                            \
         ,.I1   (data_li)                                                           \
         ,.O1   (data_lo)                                                           \
         ,.WBM1 (w_mask_li)                                                         \
         );                                                                         \
    end

module bsg_mem_1rw_sync_mask_write_bit #(parameter width_p=-1
			               , parameter els_p=-1
			               , parameter addr_width_lp=`BSG_SAFE_CLOG2(els_p)
                     , parameter enable_clock_gating_p=1'b0
                     )
   (input   clk_i
    , input reset_i
    , input v_i
    , input w_i
    , input [addr_width_lp-1:0] addr_i
    , input [width_p-1:0] data_i
    , input [width_p-1:0] w_mask_i
    , output [width_p-1:0]  data_o
    );

   wire clk_lo;
   if (enable_clock_gating_p)
     begin
       bsg_clkgate_optional icg
         (.clk_i( clk_i )
         ,.en_i( v_i )
         ,.bypass_i( ~enable_clock_gating_p )
         ,.gated_clock_o( clk_lo )
         );
      end
   else
     begin
       assign clk_lo = clk_i;
     end


  // TODO: ADD ANY NEW RAM CONFIGURATIONS HERE
  `bsg_mem_1rw_sync_mask_write_bit_macro (736, 64) else
  `bsg_mem_1rw_sync_mask_write_bit_macro ( 96, 64) else

  `bsg_mem_1rw_sync_mask_write_bit_macro ( 248, 64) else  // d-cache tag_mem 8-way associative, (31 * 8) = 248, 64 sets
  // `bsg_mem_1rw_sync_mask_write_bit_macro ( 124, 128) else  // d-cache tag_mem 4-way associative, (31 * 4) = 124, 128 sets
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro(124, 128, 4, 128)
  // `bsg_mem_1rw_sync_mask_write_bit_macro (  62, 256) else  // d-cache tag_mem 2-way associative, (31 * 2) = 62, 256 sets
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro(62, 64, 2, 256) else  // d-cache tag_mem 2-way associative, (31 * 2) = 62, 256 sets


  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (124,128,4,64) else
  
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (7,8,1,64) else  // i-cache stat_mem 8 way
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (3,8,5,128) else  // i-cache stat_mem 4 way
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (1,8,7,256) else  // i-cache stat_mem 2 way

  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (15,16,1,64) else  // d-cache stat-mem (2*8-1) = 15, 64 sets
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (7,8,1,128) else  // d-cache stat-mem (2*4-1) = 7, 128 sets
  `bsg_mem_1rw_sync_mask_write_bit_convert_macro (3,8,5,256) else  // d-cache stat-mem (2*2-1) = 3, 256 sets

  // no hardened version found
    begin: notmacro

   bsg_mem_1rw_sync_mask_write_bit_synth
     #(.width_p(width_p)
       ,.els_p(els_p)
       ) synth
       (.clk_i (clk_lo)
       ,.reset_i
       ,.data_i
       ,.addr_i
       ,.v_i
       ,.w_mask_i
       ,.w_i
       ,.data_o
       );

    end // block: notmacro


   // synopsys translate_off

   always_ff @(posedge clk_lo)
     if (v_i === 1)
       assert ((reset_i === 'X) || (reset_i === 1'b1) || (addr_i < els_p))
         else $error("Invalid address %x to %m of size %x (reset_i = %b, v_i = %b, clk_lo=%b)\n", addr_i, els_p, reset_i, v_i, clk_lo);

   initial
     begin
        $display("## %L: instantiating width_p=%d, els_p=%d (%m)",width_p,els_p);
     end

  // synopsys translate_on

   
endmodule
