[tasks]
bound
prf
cvr

[options]
bound:  mode bmc
bound:  depth 16
prf:    mode prove
prf:    depth 8
cvr:    mode cover
cvr:    depth 64
cvr:    append 20


[engines]
bound:  smtbmc
prf:    smtbmc yices
cvr:    smtbmc

[script]
read_verilog -sv -Dsintable -formal sintable_formal.v
prep -top sintable

[files]
sintable_formal.v
sintable.hex