HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Top_0
Implementation;Synthesis||null||@W:Net DATA_EN is not declared.||Top_0.srr(36);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/36||IIC_control.v(86);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\hdl\IIC_control.v'/linenumber/86
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Top_0.srr(42);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/42||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||Top_0.srr(123);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/123||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CG133 ||@W:Object sersmb7 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(233);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/233||corei2creal.v(261);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/261
Implementation;Synthesis|| CG133 ||@W:Object sersmb6 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(234);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/234||corei2creal.v(262);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object sersmb4 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(235);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/235||corei2creal.v(264);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/264
Implementation;Synthesis|| CG133 ||@W:Object sersmb2 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(236);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/236||corei2creal.v(266);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/266
Implementation;Synthesis|| CG133 ||@W:Object sersmb1 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(237);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/237||corei2creal.v(267);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/267
Implementation;Synthesis|| CG133 ||@W:Object sersmb0 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(238);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/238||corei2creal.v(268);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/268
Implementation;Synthesis|| CG133 ||@W:Object SMBSUS_NI_d is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(239);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/239||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis|| CG133 ||@W:Object SMBSUS_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(240);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/240||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis|| CG133 ||@W:Object SMBALERT_NI_d is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(241);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/241||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis|| CG133 ||@W:Object SMBALERT_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(242);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/242||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_3ms_reg[3:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(243);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/243||corei2creal.v(3238);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3238
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_25ms_reg[6:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(244);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/244||corei2creal.v(3212);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3212
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_35ms_reg[7:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(245);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/245||corei2creal.v(3181);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3181
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PCLK_count2[3:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(246);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/246||corei2creal.v(1613);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff0. Make sure that there are no unused intermediate registers.||Top_0.srr(247);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/247||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff1. Make sure that there are no unused intermediate registers.||Top_0.srr(248);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/248||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register smbus_mst_reset_ff2. Make sure that there are no unused intermediate registers.||Top_0.srr(249);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/249||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register set_int. Make sure that there are no unused intermediate registers.||Top_0.srr(250);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/250||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(251);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/251||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||Top_0.srr(252);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/252||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis|| CG133 ||@W:Object seradr1apb is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(253);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/253||corei2c.v(109);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/109
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff0. Make sure that there are no unused intermediate registers.||Top_0.srr(254);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/254||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register BCLK_ff. Make sure that there are no unused intermediate registers.||Top_0.srr(255);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/255||corei2c.v(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register term_cnt_215us_reg[12:0]. Make sure that there are no unused intermediate registers.||Top_0.srr(256);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/256||corei2c.v(118);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v'/linenumber/118
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top_0.srr(276);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/276||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top_0.srr(277);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/277||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||Top_0.srr(291);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/291||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(292);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/292||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||Top_0.srr(293);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/293||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Top_0.srr(321);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/321||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top_0.srr(322);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/322||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||Top_0.srr(323);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/323||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 4 of PADDR[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_0.srr(377);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/377||IIC_control.v(200);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\hdl\IIC_control.v'/linenumber/200
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of PADDR[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_0.srr(378);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/378||IIC_control.v(200);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\hdl\IIC_control.v'/linenumber/200
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PADDR[0]. Make sure that there are no unused intermediate registers.||Top_0.srr(380);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/380||IIC_control.v(200);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\hdl\IIC_control.v'/linenumber/200
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Top_0.srr(383);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/383||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(391);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/391||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||Top_0.srr(392);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/392||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_0.srr(393);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/393||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||Top_0.srr(394);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/394||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top_0|PCLK which controls 289 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.fsmsync[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_0.srr(585);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/585||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3|SCLO_int_inferred_clock which controls 29 sequential elements including COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.PCLK_count1[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_0.srr(586);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/586||corei2creal.v(1470);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1470
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(677);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/677||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.Top_0_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(734);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/734||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(746);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/746||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(747);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/747||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.Top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(748);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/748||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_0.make_RX.parity_err (in view view:work.Top_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_0.srr(765);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/765||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_ina220\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top_0|PCLK with period 10.00ns. Please declare a user-defined clock on object "p:PCLK"||Top_0.srr(858);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/858||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREI2C_COREI2CREAL_Z3|SCLO_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREI2C_0.I2C_NUM_GENERATION\[0\]\.ui2c.SCLO_int"||Top_0.srr(859);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/859||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Top_0.srr(875);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/875||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Top_0.srr(877);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_INA220\synthesis\Top_0.srr'/linenumber/877||null;null
Implementation;Compile;RootName:Top_0
Implementation;Compile||(null)||Please refer to the log file for details about 50 Warning(s) , 1 Info(s)||Top_0_compile_log.rpt;liberoaction://open_report/file/Top_0_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Top_0
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||Top_0_placeroute_log.rpt;liberoaction://open_report/file/Top_0_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Top_0
