// Seed: 3378000016
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = $unsigned(20);
  ;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3
    , id_14,
    output supply0 module_1,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri id_11,
    output wire id_12
);
  assign id_3 = -1;
  wire id_15;
  module_0 modCall_1 ();
  assign id_8 = 1;
endmodule
