<profile>

<section name = "Vitis HLS Report for 'fc_layer_120_84_s'" level="0">
<item name = "Date">Mon Apr  7 23:45:07 2025
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.60 ns, 9.198 ns, 3.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52422, 52422, 0.661 ms, 0.661 ms, 52422, 52422, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_79_1">52416, 52416, 624, -, -, 84, no</column>
<column name=" + VITIS_LOOP_82_2">614, 614, 20, 5, 1, 120, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 176, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">33, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 257, -</column>
<column name="Register">-, -, 537, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U105">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U107">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U106">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc2_biases_U">fc_layer_120_84_s_fc2_biases, 1, 0, 0, 0, 84, 32, 1, 2688</column>
<column name="fc2_weights_U">fc_layer_120_84_s_fc2_weights, 32, 0, 0, 0, 10080, 32, 1, 322560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln79_fu_264_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln82_fu_285_p2">+, 0, 0, 15, 7, 1</column>
<column name="add_ln83_1_fu_311_p2">+, 0, 0, 19, 14, 7</column>
<column name="add_ln83_fu_291_p2">+, 0, 0, 19, 14, 14</column>
<column name="and_ln86_fu_352_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln79_fu_258_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="icmp_ln82_fu_279_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="icmp_ln86_2_fu_340_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln86_fu_334_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ifzero_fu_301_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="or_ln86_fu_346_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln86_fu_358_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_j_phi_fu_172_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_phi_mul_phi_fu_183_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_sum_3_phi_fu_195_p4">9, 2, 32, 64</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_203_p0">15, 3, 32, 96</column>
<column name="grp_fu_203_p1">15, 3, 32, 96</column>
<column name="i_reg_156">9, 2, 7, 14</column>
<column name="j_reg_168">9, 2, 7, 14</column>
<column name="phi_mul_reg_179">9, 2, 14, 28</column>
<column name="sum_3_reg_191">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln79_reg_381">7, 0, 7, 0</column>
<column name="add_ln82_reg_405">7, 0, 7, 0</column>
<column name="add_ln83_1_reg_434">14, 0, 14, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="fc2_biases_load_reg_396">32, 0, 32, 0</column>
<column name="fc2_weights_load_reg_424">32, 0, 32, 0</column>
<column name="gmem_addr_11_read_reg_419">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_372">64, 0, 64, 0</column>
<column name="i_reg_156">7, 0, 7, 0</column>
<column name="icmp_ln82_reg_401">1, 0, 1, 0</column>
<column name="ifzero_reg_415">1, 0, 1, 0</column>
<column name="j_reg_168">7, 0, 7, 0</column>
<column name="mul_reg_439">32, 0, 32, 0</column>
<column name="phi_mul_reg_179">14, 0, 14, 0</column>
<column name="select_ln86_reg_456">32, 0, 32, 0</column>
<column name="sum_3_reg_191">32, 0, 32, 0</column>
<column name="sum_4_reg_444">32, 0, 32, 0</column>
<column name="sum_reg_450">32, 0, 32, 0</column>
<column name="zext_ln81_reg_391">7, 0, 14, 7</column>
<column name="icmp_ln82_reg_401">64, 32, 1, 0</column>
<column name="ifzero_reg_415">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc_layer&lt;120, 84&gt;, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
</table>
</item>
</section>
</profile>
