{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564241590525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564241590526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 23:33:10 2019 " "Processing started: Sat Jul 27 23:33:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564241590526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564241590526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hsc -c hsc " "Command: quartus_sta hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564241590527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1564241590639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1564241591063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564241591063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564241591099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1564241591099 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_28l3 " "Entity altpll_28l3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3mj1 " "Entity dcfifo_3mj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_glj1 " "Entity dcfifo_glj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1564241591698 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1564241591698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564241591784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591786 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564241591786 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564241591790 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_controller_phy instance u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst" 0 0 "Quartus II" 0 0 1564241591890 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1564241591958 ""}
{ "Info" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Could not find PLL clocks for u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Creating PLL base clocks" 0 0 "Quartus II" 0 0 1564241591958 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name ext_clk ext_clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name ext_clk ext_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -phase -90.00 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 91 -multiply_by 152 -duty_cycle 50.00 -name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1564241591960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1564241591961 ""}
{ "Critical Warning" "0" "" "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." {  } {  } 1 0 "PLL clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL." 0 0 "Quartus II" 0 0 1564241591967 ""}
{ "Warning" "0" "" "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "ddr2_controller_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" 0 0 "Quartus II" 0 0 1564241591967 ""}
{ "Info" "0" "" "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1564241592021 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1564241592152 ""}
{ "Info" "ISTA_SDC_FOUND" "ip_core/DDR2/ddr2_controller_example_top.sdc " "Reading SDC File: 'ip_core/DDR2/ddr2_controller_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1564241592153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 1 pnf port " "Ignored filter at ddr2_controller_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564241592154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_controller_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_controller_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_controller_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_controller_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_controller_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}  } { { "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" "" { Text "D:/gitwork/FPFA_EXC/fpga_ddr2/prj/ip_core/DDR2/ddr2_controller_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1564241592155 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592302 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564241592302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592364 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241592364 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241592368 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241592368 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1564241592371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1564241592390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564241592511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564241592511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.555 " "Worst-case setup slack is -3.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555            -527.888 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.555            -527.888 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -5.008 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.331              -5.008 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.084               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.615               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.056               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.064               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.077               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.108               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.420               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.464               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.865               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.791               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.791               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.835               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.835               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.045               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.045               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.043               0.000 ext_clk  " "   39.043               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.038               0.000 altera_reserved_tck  " "   42.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241592514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.247 " "Worst-case hold slack is -1.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247              -1.247 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.247              -1.247 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.422               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.432               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.454               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.466               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 ext_clk  " "    0.502               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.502               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.094               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.094               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.168               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.401               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.415               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.415               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.448               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.448               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.462               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.560               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.560               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241592538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.546 " "Worst-case recovery slack is -5.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.546           -1020.915 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.546           -1020.915 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.645               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.645               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.324               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.324               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.814               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.814               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.829               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.829               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.853               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.853               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.308               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.308               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.323               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.323               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.160               0.000 altera_reserved_tck  " "   48.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241592550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.129 " "Worst-case removal slack is 1.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 altera_reserved_tck  " "    1.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.159               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.159               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.186               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.397               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.625               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.198               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.198               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.358               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.358               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.832               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.832               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241592562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.686               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.687               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.688               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.691               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.725               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.746               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.747               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.748               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.749               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.750               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.751               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.693               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.869               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.869               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.671               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.688               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.688               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 ext_clk  " "   19.764               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241592568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.003 ns " "Worst Case Available Settling Time: 5.003 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241593641 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[1\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1564241593913 ""}
{ "Critical Warning" "0" "" "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" {  } {  } 1 0 "Warning (307078): ALTMEMPHY PLL, hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst\|ddr2_controller_phy_alt_mem_phy_clk_reset:clk\|ddr2_controller_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_28l3:auto_generated\|clk\[2\], when fed by another PLL, must have the bandwidth mode set to High instead of Medium" 0 0 "Quartus II" 0 0 1564241593913 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564241593913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.247 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.422 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.422" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.615 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594718 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.560 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.373 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241594882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.159 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.159" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595080 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.615 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595404 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.791 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.791" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595409 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.415 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.415" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.064 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.064" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241595877 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564241596023 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.791  1.415" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.791  1.415" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.064  1.168" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.064  1.168" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.615       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.615       " 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 85C Model)                           \|  0.247  0.422" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                           \|  0.247  0.422" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  2.373  1.159" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  2.373  1.159" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.066  0.081" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.066  0.081" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.292  0.439" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.292  0.439" 0 0 "Quartus II" 0 0 1564241596024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564241596278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1564241596313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1564241597243 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564241597606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597614 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241597614 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241597616 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241597616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564241597796 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564241597796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.377 " "Worst-case setup slack is -3.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377            -510.451 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.377            -510.451 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.060 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.010              -0.060 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.033               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.585               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.015               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.104               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.129               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.294               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.478               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.969               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.994               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.994               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.259               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.259               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.509               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.509               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.137               0.000 ext_clk  " "   39.137               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.510               0.000 altera_reserved_tck  " "   42.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241597916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.132 " "Worst-case hold slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132              -1.132 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.132              -1.132 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.383               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.389               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.402               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.417               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 ext_clk  " "    0.470               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.472               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    1.065               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.191               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.219               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.358               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.386               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.435               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.463               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.617               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.617               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241598058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.018 " "Worst-case recovery slack is -5.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.018            -924.995 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.018            -924.995 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.837               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.837               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.623               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.623               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.953               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.953               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.965               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.965               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.206               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.206               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.629               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.629               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.491               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.436               0.000 altera_reserved_tck  " "   48.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241598187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.030 " "Worst-case removal slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 altera_reserved_tck  " "    1.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.068               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.068               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.089               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.248               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.453               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.998               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.085               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.534               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.534               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241598318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.785 " "Worst-case minimum pulse width slack is 1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.785               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.224               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.689               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.690               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.693               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.693               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.695               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.696               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.724               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.735               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.736               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.742               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.698               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.698               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.843               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.843               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.649               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.691               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 ext_clk  " "   19.752               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.340               0.000 altera_reserved_tck  " "   49.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241598445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.358 ns " "Worst Case Available Settling Time: 5.358 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241612138 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564241612732 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1564241612732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.561 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 0.561" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.383 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613709 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241613998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.585 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.585" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.617 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.617" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614210 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614414 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.068 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241614749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.585 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.585" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.969 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 2.969" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.104 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241615928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241616193 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  2.969  1.358" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  2.969  1.358" 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.104  1.191" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.104  1.191" 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.585       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.585       " 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 0C Model)                            \|  0.561  0.383" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  0.561  0.383" 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  2.560  1.068" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  2.560  1.068" 0 0 "Quartus II" 0 0 1564241616471 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.034  0.049" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.034  0.049" 0 0 "Quartus II" 0 0 1564241616472 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.303  0.470" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.303  0.470" 0 0 "Quartus II" 0 0 1564241616472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1564241616985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1564241617349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617357 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241617357 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1564241617359 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1564241617359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1564241617381 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1564241617381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.535 " "Worst-case setup slack is -1.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535            -222.090 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.535            -222.090 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.116               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.241               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.242               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.534               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.535               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.535               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.603               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    1.603               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.070               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.484               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.484               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.898               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.215               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.382               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.383               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.383               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.682               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.682               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.922               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.922               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.579               0.000 ext_clk  " "   39.579               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.678               0.000 altera_reserved_tck  " "   46.678               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241617633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.811 " "Worst-case hold slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -0.811 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.811              -0.811 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.138               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.146               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.150               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.187               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 ext_clk  " "    0.192               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.193               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.194               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    0.537               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    0.697               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.222               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.271               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.569               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241617907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.572 " "Worst-case recovery slack is -2.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.572            -482.154 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.572            -482.154 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.645               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.645               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.704               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.704               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.007               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.007               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.011               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.011               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.088               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.088               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.289               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.289               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.239               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.362               0.000 altera_reserved_tck  " "   49.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241618169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.491               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.492               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.501               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.572               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.676               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.970               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.085               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.274               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241618434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.653 " "Worst-case minimum pulse width slack is 2.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.653               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.655               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.741               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32  " "    2.763               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9  " "    2.765               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15  " "    2.766               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic  " "    2.772               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.775               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7  " "    2.776               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8  " "    2.777               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24  " "    2.779               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.784               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.784               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.941               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.941               0.000 u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    9.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.443               0.000 ext_clk  " "   19.443               0.000 ext_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1564241618696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.979 ns " "Worst Case Available Settling Time: 8.979 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1564241646329 ""}
{ "Critical Warning" "0" "" "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" {  } {  } 1 0 "Read Capture and Write timing analyses may not be valid due to violated timing model assumptions" 0 0 "Quartus II" 0 0 1564241647371 ""}
{ "Critical Warning" "0" "" "See violated timing model assumptions in previous timing analysis above" {  } {  } 1 0 "See violated timing model assumptions in previous timing analysis above" 0 0 "Quartus II" 0 0 1564241647371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.484 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.484" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.146 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241648740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.603 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.603" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649183 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.697 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.697" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.645 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.645" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241649880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.491 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\] " "-to \[get_registers \{hsc_ddr2_top:u4_hsc_ddr2_top\|ddr2_controller:u_ddr2_controller\|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.603 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.603" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241650803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.382 " "Report Timing: Found 42 setup paths (0 violated).  Worst case slack is 3.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651174 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222 " "Report Timing: Found 42 hold paths (0 violated).  Worst case slack is 1.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241651603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.241 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652030 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\} " "-panel_name \{u4_hsc_ddr2_top\|u_ddr2_controller\|ddr2_controller_controller_phy_inst\|ddr2_controller_phy_inst\|ddr2_controller_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1564241652421 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.382  1.222" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.382  1.222" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.241  1.271" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.241  1.271" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.603       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.603       " 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.603  0.146" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.603  0.146" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.645  0.491" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.645  0.491" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.388  0.393" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.388  0.393" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.388  0.531" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.388  0.531" 0 0 "Quartus II" 0 0 1564241652831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564241655513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1564241655513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564241658925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 23:34:18 2019 " "Processing ended: Sat Jul 27 23:34:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564241658925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564241658925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564241658925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564241658925 ""}
