Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys.qsys --block-symbol-file --output-directory=/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading QuartusMT/nios_systemqsys.qsys
Progress: Reading input file
Progress: Adding ACTOR_0 [SDF_ABC_ACTOR 1.0]
Progress: Reading input file
Progress: Adding SDF_ABC_ACTOR_internal_inst [SDF_ABC_ACTOR_internal 1.0]
Progress: Parameterizing module SDF_ABC_ACTOR_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module ACTOR_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_output [altera_avalon_fifo 22.1]
Progress: Parameterizing module nios_output
Progress: Adding niose_input [altera_avalon_fifo 22.1]
Progress: Parameterizing module niose_input
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_systemqsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_systemqsys.nios_output: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: nios_systemqsys.niose_input: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys.qsys --synthesis=VERILOG --output-directory=/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading QuartusMT/nios_systemqsys.qsys
Progress: Reading input file
Progress: Adding ACTOR_0 [SDF_ABC_ACTOR 1.0]
Progress: Parameterizing module ACTOR_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_output [altera_avalon_fifo 22.1]
Progress: Parameterizing module nios_output
Progress: Adding niose_input [altera_avalon_fifo 22.1]
Progress: Parameterizing module niose_input
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_systemqsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_systemqsys.nios_output: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: nios_systemqsys.niose_input: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.nios_output.out/ACTOR_0.s0: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys.ACTOR_0.s4/niose_input.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: nios_systemqsys: Generating nios_systemqsys "nios_systemqsys" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: ACTOR_0: "nios_systemqsys" instantiated SDF_ABC_ACTOR "ACTOR_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_systemqsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/bin/perl -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin/europa -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_systemqsys_jtag_uart_0 --dir=/tmp/alt9646_7016728213522661306.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/soleimanmanteghi/intelFPGA/22.1std/quartus --verilog --config=/tmp/alt9646_7016728213522661306.dir/0002_jtag_uart_0_gen//nios_systemqsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_systemqsys_jtag_uart_0'
Info: jtag_uart_0: "nios_systemqsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios_systemqsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: nios_output: Starting RTL generation for module 'nios_systemqsys_nios_output'
Info: nios_output:   Generation command is [exec /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/bin/perl -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin/europa -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=nios_systemqsys_nios_output --dir=/tmp/alt9646_7016728213522661306.dir/0003_nios_output_gen/ --quartus_dir=/home/soleimanmanteghi/intelFPGA/22.1std/quartus --verilog --config=/tmp/alt9646_7016728213522661306.dir/0003_nios_output_gen//nios_systemqsys_nios_output_component_configuration.pl  --do_build_sim=0  ]
Info: nios_output: Done RTL generation for module 'nios_systemqsys_nios_output'
Info: nios_output: "nios_systemqsys" instantiated altera_avalon_fifo "nios_output"
Info: niose_input: Starting RTL generation for module 'nios_systemqsys_niose_input'
Info: niose_input:   Generation command is [exec /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/bin/perl -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin/europa -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=nios_systemqsys_niose_input --dir=/tmp/alt9646_7016728213522661306.dir/0004_niose_input_gen/ --quartus_dir=/home/soleimanmanteghi/intelFPGA/22.1std/quartus --verilog --config=/tmp/alt9646_7016728213522661306.dir/0004_niose_input_gen//nios_systemqsys_niose_input_component_configuration.pl  --do_build_sim=0  ]
Info: niose_input: Done RTL generation for module 'nios_systemqsys_niose_input'
Info: niose_input: "nios_systemqsys" instantiated altera_avalon_fifo "niose_input"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_systemqsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/bin/perl -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/perl/lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin/europa -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_systemqsys_onchip_memory2_0 --dir=/tmp/alt9646_7016728213522661306.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/soleimanmanteghi/intelFPGA/22.1std/quartus --verilog --config=/tmp/alt9646_7016728213522661306.dir/0005_onchip_memory2_0_gen//nios_systemqsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_systemqsys_onchip_memory2_0'
Info: onchip_memory2_0: "nios_systemqsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_systemqsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_systemqsys" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "nios_systemqsys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "nios_systemqsys" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "nios_systemqsys" instantiated altera_reset_controller "rst_controller"
Info: SDF_ABC_ACTOR_internal_inst: "ACTOR_0" instantiated SDF_ABC_ACTOR_internal "SDF_ABC_ACTOR_internal_inst"
Info: cpu: Starting RTL generation for module 'nios_systemqsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64//perl/bin/perl -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64//perl/lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin/europa -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/sopc_builder/bin -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/soleimanmanteghi/intelFPGA/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_systemqsys_nios2_gen2_0_cpu --dir=/tmp/alt9646_7016728213522661306.dir/0009_cpu_gen/ --quartus_bindir=/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/ --verilog --config=/tmp/alt9646_7016728213522661306.dir/0009_cpu_gen//nios_systemqsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.16 03:33:26 (*) Starting Nios II generation
Info: cpu: # 2023.10.16 03:33:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.16 03:33:26 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.16 03:33:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.16 03:33:27 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.16 03:33:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_systemqsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/nios_systemqsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_systemqsys: Done "nios_systemqsys" with 39 modules, 261 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
