INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/latest_code/implementation_running/final_code_nexys/final_code_nexys/final_code_nexys.srcs/sources_1/new/conv_sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/latest_code/implementation_running/final_code_nexys/final_code_nexys/final_code_nexys.srcs/sim_1/new/test_sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sobel
INFO: [VRFC 10-2458] undeclared symbol i_pixel_Data, assumed default net type wire [D:/code/latest_code/implementation_running/final_code_nexys/final_code_nexys/final_code_nexys.srcs/sim_1/new/test_sobel.v:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 72 bits [D:/code/latest_code/implementation_running/final_code_nexys/final_code_nexys/final_code_nexys.srcs/sim_1/new/test_sobel.v:44]
