// Seed: 2017701663
module module_0 (
    output wire id_0,
    output wand id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  logic [-1 : 1  -  1] id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4
);
  wire [-1 : 1 'b0] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_0
  );
  parameter id_7 = 1 < 1;
  logic module_1;
  ;
endmodule
