// Seed: 2312212793
module module_0 (
    input tri id_0,
    input supply1 id_1
);
  logic id_3, id_4;
  wire [-1 : -1] id_5, id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri id_8,
    input tri1 id_9,
    input tri id_10
);
  always @* begin : LABEL_0
    $unsigned(45);
    ;
  end
  module_0 modCall_1 (
      id_9,
      id_6
  );
endmodule
