{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "fc03770d",
   "metadata": {},
   "source": [
    "### Appendix A: SystemVerilog Keywords Reference\n",
    "\n",
    "This appendix provides a comprehensive reference of SystemVerilog keywords, organized by category for easy navigation and understanding."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6d7a51dc",
   "metadata": {},
   "source": [
    "#### Data Types and Variables\n",
    "\n",
    "SystemVerilog significantly enhances the data modeling capabilities of traditional Verilog by introducing a rich set of data types and more flexible variable declaration mechanisms. Understanding these fundamental building blocks is crucial for effective hardware design, verification, and system-level modeling."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d229ab97",
   "metadata": {},
   "source": [
    "##### Basic Data Types\n",
    "- **`bit`** - Single-bit data type (0 or 1)\n",
    "- **`logic`** - Four-state data type (0, 1, X, Z)\n",
    "- **`reg`** - Legacy register type (four-state)\n",
    "- **`wire`** - Net type for connecting components\n",
    "- **`byte`** - 8-bit signed integer\n",
    "- **`shortint`** - 16-bit signed integer\n",
    "- **`int`** - 32-bit signed integer\n",
    "- **`longint`** - 64-bit signed integer\n",
    "- **`integer`** - 32-bit signed integer (legacy)\n",
    "- **`time`** - 64-bit unsigned integer for time values\n",
    "- **`real`** - Double-precision floating-point\n",
    "- **`shortreal`** - Single-precision floating-point\n",
    "- **`realtime`** - Real-time variable type"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b68d60ca",
   "metadata": {},
   "source": [
    "##### Packed and Unpacked Arrays\n",
    "- **`packed`** - Specifies packed array/structure\n",
    "- **`unpacked`** - Specifies unpacked array/structure (default)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "275bd322",
   "metadata": {},
   "source": [
    "##### Variable Declaration Modifiers\n",
    "- **`automatic`** - Automatic variable storage\n",
    "- **`static`** - Static variable storage\n",
    "- **`const`** - Constant declaration\n",
    "- **`var`** - Explicit variable declaration\n",
    "- **`parameter`** - Compile-time constant\n",
    "- **`localparam`** - Local parameter (not overridable)\n",
    "- **`specparam`** - Specify block parameter"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f24b6927",
   "metadata": {},
   "source": [
    "#### Structures and User-Defined Types\n",
    "\n",
    "SystemVerilog structures and user-defined types enable designers to create custom data models that mirror real-world hardware interfaces and complex data packets. These powerful constructs transform how we organize and manipulate related data elements in both RTL design and verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1b6905f",
   "metadata": {},
   "source": [
    "##### Structure and Union Keywords\n",
    "- **`struct`** - Structure declaration\n",
    "- **`union`** - Union declaration\n",
    "- **`tagged`** - Tagged union\n",
    "- **`enum`** - Enumerated type\n",
    "- **`typedef`** - Type definition"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "55714313",
   "metadata": {},
   "source": [
    "##### Structure Modifiers\n",
    "- **`packed`** - Packed structure/union\n",
    "- **`signed`** - Signed data type\n",
    "- **`unsigned`** - Unsigned data type"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7db7d79",
   "metadata": {},
   "source": [
    "#### Classes and Object-Oriented Programming\n",
    "\n",
    "SystemVerilog classes bring object-oriented programming capabilities to hardware verification, enabling encapsulation, inheritance, and polymorphism for creating reusable and scalable testbench components. This paradigm revolutionizes verification methodology by allowing complex test environments to be built using modular, maintainable, and extensible code structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "542b451a",
   "metadata": {},
   "source": [
    "##### Class Declaration\n",
    "- **`class`** - Class declaration\n",
    "- **`endclass`** - End of class declaration\n",
    "- **`extends`** - Class inheritance\n",
    "- **`implements`** - Interface implementation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "335c5156",
   "metadata": {},
   "source": [
    "##### Class Members and Methods\n",
    "- **`function`** - Function declaration\n",
    "- **`endfunction`** - End of function\n",
    "- **`task`** - Task declaration\n",
    "- **`endtask`** - End of task\n",
    "- **`new`** - Constructor method\n",
    "- **`this`** - Reference to current object\n",
    "- **`super`** - Reference to parent class"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "301fae61",
   "metadata": {},
   "source": [
    "##### Access Control\n",
    "- **`local`** - Local class member\n",
    "- **`protected`** - Protected class member\n",
    "- **`public`** - Public class member (default)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53ed06f5",
   "metadata": {},
   "source": [
    "##### Method Qualifiers\n",
    "- **`virtual`** - Virtual method\n",
    "- **`pure`** - Pure virtual method\n",
    "- **`extern`** - External method declaration\n",
    "- **`static`** - Static method/property"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23da74ad",
   "metadata": {},
   "source": [
    "#### Interfaces and Modports\n",
    "\n",
    "SystemVerilog interfaces provide a structured way to group related signals and define communication protocols between modules, eliminating the tedious and error-prone process of connecting individual wires. Modports within interfaces specify directional views and access permissions, enabling clean separation of concerns and reusable protocol definitions across different design components."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d51e9a53",
   "metadata": {},
   "source": [
    "##### Interface Keywords\n",
    "- **`interface`** - Interface declaration\n",
    "- **`endinterface`** - End of interface\n",
    "- **`modport`** - Module port specification\n",
    "- **`clocking`** - Clocking block\n",
    "- **`endclocking`** - End of clocking block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "68854fb1",
   "metadata": {},
   "source": [
    "##### Interface Connection\n",
    "- **`import`** - Import interface tasks/functions\n",
    "- **`export`** - Export interface tasks/functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfaa6148",
   "metadata": {},
   "source": [
    "#### Modules and Programs\n",
    "\n",
    "SystemVerilog modules remain the fundamental building blocks for synthesizable hardware design, providing structural hierarchy and behavioral modeling capabilities for digital circuits. Programs complement modules by offering a dedicated construct for testbench code with enhanced scheduling semantics and better separation between design under test and verification environment."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b5f55ba3",
   "metadata": {},
   "source": [
    "##### Module Keywords\n",
    "- **`module`** - Module declaration\n",
    "- **`endmodule`** - End of module\n",
    "- **`program`** - Program block\n",
    "- **`endprogram`** - End of program\n",
    "- **`package`** - Package declaration\n",
    "- **`endpackage`** - End of package"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79670582",
   "metadata": {},
   "source": [
    "##### Port Declarations\n",
    "- **`input`** - Input port\n",
    "- **`output`** - Output port\n",
    "- **`inout`** - Bidirectional port\n",
    "- **`ref`** - Reference port (pass by reference)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6dfaf160",
   "metadata": {},
   "source": [
    "#### Control Flow Statements\n",
    "\n",
    "SystemVerilog control flow statements govern the execution order and decision-making logic in both synthesizable hardware designs and verification testbenches, ranging from basic conditional statements to advanced loop constructs. These constructs enable designers to create complex behavioral models, state machines, and algorithmic processes that accurately represent real-world digital system functionality."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a7887f0",
   "metadata": {},
   "source": [
    "##### Conditional Statements\n",
    "- **`if`** - Conditional statement\n",
    "- **`else`** - Alternative condition\n",
    "- **`case`** - Case statement\n",
    "- **`casex`** - Case with X/Z wildcards\n",
    "- **`casez`** - Case with Z wildcards\n",
    "- **`default`** - Default case\n",
    "- **`endcase`** - End of case statement\n",
    "- **`unique`** - Unique case modifier\n",
    "- **`priority`** - Priority case modifier"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9e11cbb2",
   "metadata": {},
   "source": [
    "##### Loop Statements\n",
    "- **`for`** - For loop\n",
    "- **`while`** - While loop\n",
    "- **`do`** - Do-while loop\n",
    "- **`foreach`** - Foreach loop\n",
    "- **`repeat`** - Repeat loop\n",
    "- **`forever`** - Infinite loop"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81b62378",
   "metadata": {},
   "source": [
    "##### Loop Control\n",
    "- **`break`** - Break from loop\n",
    "- **`continue`** - Continue to next iteration\n",
    "- **`return`** - Return from function/task"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad932433",
   "metadata": {},
   "source": [
    "#### Procedural Blocks\n",
    "\n",
    "SystemVerilog procedural blocks define regions of code that execute based on specific triggers such as clock edges, signal changes, or simulation events, forming the foundation for both combinational and sequential logic modeling. These blocks, including always_comb, always_ff, and always procedures, provide precise control over when and how behavioral code executes in hardware designs and testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5233d534",
   "metadata": {},
   "source": [
    "##### Always Blocks\n",
    "- **`always`** - Always procedural block\n",
    "- **`always_comb`** - Combinational always block\n",
    "- **`always_ff`** - Flip-flop always block\n",
    "- **`always_latch`** - Latch always block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4137632",
   "metadata": {},
   "source": [
    "##### Initial and Final\n",
    "- **`initial`** - Initial procedural block\n",
    "- **`final`** - Final procedural block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f941b65",
   "metadata": {},
   "source": [
    "##### Generate Blocks\n",
    "- **`generate`** - Generate block\n",
    "- **`endgenerate`** - End of generate block\n",
    "- **`genvar`** - Generate variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ddb0c227",
   "metadata": {},
   "source": [
    "#### Timing and Events\n",
    "\n",
    "SystemVerilog timing and event mechanisms control the precise scheduling and synchronization of operations in simulation, enabling accurate modeling of real-world hardware timing relationships and signal dependencies. These constructs provide sophisticated control over when actions occur, from simple delays and clock-based timing to complex inter-process communication and synchronization patterns essential for verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0d5670f",
   "metadata": {},
   "source": [
    "##### Event Control\n",
    "- **`@`** - Event control operator\n",
    "- **`wait`** - Wait statement\n",
    "- **`wait_order`** - Wait for events in order\n",
    "- **`##`** - Cycle delay operator\n",
    "- **`#`** - Time delay operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84855428",
   "metadata": {},
   "source": [
    "##### Edge Detection\n",
    "- **`posedge`** - Positive edge\n",
    "- **`negedge`** - Negative edge\n",
    "- **`edge`** - Any edge"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef6e4bb1",
   "metadata": {},
   "source": [
    "##### Event Types\n",
    "- **`event`** - Event data type\n",
    "- **`triggered`** - Event triggered check"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3d8ac04",
   "metadata": {},
   "source": [
    "#### Assertions and Verification\n",
    "\n",
    "SystemVerilog assertions provide a declarative way to specify and automatically check design properties and protocol compliance, transforming verification from reactive debugging to proactive property-based validation. These powerful constructs enable designers to embed formal specifications directly into their code, creating self-documenting designs that continuously monitor for violations during simulation and formal verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3835a37",
   "metadata": {},
   "source": [
    "##### Assertion Keywords\n",
    "- **`assert`** - Immediate assertion\n",
    "- **`assume`** - Assumption\n",
    "- **`cover`** - Coverage point\n",
    "- **`restrict`** - Restriction\n",
    "- **`expect`** - Expectation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd1440fd",
   "metadata": {},
   "source": [
    "##### Property and Sequence\n",
    "- **`property`** - Property declaration\n",
    "- **`endproperty`** - End of property\n",
    "- **`sequence`** - Sequence declaration\n",
    "- **`endsequence`** - End of sequence"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "686da0e4",
   "metadata": {},
   "source": [
    "##### Temporal Operators\n",
    "- **`not`** - Logical not\n",
    "- **`and`** - Logical and\n",
    "- **`or`** - Logical or\n",
    "- **`implies`** - Implication operator\n",
    "- **`iff`** - If and only if\n",
    "- **`throughout`** - Throughout operator\n",
    "- **`within`** - Within operator\n",
    "- **`intersect`** - Intersect operator\n",
    "- **`first_match`** - First match operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81ab1ecb",
   "metadata": {},
   "source": [
    "#### Randomization and Constraints\n",
    "\n",
    "SystemVerilog randomization capabilities enable automatic generation of diverse test stimuli through constrained random testing, dramatically improving verification coverage and bug detection compared to directed testing approaches. Constraint blocks provide sophisticated control over random value generation, allowing designers to create realistic test scenarios that respect protocol requirements, boundary conditions, and complex interdependencies between variables."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6580864",
   "metadata": {},
   "source": [
    "##### Random Variables\n",
    "- **`rand`** - Random variable\n",
    "- **`randc`** - Random cyclic variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00ebdcbe",
   "metadata": {},
   "source": [
    "##### Constraint Blocks\n",
    "- **`constraint`** - Constraint block\n",
    "- **`solve`** - Solve order specification\n",
    "- **`before`** - Solve before constraint"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3c4a5728",
   "metadata": {},
   "source": [
    "##### Randomization Methods\n",
    "- **`randomize`** - Randomization method\n",
    "- **`srandom`** - Set random seed"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7ae544b",
   "metadata": {},
   "source": [
    "##### Distribution Keywords\n",
    "- **`dist`** - Distribution constraint\n",
    "- **`inside`** - Inside constraint"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa3d7a16",
   "metadata": {},
   "source": [
    "#### Coverage\n",
    "\n",
    "SystemVerilog coverage mechanisms provide quantitative metrics to measure verification completeness by tracking which design features, states, and scenarios have been exercised during testing. These powerful constructs include functional coverage for user-defined verification goals and code coverage for structural analysis, enabling verification teams to identify testing gaps and achieve comprehensive design validation with measurable confidence."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1b8dcb4",
   "metadata": {},
   "source": [
    "##### Covergroup Keywords\n",
    "- **`covergroup`** - Coverage group declaration\n",
    "- **`endgroup`** - End of coverage group\n",
    "- **`coverpoint`** - Coverage point\n",
    "- **`cross`** - Cross coverage\n",
    "- **`bins`** - Coverage bins\n",
    "- **`ignore_bins`** - Ignore bins\n",
    "- **`illegal_bins`** - Illegal bins"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5dffaa62",
   "metadata": {},
   "source": [
    "##### Coverage Options\n",
    "- **`option`** - Coverage option\n",
    "- **`type_option`** - Type option for coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d62af55f",
   "metadata": {},
   "source": [
    "#### DPI (Direct Programming Interface)\n",
    "\n",
    "SystemVerilog DPI enables seamless integration between SystemVerilog code and external programming languages like C/C++, allowing designers to leverage existing software libraries, algorithms, and system-level models within verification environments. This powerful interface provides bidirectional communication capabilities, enabling complex mathematical computations, file operations, and legacy code integration that would be impractical or impossible to implement purely in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cdf14be4",
   "metadata": {},
   "source": [
    "##### DPI Keywords\n",
    "- **`export`** - Export DPI function\n",
    "- **`import`** - Import DPI function\n",
    "- **`dpi`** - DPI declaration\n",
    "- **`context`** - DPI context"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cdda8b22",
   "metadata": {},
   "source": [
    "#### Specify Blocks and Timing\n",
    "\n",
    "SystemVerilog specify blocks provide precise timing annotation capabilities for modeling real hardware delays, setup/hold times, and path delays essential for accurate timing simulation and static timing analysis. These constructs enable designers to create timing-aware models that accurately represent propagation delays, timing constraints, and performance characteristics of actual silicon implementations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fa0619a4",
   "metadata": {},
   "source": [
    "##### Specify Block\n",
    "- **`specify`** - Specify block\n",
    "- **`endspecify`** - End of specify block\n",
    "- **`specparam`** - Specify parameter"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd086761",
   "metadata": {},
   "source": [
    "##### Path Declarations\n",
    "- **`$setup`** - Setup timing check\n",
    "- **`$hold`** - Hold timing check\n",
    "- **`$width`** - Width timing check\n",
    "- **`$period`** - Period timing check"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb7a02cb",
   "metadata": {},
   "source": [
    "#### System Tasks and Functions (Keywords)\n",
    "\n",
    "SystemVerilog system tasks and functions provide built-in utilities for essential simulation operations including display output, file I/O, memory management, and simulation control, forming the foundation for testbench development and debugging. These predefined constructs, identified by the dollar sign prefix ($), offer standardized interfaces for common verification tasks such as value monitoring, random number generation, and simulation time management."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a9e7e49",
   "metadata": {},
   "source": [
    "##### Simulation Control\n",
    "- **`$finish`** - Finish simulation\n",
    "- **`$stop`** - Stop simulation\n",
    "- **`$exit`** - Exit simulation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "027c07e5",
   "metadata": {},
   "source": [
    "##### Display and File I/O\n",
    "- **`$display`** - Display formatted output\n",
    "- **`$write`** - Write formatted output\n",
    "- **`$monitor`** - Monitor variables\n",
    "- **`$strobe`** - Strobe values"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df492c65",
   "metadata": {},
   "source": [
    "#### Compiler Directives\n",
    "\n",
    "SystemVerilog compiler directives provide preprocessing instructions that control compilation behavior, enabling conditional compilation, macro definitions, file inclusion, and configuration management across different simulation and synthesis environments. These backtick-prefixed commands allow designers to create portable, configurable code that adapts to different tools, target technologies, and verification scenarios without manual source code modification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96f43359",
   "metadata": {},
   "source": [
    "##### Preprocessor Directives\n",
    "- **`` `define``** - Define macro\n",
    "- **`` `undef``** - Undefine macro\n",
    "- **`` `ifdef``** - Conditional compilation\n",
    "- **`` `ifndef``** - Negative conditional compilation\n",
    "- **`` `else``** - Else for conditional compilation\n",
    "- **`` `elsif``** - Else-if for conditional compilation\n",
    "- **`` `endif``** - End conditional compilation\n",
    "- **`` `include``** - Include file\n",
    "- **`` `timescale``** - Time scale directive"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84f03ee8",
   "metadata": {},
   "source": [
    "##### Configuration Directives\n",
    "- **`` `celldefine``** - Cell definition start\n",
    "- **`` `endcelldefine``** - Cell definition end\n",
    "- **`` `default_nettype``** - Default net type\n",
    "- **`` `resetall``** - Reset all directives"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea0dc68b",
   "metadata": {},
   "source": [
    "#### Miscellaneous Keywords\n",
    "\n",
    "SystemVerilog miscellaneous keywords encompass specialized language constructs and reserved words that serve specific purposes in advanced design and verification scenarios, including package management, bind statements, and configuration utilities. These diverse keywords provide essential functionality for complex SystemVerilog projects, enabling sophisticated design organization, cross-module connections, and tool-specific optimizations that don't fit into other major language categories."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bb918c12",
   "metadata": {},
   "source": [
    "##### Special Keywords\n",
    "- **`begin`** - Begin block\n",
    "- **`end`** - End block\n",
    "- **`fork`** - Fork parallel processes\n",
    "- **`join`** - Join all processes\n",
    "- **`join_any`** - Join any process\n",
    "- **`join_none`** - Join no processes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed23830a",
   "metadata": {},
   "source": [
    "##### Strength and Drive\n",
    "- **`supply0`** - Supply 0 strength\n",
    "- **`supply1`** - Supply 1 strength\n",
    "- **`strong0`** - Strong 0 drive\n",
    "- **`strong1`** - Strong 1 drive\n",
    "- **`pull0`** - Pull down\n",
    "- **`pull1`** - Pull up\n",
    "- **`weak0`** - Weak 0 drive\n",
    "- **`weak1`** - Weak 1 drive\n",
    "- **`highz0`** - High impedance 0\n",
    "- **`highz1`** - High impedance 1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c48abf4a",
   "metadata": {},
   "source": [
    "##### Gate Primitives\n",
    "- **`and`** - AND gate\n",
    "- **`or`** - OR gate\n",
    "- **`not`** - NOT gate\n",
    "- **`nand`** - NAND gate\n",
    "- **`nor`** - NOR gate\n",
    "- **`xor`** - XOR gate\n",
    "- **`xnor`** - XNOR gate\n",
    "- **`buf`** - Buffer\n",
    "- **`bufif0`** - Tri-state buffer (active low)\n",
    "- **`bufif1`** - Tri-state buffer (active high)\n",
    "- **`notif0`** - Tri-state inverter (active low)\n",
    "- **`notif1`** - Tri-state inverter (active high)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5635d5f",
   "metadata": {},
   "source": [
    "##### Configuration and Binding\n",
    "- **`config`** - Configuration declaration\n",
    "- **`endconfig`** - End configuration\n",
    "- **`design`** - Design specification\n",
    "- **`liblist`** - Library list\n",
    "- **`library`** - Library specification\n",
    "- **`use`** - Use clause\n",
    "- **`bind`** - Bind statement"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd42b567",
   "metadata": {},
   "source": [
    "#### Reserved Words (Context-Dependent)\n",
    "\n",
    "These keywords have special meaning in specific contexts:\n",
    "\n",
    "- **`alias`** - Net alias declaration\n",
    "- **`cell`** - Cell instance\n",
    "- **`checker`** - Checker declaration\n",
    "- **`endchecker`** - End checker\n",
    "- **`eventually`** - Eventually operator\n",
    "- **`global`** - Global clocking\n",
    "- **`iff`** - If and only if\n",
    "- **`implies`** - Implies operator\n",
    "- **`interconnect`** - Interconnect net type\n",
    "- **`nettype`** - User-defined net type\n",
    "- **`nexttime`** - Next time operator\n",
    "- **`s_always`** - Strong always operator\n",
    "- **`s_eventually`** - Strong eventually operator\n",
    "- **`s_nexttime`** - Strong next time operator\n",
    "- **`s_until`** - Strong until operator\n",
    "- **`s_until_with`** - Strong until with operator\n",
    "- **`soft`** - Soft constraint\n",
    "- **`strong`** - Strong operator\n",
    "- **`until`** - Until operator\n",
    "- **`until_with`** - Until with operator\n",
    "- **`untyped`** - Untyped reference\n",
    "- **`weak`** - Weak operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c622fa1f",
   "metadata": {},
   "source": [
    "#### Usage Notes\n",
    "\n",
    "1. **Case Sensitivity**: All SystemVerilog keywords are case-sensitive and must be written in lowercase.\n",
    "2. **Reserved Status**: These keywords cannot be used as identifiers (variable names, module names, etc.) in your code.\n",
    "3. **Context Dependency**: Some keywords have different meanings depending on the context in which they are used.\n",
    "4. **Version Compatibility**: Some keywords are specific to SystemVerilog and not available in traditional Verilog.\n",
    "5. **Tool Support**: Not all tools support every SystemVerilog keyword. Check your tool's documentation for supported features.\n",
    "\n",
    "This reference provides a comprehensive overview of SystemVerilog keywords. For detailed usage examples and syntax, refer to the main sections of this tutorial and the IEEE 1800 SystemVerilog standard."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aacc5395",
   "metadata": {},
   "source": [
    "### Appendix B: Built-in System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions that enable debugging, file I/O, simulation control, and various utility operations. This appendix serves as a comprehensive reference for these essential tools.\n",
    "\n",
    "#### B.1 Display and Output Tasks\n",
    "\n",
    "##### B.1.1 Basic Display Tasks\n",
    "\n",
    "**$display**\n",
    "- **Syntax**: `$display(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text followed by newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$display(\"Counter value: %d at time %t\", counter, $time);\n",
    "```\n",
    "\n",
    "**$write**\n",
    "- **Syntax**: `$write(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text without newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$write(\"Processing... \");\n",
    "$write(\"Done\\n\");\n",
    "```\n",
    "\n",
    "**$strobe**\n",
    "- **Syntax**: `$strobe(format_string, arguments...)`\n",
    "- **Purpose**: Displays values at end of current time step\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "always @(posedge clk) begin\n",
    "    data <= new_data;\n",
    "    $strobe(\"Final data value: %h\", data);\n",
    "end\n",
    "```\n",
    "\n",
    "**$monitor**\n",
    "- **Syntax**: `$monitor(format_string, arguments...)`\n",
    "- **Purpose**: Continuously monitors and displays when variables change\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "initial $monitor(\"Time: %t, Reset: %b, Clock: %b\", $time, reset, clk);\n",
    "```\n",
    "\n",
    "##### B.1.2 Format Specifiers\n",
    "\n",
    "| Specifier | Description | Example |\n",
    "|-----------|-------------|---------|\n",
    "| %b, %B | Binary | `$display(\"%b\", 8'b10110101);` |\n",
    "| %o, %O | Octal | `$display(\"%o\", 32'h1A2B);` |\n",
    "| %d, %D | Decimal | `$display(\"%d\", counter);` |\n",
    "| %h, %H | Hexadecimal | `$display(\"%h\", address);` |\n",
    "| %c, %C | Character | `$display(\"%c\", 8'h41);` // Prints 'A' |\n",
    "| %s, %S | String | `$display(\"%s\", \"Hello\");` |\n",
    "| %t, %T | Time | `$display(\"%t\", $time);` |\n",
    "| %f, %F | Real | `$display(\"%f\", 3.14159);` |\n",
    "| %e, %E | Exponential | `$display(\"%e\", 1.23e-4);` |\n",
    "| %g, %G | General | `$display(\"%g\", real_val);` |\n",
    "\n",
    "##### B.1.3 Advanced Display Control\n",
    "\n",
    "**$displayb, $displayh, $displayo**\n",
    "- Default binary, hex, or octal display\n",
    "```systemverilog\n",
    "$displayb(data);  // Binary display\n",
    "$displayh(data);  // Hexadecimal display\n",
    "$displayo(data);  // Octal display\n",
    "```\n",
    "\n",
    "**$monitoron / $monitoroff**\n",
    "- Control monitor task execution\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $monitor(\"Signal: %b\", sig);\n",
    "    #100 $monitoroff;  // Stop monitoring\n",
    "    #200 $monitoron;   // Resume monitoring\n",
    "end\n",
    "```\n",
    "\n",
    "#### B.2 File I/O System Tasks\n",
    "\n",
    "##### B.2.1 File Operations\n",
    "\n",
    "**$fopen**\n",
    "- **Syntax**: `file_handle = $fopen(\"filename\", \"mode\")`\n",
    "- **Modes**: \"r\" (read), \"w\" (write), \"a\" (append)\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "integer file_handle;\n",
    "initial begin\n",
    "    file_handle = $fopen(\"output.txt\", \"w\");\n",
    "    if (file_handle == 0) begin\n",
    "        $display(\"Error: Could not open file\");\n",
    "        $finish;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$fclose**\n",
    "- **Syntax**: `$fclose(file_handle)`\n",
    "- **Purpose**: Closes file and releases handle\n",
    "```systemverilog\n",
    "$fclose(file_handle);\n",
    "```\n",
    "\n",
    "**$fflush**\n",
    "- **Syntax**: `$fflush(file_handle)`\n",
    "- **Purpose**: Forces write buffer flush\n",
    "```systemverilog\n",
    "$fflush(file_handle);  // Flush specific file\n",
    "$fflush();             // Flush all open files\n",
    "```\n",
    "\n",
    "##### B.2.2 File Writing Tasks\n",
    "\n",
    "**$fwrite, $fdisplay**\n",
    "- **Syntax**: Similar to $write/$display but with file handle\n",
    "```systemverilog\n",
    "$fdisplay(file_handle, \"Data: %h\", data_value);\n",
    "$fwrite(file_handle, \"Partial line... \");\n",
    "```\n",
    "\n",
    "**$fstrobe, $fmonitor**\n",
    "- File versions of $strobe and $monitor\n",
    "```systemverilog\n",
    "$fstrobe(file_handle, \"End of cycle: %d\", result);\n",
    "$fmonitor(file_handle, \"Clock: %b, Data: %h\", clk, data);\n",
    "```\n",
    "\n",
    "##### B.2.3 File Reading Tasks\n",
    "\n",
    "**$fread**\n",
    "- **Syntax**: `count = $fread(variable, file_handle)`\n",
    "- **Purpose**: Reads binary data\n",
    "```systemverilog\n",
    "reg [7:0] buffer[0:255];\n",
    "integer bytes_read;\n",
    "bytes_read = $fread(buffer, file_handle);\n",
    "```\n",
    "\n",
    "**$fscanf**\n",
    "- **Syntax**: `count = $fscanf(file_handle, format, variables...)`\n",
    "- **Purpose**: Formatted file input\n",
    "```systemverilog\n",
    "integer addr, data, count;\n",
    "count = $fscanf(file_handle, \"%h %h\", addr, data);\n",
    "```\n",
    "\n",
    "**$fgetc**\n",
    "- **Syntax**: `char = $fgetc(file_handle)`\n",
    "- **Purpose**: Reads single character\n",
    "```systemverilog\n",
    "integer char;\n",
    "char = $fgetc(file_handle);\n",
    "if (char != -1) // Check for EOF\n",
    "    $display(\"Character: %c\", char);\n",
    "```\n",
    "\n",
    "**$fgets**\n",
    "- **Syntax**: `count = $fgets(string_var, file_handle)`\n",
    "- **Purpose**: Reads line into string\n",
    "```systemverilog\n",
    "reg [8*80:1] line;\n",
    "integer result;\n",
    "result = $fgets(line, file_handle);\n",
    "```\n",
    "\n",
    "##### B.2.4 Memory Loading Tasks\n",
    "\n",
    "**$readmemh / $readmemb**\n",
    "- **Syntax**: `$readmemh(\"filename\", memory_array [, start_addr] [, end_addr])`\n",
    "- **Purpose**: Loads hex/binary data into memory array\n",
    "```systemverilog\n",
    "reg [31:0] rom[0:1023];\n",
    "initial $readmemh(\"program.hex\", rom);\n",
    "\n",
    "reg [7:0] pattern[0:255];\n",
    "initial $readmemb(\"test_pattern.dat\", pattern, 16, 63);\n",
    "```\n",
    "\n",
    "#### B.3 Simulation Control Tasks\n",
    "\n",
    "##### B.3.1 Simulation Termination\n",
    "\n",
    "**$finish**\n",
    "- **Syntax**: `$finish[(exit_code)]`\n",
    "- **Purpose**: Terminates simulation normally\n",
    "```systemverilog\n",
    "initial begin\n",
    "    #1000;\n",
    "    $display(\"Simulation completed successfully\");\n",
    "    $finish(0);  // Exit with code 0\n",
    "end\n",
    "```\n",
    "\n",
    "**$stop**\n",
    "- **Syntax**: `$stop[(exit_code)]`\n",
    "- **Purpose**: Suspends simulation (interactive mode)\n",
    "```systemverilog\n",
    "always @(error_condition) begin\n",
    "    if (error_condition) begin\n",
    "        $display(\"Error detected - stopping simulation\");\n",
    "        $stop;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$exit**\n",
    "- **Syntax**: `$exit[(exit_code)]`\n",
    "- **Purpose**: Immediate simulation termination\n",
    "```systemverilog\n",
    "if (fatal_error) begin\n",
    "    $display(\"Fatal error - exiting immediately\");\n",
    "    $exit(1);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.3.2 Time Control\n",
    "\n",
    "**$time**\n",
    "- **Purpose**: Returns current simulation time\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"Current time: %t\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "**$realtime**\n",
    "- **Purpose**: Returns current time as real number\n",
    "```systemverilog\n",
    "real current_time;\n",
    "current_time = $realtime;\n",
    "```\n",
    "\n",
    "**$stime**\n",
    "- **Purpose**: Returns lower 32 bits of simulation time\n",
    "```systemverilog\n",
    "integer time_low;\n",
    "time_low = $stime;\n",
    "```\n",
    "\n",
    "#### B.4 String Manipulation Functions\n",
    "\n",
    "##### B.4.1 String Formatting\n",
    "\n",
    "**$sformat**\n",
    "- **Syntax**: `$sformat(string_var, format, arguments...)`\n",
    "- **Purpose**: Formatted string creation\n",
    "```systemverilog\n",
    "string result;\n",
    "$sformat(result, \"Value: %d, Address: %h\", data, addr);\n",
    "```\n",
    "\n",
    "**$sformatf**\n",
    "- **Syntax**: `string_result = $sformatf(format, arguments...)`\n",
    "- **Purpose**: Returns formatted string\n",
    "```systemverilog\n",
    "string message;\n",
    "message = $sformatf(\"Error at time %t: Code %d\", $time, error_code);\n",
    "```\n",
    "\n",
    "##### B.4.2 String Analysis\n",
    "\n",
    "**$sscanf**\n",
    "- **Syntax**: `count = $sscanf(string, format, variables...)`\n",
    "- **Purpose**: Parse formatted string\n",
    "```systemverilog\n",
    "string input = \"0x1A2B 42\";\n",
    "integer addr, data, count;\n",
    "count = $sscanf(input, \"%h %d\", addr, data);\n",
    "```\n",
    "\n",
    "#### B.5 Math Functions\n",
    "\n",
    "##### B.5.1 Arithmetic Functions\n",
    "\n",
    "**$sqrt, $pow, $exp, $log, $log10**\n",
    "```systemverilog\n",
    "real result;\n",
    "result = $sqrt(16.0);    // Returns 4.0\n",
    "result = $pow(2.0, 3.0); // Returns 8.0\n",
    "result = $exp(1.0);      // Returns e\n",
    "result = $log(2.718);    // Natural log\n",
    "result = $log10(100.0);  // Returns 2.0\n",
    "```\n",
    "\n",
    "##### B.5.2 Trigonometric Functions\n",
    "\n",
    "**$sin, $cos, $tan, $asin, $acos, $atan, $atan2**\n",
    "```systemverilog\n",
    "real angle = 3.14159 / 4.0;  // 45 degrees in radians\n",
    "real sine_val = $sin(angle);\n",
    "real cosine_val = $cos(angle);\n",
    "real tangent_val = $tan(angle);\n",
    "real arc_tan = $atan2(1.0, 1.0);  // Returns Ï€/4\n",
    "```\n",
    "\n",
    "##### B.5.3 Utility Math Functions\n",
    "\n",
    "**$ceil, $floor, $round**\n",
    "```systemverilog\n",
    "real value = 3.7;\n",
    "real ceiling = $ceil(value);   // Returns 4.0\n",
    "real floor_val = $floor(value); // Returns 3.0\n",
    "real rounded = $round(value);   // Returns 4.0\n",
    "```\n",
    "\n",
    "**$abs**\n",
    "```systemverilog\n",
    "real negative = -5.5;\n",
    "real absolute = $abs(negative);  // Returns 5.5\n",
    "```\n",
    "\n",
    "#### B.6 Random Number Functions\n",
    "\n",
    "##### B.6.1 Basic Random Functions\n",
    "\n",
    "**$random**\n",
    "- **Syntax**: `value = $random[(seed)]`\n",
    "- **Purpose**: Returns 32-bit signed random number\n",
    "```systemverilog\n",
    "integer rand_val;\n",
    "integer seed = 1;\n",
    "rand_val = $random(seed);\n",
    "```\n",
    "\n",
    "**$urandom**\n",
    "- **Syntax**: `value = $urandom[(seed)]`\n",
    "- **Purpose**: Returns 32-bit unsigned random number\n",
    "```systemverilog\n",
    "bit [31:0] unsigned_rand;\n",
    "unsigned_rand = $urandom();\n",
    "```\n",
    "\n",
    "##### B.6.2 Range-Limited Random\n",
    "\n",
    "**$urandom_range**\n",
    "- **Syntax**: `value = $urandom_range(max [, min])`\n",
    "- **Purpose**: Returns random number in specified range\n",
    "```systemverilog\n",
    "integer dice_roll;\n",
    "dice_roll = $urandom_range(6, 1);  // Returns 1-6\n",
    "\n",
    "integer percentage;\n",
    "percentage = $urandom_range(100);  // Returns 0-100\n",
    "```\n",
    "\n",
    "#### B.7 Bit Manipulation Functions\n",
    "\n",
    "##### B.7.1 Bit Counting\n",
    "\n",
    "**$countbits**\n",
    "- **Syntax**: `count = $countbits(value, bit_value [, bit_value...])`\n",
    "- **Purpose**: Counts specified bit values\n",
    "```systemverilog\n",
    "logic [7:0] data = 8'b10110101;\n",
    "int ones = $countbits(data, '1);        // Returns 5\n",
    "int zeros = $countbits(data, '0);       // Returns 3\n",
    "int x_z = $countbits(data, 'x, 'z);     // Count X and Z states\n",
    "```\n",
    "\n",
    "**$countones**\n",
    "- **Syntax**: `count = $countones(value)`\n",
    "- **Purpose**: Counts number of 1 bits\n",
    "```systemverilog\n",
    "logic [15:0] word = 16'hA5C3;\n",
    "int population = $countones(word);  // Count set bits\n",
    "```\n",
    "\n",
    "##### B.7.2 Bit Operations\n",
    "\n",
    "**$onehot, $onehot0**\n",
    "- **Syntax**: `result = $onehot(value)` / `result = $onehot0(value)`\n",
    "- **Purpose**: Checks for one-hot encoding\n",
    "```systemverilog\n",
    "logic [7:0] select = 8'b00001000;\n",
    "bit is_onehot = $onehot(select);   // Returns 1 (true)\n",
    "bit is_onehot0 = $onehot0(8'b0);  // Returns 1 (allows all zeros)\n",
    "```\n",
    "\n",
    "**$isunknown**\n",
    "- **Syntax**: `result = $isunknown(value)`\n",
    "- **Purpose**: Checks for X or Z states\n",
    "```systemverilog\n",
    "logic [3:0] test_val = 4'b10xz;\n",
    "bit has_unknown = $isunknown(test_val);  // Returns 1\n",
    "```\n",
    "\n",
    "#### B.8 Array Query Functions\n",
    "\n",
    "##### B.8.1 Array Information\n",
    "\n",
    "**$dimensions, $size**\n",
    "```systemverilog\n",
    "int matrix[4][8][16];\n",
    "int dim_count = $dimensions(matrix);     // Returns 3\n",
    "int total_size = $size(matrix);         // Returns 512\n",
    "\n",
    "// Per-dimension sizes\n",
    "int dim1_size = $size(matrix, 1);       // Returns 4\n",
    "int dim2_size = $size(matrix, 2);       // Returns 8\n",
    "int dim3_size = $size(matrix, 3);       // Returns 16\n",
    "```\n",
    "\n",
    "**$left, $right, $low, $high**\n",
    "```systemverilog\n",
    "logic [15:8] word;\n",
    "int left_bound = $left(word);   // Returns 15\n",
    "int right_bound = $right(word); // Returns 8\n",
    "int low_bound = $low(word);     // Returns 8\n",
    "int high_bound = $high(word);   // Returns 15\n",
    "```\n",
    "\n",
    "**$increment**\n",
    "```systemverilog\n",
    "logic [7:0] byte_array;\n",
    "int step = $increment(byte_array);  // Returns 1 for [7:0], -1 for [0:7]\n",
    "```\n",
    "\n",
    "#### B.9 System Information Functions\n",
    "\n",
    "##### B.9.1 Simulation Environment\n",
    "\n",
    "**$test$plusargs**\n",
    "- **Syntax**: `result = $test$plusargs(\"string\")`\n",
    "- **Purpose**: Tests for command-line plus arguments\n",
    "```systemverilog\n",
    "if ($test$plusargs(\"VERBOSE\")) begin\n",
    "    $display(\"Verbose mode enabled\");\n",
    "end\n",
    "```\n",
    "\n",
    "**$value$plusargs**\n",
    "- **Syntax**: `result = $value$plusargs(\"format+string\", variable)`\n",
    "- **Purpose**: Gets value from plus arguments\n",
    "```systemverilog\n",
    "integer timeout_val;\n",
    "if ($value$plusargs(\"TIMEOUT=%d\", timeout_val)) begin\n",
    "    $display(\"Timeout set to %d\", timeout_val);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.9.2 Environment Access\n",
    "\n",
    "**$getenv**\n",
    "- **Syntax**: `string_result = $getenv(\"variable_name\")`\n",
    "- **Purpose**: Gets environment variable value\n",
    "```systemverilog\n",
    "string home_dir;\n",
    "home_dir = $getenv(\"HOME\");\n",
    "if (home_dir != \"\")\n",
    "    $display(\"Home directory: %s\", home_dir);\n",
    "```\n",
    "\n",
    "#### B.10 Coverage System Tasks\n",
    "\n",
    "##### B.10.1 Coverage Control\n",
    "\n",
    "**$get_coverage, $set_coverage_db_name**\n",
    "```systemverilog\n",
    "// Set coverage database name\n",
    "$set_coverage_db_name(\"my_coverage.ucdb\");\n",
    "\n",
    "// Get coverage percentage\n",
    "real coverage_percent;\n",
    "coverage_percent = $get_coverage();\n",
    "$display(\"Coverage: %.2f%%\", coverage_percent);\n",
    "```\n",
    "\n",
    "**$coverage_control**\n",
    "```systemverilog\n",
    "// Enable/disable coverage collection\n",
    "$coverage_control(1);  // Enable\n",
    "$coverage_control(0);  // Disable\n",
    "```\n",
    "\n",
    "#### B.11 Assertion System Tasks\n",
    "\n",
    "##### B.11.1 Assertion Control\n",
    "\n",
    "**$assertoff, $asserton**\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $assertoff;  // Disable all assertions\n",
    "    #1000;\n",
    "    $asserton;   // Re-enable all assertions\n",
    "end\n",
    "```\n",
    "\n",
    "**$assertkill**\n",
    "```systemverilog\n",
    "// Kill all pending assertions\n",
    "$assertkill;\n",
    "```\n",
    "\n",
    "#### B.12 Severity System Tasks\n",
    "\n",
    "##### B.12.1 Message Severity\n",
    "\n",
    "**$fatal, $error, $warning, $info**\n",
    "```systemverilog\n",
    "// Different severity levels\n",
    "$fatal(1, \"Critical error: System failure at %t\", $time);\n",
    "$error(\"Calculation error: Division by zero\");\n",
    "$warning(\"Deprecated feature used\");\n",
    "$info(\"Simulation milestone reached\");\n",
    "```\n",
    "\n",
    "#### B.13 Usage Examples and Best Practices\n",
    "\n",
    "##### B.13.1 Comprehensive Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module testbench;\n",
    "    logic clk, reset;\n",
    "    logic [31:0] data_in, data_out;\n",
    "    integer file_handle, test_count;\n",
    "    string test_name;\n",
    "    \n",
    "    // DUT instantiation\n",
    "    my_dut dut(.*);\n",
    "    \n",
    "    // Clock generation\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    // Test sequence\n",
    "    initial begin\n",
    "        // Initialize\n",
    "        test_count = 0;\n",
    "        file_handle = $fopen(\"results.log\", \"w\");\n",
    "        \n",
    "        if (file_handle == 0) begin\n",
    "            $fatal(1, \"Cannot open log file\");\n",
    "        end\n",
    "        \n",
    "        // Check for command line arguments\n",
    "        if ($test$plusargs(\"VERBOSE\")) begin\n",
    "            $display(\"Verbose logging enabled\");\n",
    "        end\n",
    "        \n",
    "        // Load test patterns\n",
    "        $readmemh(\"test_vectors.hex\", test_patterns);\n",
    "        \n",
    "        // Run tests\n",
    "        reset = 1;\n",
    "        repeat(5) @(posedge clk);\n",
    "        reset = 0;\n",
    "        \n",
    "        for (int i = 0; i < $size(test_patterns); i++) begin\n",
    "            run_test(test_patterns[i]);\n",
    "        end\n",
    "        \n",
    "        // Final report\n",
    "        $fdisplay(file_handle, \"Tests completed: %d\", test_count);\n",
    "        $display(\"Coverage: %.2f%%\", $get_coverage());\n",
    "        \n",
    "        $fclose(file_handle);\n",
    "        $finish(0);\n",
    "    end\n",
    "    \n",
    "    // Test execution task\n",
    "    task run_test(input [31:0] pattern);\n",
    "        test_count++;\n",
    "        test_name = $sformatf(\"Test_%d\", test_count);\n",
    "        \n",
    "        @(posedge clk);\n",
    "        data_in = pattern;\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $fdisplay(file_handle, \"%s: Input=%h, Output=%h, Time=%t\", \n",
    "                 test_name, data_in, data_out, $time);\n",
    "        \n",
    "        // Check for unknown states\n",
    "        if ($isunknown(data_out)) begin\n",
    "            $warning(\"Unknown output detected in %s\", test_name);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Monitor critical signals\n",
    "    initial begin\n",
    "        $monitor(\"Time: %t, Reset: %b, Data: %h\", $time, reset, data_out);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### B.13.2 Best Practices Summary\n",
    "\n",
    "1. **File Handling**: Always check file handle validity after $fopen\n",
    "2. **Memory Management**: Close files with $fclose to prevent resource leaks\n",
    "3. **Error Handling**: Use appropriate severity levels ($fatal, $error, $warning, $info)\n",
    "4. **Random Testing**: Seed random number generators for reproducible results\n",
    "5. **Coverage**: Monitor coverage metrics throughout simulation\n",
    "6. **Debugging**: Use $strobe for end-of-cycle value checking\n",
    "7. **String Operations**: Leverage $sformatf for dynamic message creation\n",
    "8. **Environment**: Check command-line arguments for test configuration\n",
    "\n",
    "This comprehensive reference covers the essential built-in system tasks and functions available in SystemVerilog, providing both syntax details and practical usage examples for effective verification and debugging."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efe9078d",
   "metadata": {},
   "source": [
    "### Appendix C: Compiler Directives\n",
    "\n",
    "Compiler directives in SystemVerilog are special commands that control the compilation process and provide instructions to the simulator or synthesis tool. They begin with a backtick (`) and are processed before the actual SystemVerilog code compilation.\n",
    "\n",
    "#### C.1 Text Substitution Directives\n",
    "\n",
    "##### `define and `undef\n",
    "\n",
    "The `define directive creates text macros that can be used throughout the design.\n",
    "\n",
    "```systemverilog\n",
    "// Basic macro definition\n",
    "`define WIDTH 32\n",
    "`define DEPTH 1024\n",
    "\n",
    "// Macro with parameters\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "\n",
    "// Using macros\n",
    "module memory_block;\n",
    "    logic [`WIDTH-1:0] data [`DEPTH-1:0];\n",
    "    \n",
    "    initial begin\n",
    "        int val1 = 10, val2 = 20;\n",
    "        int maximum = `MAX(val1, val2);\n",
    "        int minimum = `MIN(val1, val2);\n",
    "        $display(\"Max: %0d, Min: %0d\", maximum, minimum);\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Undefine macro\n",
    "`undef WIDTH\n",
    "`undef MAX\n",
    "```\n",
    "\n",
    "##### Multi-line Macros\n",
    "\n",
    "```systemverilog\n",
    "// Multi-line macro definition\n",
    "`define CLOCK_GEN(clk_name, period) \\\n",
    "    initial clk_name = 0; \\\n",
    "    always #(period/2) clk_name = ~clk_name;\n",
    "\n",
    "// Usage\n",
    "module testbench;\n",
    "    logic clk;\n",
    "    `CLOCK_GEN(clk, 10)\n",
    "    \n",
    "    initial begin\n",
    "        #100 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `ifdef, `ifndef, `else, `elsif, `endif\n",
    "\n",
    "Conditional compilation directives allow selective compilation of code.\n",
    "\n",
    "```systemverilog\n",
    "// Conditional compilation based on defines\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS\n",
    "\n",
    "module processor;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    `ifdef DEBUG_MODE\n",
    "        // Debug code - only included if DEBUG_MODE is defined\n",
    "        initial $display(\"Debug mode enabled\");\n",
    "        \n",
    "        always @(instruction) begin\n",
    "            $display(\"Instruction: %h\", instruction);\n",
    "        end\n",
    "    `endif\n",
    "    \n",
    "    `ifndef SYNTHESIS\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $dumpfile(\"processor.vcd\");\n",
    "            $dumpvars(0, processor);\n",
    "        end\n",
    "    `else\n",
    "        // Synthesis-specific code\n",
    "        // synthesis translate_off\n",
    "        initial $display(\"Synthesis mode\");\n",
    "        // synthesis translate_on\n",
    "    `endif\n",
    "    \n",
    "    `ifdef FEATURE_A\n",
    "        // Feature A implementation\n",
    "        logic feature_a_enable;\n",
    "    `elsif FEATURE_B\n",
    "        // Feature B implementation\n",
    "        logic feature_b_enable;\n",
    "    `else\n",
    "        // Default implementation\n",
    "        logic default_enable;\n",
    "    `endif\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.2 File Inclusion Directives\n",
    "\n",
    "##### `include\n",
    "\n",
    "The `include directive inserts the contents of another file at the point of inclusion.\n",
    "\n",
    "```systemverilog\n",
    "// common_defines.sv\n",
    "`define BUS_WIDTH 32\n",
    "`define ADDR_WIDTH 16\n",
    "`define TRUE  1'b1\n",
    "`define FALSE 1'b0\n",
    "\n",
    "// main_module.sv\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module cpu;\n",
    "    logic [`BUS_WIDTH-1:0] data_bus;\n",
    "    logic [`ADDR_WIDTH-1:0] address_bus;\n",
    "    logic enable = `TRUE;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.3 Compiler Control Directives\n",
    "\n",
    "##### `timescale\n",
    "\n",
    "Specifies the time unit and precision for simulation.\n",
    "\n",
    "```systemverilog\n",
    "// Format: `timescale <time_unit>/<time_precision>\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module timing_example;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        #5.5 clk = 1;    // 5.5ns delay\n",
    "        #10.25 clk = 0;  // 10.25ns delay (rounded to 10.25ns)\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `default_nettype\n",
    "\n",
    "Controls the default net type for implicit declarations.\n",
    "\n",
    "```systemverilog\n",
    "// Default is 'wire'\n",
    "`default_nettype wire\n",
    "\n",
    "module default_wire_example;\n",
    "    // implicitly declares 'sig' as wire\n",
    "    assign sig = 1'b1;\n",
    "endmodule\n",
    "\n",
    "// Change default to 'none' to catch undeclared signals\n",
    "`default_nettype none\n",
    "\n",
    "module strict_example;\n",
    "    logic data;  // Must explicitly declare all signals\n",
    "    // assign undefined_sig = 1'b1;  // This would cause an error\n",
    "endmodule\n",
    "\n",
    "// Reset to default\n",
    "`default_nettype wire\n",
    "```\n",
    "\n",
    "##### `celldefine and `endcelldefine\n",
    "\n",
    "Mark modules as cell definitions for library characterization.\n",
    "\n",
    "```systemverilog\n",
    "`celldefine\n",
    "module and_gate(output y, input a, b);\n",
    "    assign y = a & b;\n",
    "endmodule\n",
    "`endcelldefine\n",
    "```\n",
    "\n",
    "#### C.4 Line Control Directives\n",
    "\n",
    "##### `line\n",
    "\n",
    "Provides line number and file name information for error reporting.\n",
    "\n",
    "```systemverilog\n",
    "`line 100 \"original_file.sv\" 1\n",
    "// Compiler will report this as line 100 of original_file.sv\n",
    "module line_control_example;\n",
    "    // This will be reported as line 102\n",
    "    logic [7:0] data;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `__FILE__ and `__LINE__\n",
    "\n",
    "Predefined macros that expand to current file name and line number.\n",
    "\n",
    "```systemverilog\n",
    "module debug_info;\n",
    "    initial begin\n",
    "        $display(\"Current file: %s\", `__FILE__);\n",
    "        $display(\"Current line: %0d\", `__LINE__);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.5 Pragma Directives\n",
    "\n",
    "##### `pragma\n",
    "\n",
    "Provides tool-specific directives without affecting other tools.\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis pragmas\n",
    "`pragma synthesis_off\n",
    "// This code is ignored during synthesis\n",
    "initial $display(\"Simulation only\");\n",
    "`pragma synthesis_on\n",
    "\n",
    "// Tool-specific pragmas\n",
    "`pragma translate_off\n",
    "// Ignored by specific tools\n",
    "`pragma translate_on\n",
    "```\n",
    "\n",
    "#### C.6 Advanced Macro Techniques\n",
    "\n",
    "##### Stringification and Token Concatenation\n",
    "\n",
    "```systemverilog\n",
    "// String conversion\n",
    "`define STRING(x) `\"x`\"\n",
    "`define DISPLAY_VAR(var) $display(`STRING(var) \" = %0d\", var)\n",
    "\n",
    "// Token concatenation\n",
    "`define CONCAT(a,b) a``b\n",
    "`define REG_DECLARE(name, width) logic [width-1:0] `CONCAT(name,_reg)\n",
    "\n",
    "module macro_advanced;\n",
    "    `REG_DECLARE(data, 8)    // Creates: logic [7:0] data_reg\n",
    "    `REG_DECLARE(addr, 16)   // Creates: logic [15:0] addr_reg\n",
    "    \n",
    "    initial begin\n",
    "        data_reg = 8'hAA;\n",
    "        `DISPLAY_VAR(data_reg)  // Displays: \"data_reg = 170\"\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Macro Arguments and Default Values\n",
    "\n",
    "```systemverilog\n",
    "// Macro with default parameters\n",
    "`define COUNTER(name, width=8, reset_val=0) \\\n",
    "    logic [width-1:0] name; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) name <= reset_val; \\\n",
    "        else name <= name + 1; \\\n",
    "    end\n",
    "\n",
    "module counter_example;\n",
    "    logic clk, rst_n;\n",
    "    \n",
    "    // Use defaults\n",
    "    `COUNTER(cnt1)              // 8-bit counter, reset to 0\n",
    "    \n",
    "    // Override width\n",
    "    `COUNTER(cnt2, 16)          // 16-bit counter, reset to 0\n",
    "    \n",
    "    // Override both\n",
    "    `COUNTER(cnt3, 12, 'hAAA)   // 12-bit counter, reset to 0xAAA\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.7 Debugging and Documentation Directives\n",
    "\n",
    "##### `begin_keywords and `end_keywords\n",
    "\n",
    "Specify SystemVerilog keyword version.\n",
    "\n",
    "```systemverilog\n",
    "`begin_keywords \"1800-2012\"\n",
    "// Use SystemVerilog-2012 keywords\n",
    "module sv2012_module;\n",
    "    // SystemVerilog-2012 specific features\n",
    "endmodule\n",
    "`end_keywords\n",
    "```\n",
    "\n",
    "##### Custom Assertion Macros\n",
    "\n",
    "```systemverilog\n",
    "// Assertion macros for verification\n",
    "`define ASSERT(condition, message) \\\n",
    "    assert(condition) else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                                  message, `__FILE__, `__LINE__)\n",
    "\n",
    "`define ASSERT_CLK(clk, condition, message) \\\n",
    "    assert property (@(posedge clk) condition) \\\n",
    "    else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                message, `__FILE__, `__LINE__)\n",
    "\n",
    "module assertion_example;\n",
    "    logic clk, reset_n, valid, ready;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        `ASSERT(reset_n !== 1'bx, \"Reset signal is unknown\")\n",
    "        `ASSERT_CLK(clk, valid |-> ready, \"Ready must be high when valid\")\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.8 Best Practices for Compiler Directives\n",
    "\n",
    "##### Coding Standards\n",
    "\n",
    "```systemverilog\n",
    "// 1. Use meaningful macro names\n",
    "`define FIFO_DEPTH_SMALL  16\n",
    "`define FIFO_DEPTH_MEDIUM 64\n",
    "`define FIFO_DEPTH_LARGE  256\n",
    "\n",
    "// 2. Protect against multiple inclusions\n",
    "`ifndef _COMMON_DEFINES_SV_\n",
    "`define _COMMON_DEFINES_SV_\n",
    "\n",
    "// Common definitions here\n",
    "`define DATA_WIDTH 32\n",
    "\n",
    "`endif // _COMMON_DEFINES_SV_\n",
    "\n",
    "// 3. Use consistent naming conventions\n",
    "`define CFG_ENABLE_FEATURE_A\n",
    "`define CFG_DISABLE_DEBUG_MODE\n",
    "`define CFG_SET_TIMEOUT(val) val\n",
    "\n",
    "// 4. Document complex macros\n",
    "/**\n",
    " * CREATE_FSM - Creates a finite state machine template\n",
    " * @param fsm_name: Name of the FSM instance\n",
    " * @param state_type: Enumerated type for states\n",
    " * @param reset_state: Initial state after reset\n",
    " */\n",
    "`define CREATE_FSM(fsm_name, state_type, reset_state) \\\n",
    "    state_type fsm_name``_current, fsm_name``_next; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) fsm_name``_current <= reset_state; \\\n",
    "        else fsm_name``_current <= fsm_name``_next; \\\n",
    "    end\n",
    "```\n",
    "\n",
    "##### Common Pitfalls and Solutions\n",
    "\n",
    "```systemverilog\n",
    "// Pitfall 1: Macro argument side effects\n",
    "`define BAD_MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "// Problem: arguments evaluated multiple times\n",
    "\n",
    "`define GOOD_MAX(a,b) \\\n",
    "    function automatic int max_func; \\\n",
    "        int temp_a = a, temp_b = b; \\\n",
    "        max_func = (temp_a > temp_b) ? temp_a : temp_b; \\\n",
    "    endfunction : max_func\n",
    "\n",
    "// Pitfall 2: Missing parentheses in macro expressions\n",
    "`define BAD_MULTIPLY(a,b) a * b        // Precedence issues\n",
    "`define GOOD_MULTIPLY(a,b) ((a) * (b)) // Safe precedence\n",
    "\n",
    "// Pitfall 3: Macro scope pollution\n",
    "module macro_scope_example;\n",
    "    `define LOCAL_TEMP 42\n",
    "    // Use LOCAL_TEMP here\n",
    "    `undef LOCAL_TEMP  // Clean up after use\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.9 Tool-Specific Directives\n",
    "\n",
    "##### Synthesis Directives\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis control\n",
    "`ifdef SYNTHESIS\n",
    "    // synthesis attribute keep_hierarchy \"true\"\n",
    "    // synthesis attribute dont_touch \"true\"\n",
    "`endif\n",
    "\n",
    "// Coverage directives\n",
    "`ifdef COVERAGE\n",
    "    // coverage off\n",
    "    initial $display(\"Coverage collection disabled for this block\");\n",
    "    // coverage on\n",
    "`endif\n",
    "```\n",
    "\n",
    "##### Simulation Directives\n",
    "\n",
    "```systemverilog\n",
    "// Simulation-specific optimizations\n",
    "`ifdef SIMULATION\n",
    "    `define SIM_DELAY #1\n",
    "    `define SIM_DISPLAY(msg) $display(\"[%0t] %s\", $time, msg)\n",
    "`else\n",
    "    `define SIM_DELAY\n",
    "    `define SIM_DISPLAY(msg)\n",
    "`endif\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Compiler directives are powerful tools that provide fine-grained control over the compilation and simulation process. Key points to remember:\n",
    "\n",
    "1. **Text Substitution**: Use `define for constants and parameterized macros\n",
    "2. **Conditional Compilation**: Leverage `ifdef family for configurable designs\n",
    "3. **File Management**: Use `include for modular code organization\n",
    "4. **Tool Control**: Apply `timescale, `default_nettype for simulation control\n",
    "5. **Best Practices**: Follow naming conventions, document complex macros, and avoid common pitfalls\n",
    "\n",
    "Proper use of compiler directives enhances code reusability, maintainability, and configurability while supporting different design flows and target technologies."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea978fea",
   "metadata": {},
   "source": [
    "### Appendix D: UVM Quick Reference\n",
    "\n",
    "#### UVM Base Classes Hierarchy\n",
    "\n",
    "##### Core Base Classes\n",
    "```systemverilog\n",
    "uvm_object\n",
    "â”œâ”€â”€ uvm_transaction\n",
    "â”œâ”€â”€ uvm_component\n",
    "â”‚   â”œâ”€â”€ uvm_test\n",
    "â”‚   â”œâ”€â”€ uvm_env\n",
    "â”‚   â”œâ”€â”€ uvm_agent\n",
    "â”‚   â”œâ”€â”€ uvm_monitor\n",
    "â”‚   â”œâ”€â”€ uvm_driver\n",
    "â”‚   â”œâ”€â”€ uvm_sequencer\n",
    "â”‚   â””â”€â”€ uvm_scoreboard\n",
    "â”œâ”€â”€ uvm_sequence_item\n",
    "â””â”€â”€ uvm_sequence\n",
    "```\n",
    "\n",
    "#### UVM Macros Quick Reference\n",
    "\n",
    "##### Registration Macros\n",
    "```systemverilog\n",
    "// Component registration\n",
    "`uvm_component_utils(class_name)\n",
    "`uvm_component_utils_begin(class_name)\n",
    "`uvm_component_utils_end\n",
    "\n",
    "// Object registration\n",
    "`uvm_object_utils(class_name)\n",
    "`uvm_object_utils_begin(class_name)\n",
    "`uvm_object_utils_end\n",
    "\n",
    "// Field automation\n",
    "`uvm_field_int(field_name, flag)\n",
    "`uvm_field_string(field_name, flag)\n",
    "`uvm_field_object(field_name, flag)\n",
    "`uvm_field_array_int(field_name, flag)\n",
    "```\n",
    "\n",
    "##### Messaging Macros\n",
    "```systemverilog\n",
    "`uvm_info(ID, MSG, VERBOSITY)\n",
    "`uvm_warning(ID, MSG)\n",
    "`uvm_error(ID, MSG)\n",
    "`uvm_fatal(ID, MSG)\n",
    "\n",
    "// Verbosity levels\n",
    "UVM_NONE, UVM_LOW, UVM_MEDIUM, UVM_HIGH, UVM_FULL, UVM_DEBUG\n",
    "```\n",
    "\n",
    "##### Factory Macros\n",
    "```systemverilog\n",
    "// Type override\n",
    "`uvm_component_registry(class_name, \"string_name\")\n",
    "`uvm_object_registry(class_name, \"string_name\")\n",
    "\n",
    "// Creation\n",
    "`uvm_create(item)\n",
    "`uvm_create_on(item, seqr)\n",
    "`uvm_send(item)\n",
    "`uvm_send_pri(item, priority)\n",
    "```\n",
    "\n",
    "#### Common UVM Patterns\n",
    "\n",
    "##### Component Constructor Pattern\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  `uvm_component_utils(my_component)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Object Constructor Pattern\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  `uvm_object_utils(my_transaction)\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Build Phase Pattern\n",
    "```systemverilog\n",
    "function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase);\n",
    "  \n",
    "  // Configuration\n",
    "  if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", m_config))\n",
    "    `uvm_fatal(\"CONFIG\", \"Cannot get config\")\n",
    "    \n",
    "  // Component creation\n",
    "  m_agent = my_agent::type_id::create(\"m_agent\", this);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Connect Phase Pattern\n",
    "```systemverilog\n",
    "function void connect_phase(uvm_phase phase);\n",
    "  super.connect_phase(phase);\n",
    "  \n",
    "  // Port connections\n",
    "  driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "  monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### UVM Phases\n",
    "\n",
    "##### Phase Execution Order\n",
    "1. **build_phase** - Component construction and configuration\n",
    "2. **connect_phase** - Port and export connections\n",
    "3. **end_of_elaboration_phase** - Final setup before simulation\n",
    "4. **start_of_simulation_phase** - Simulation start notifications\n",
    "5. **run_phase** - Main simulation execution (time-consuming)\n",
    "6. **extract_phase** - Data extraction from components\n",
    "7. **check_phase** - Checking and validation\n",
    "8. **report_phase** - Final reporting\n",
    "9. **final_phase** - Cleanup activities\n",
    "\n",
    "##### Phase Methods\n",
    "```systemverilog\n",
    "// Function phases (zero time)\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "virtual function void start_of_simulation_phase(uvm_phase phase);\n",
    "virtual function void extract_phase(uvm_phase phase);\n",
    "virtual function void check_phase(uvm_phase phase);\n",
    "virtual function void report_phase(uvm_phase phase);\n",
    "virtual function void final_phase(uvm_phase phase);\n",
    "\n",
    "// Task phase (time-consuming)\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "```\n",
    "\n",
    "#### Configuration Database\n",
    "\n",
    "##### Setting Configuration\n",
    "```systemverilog\n",
    "// In test or higher level component\n",
    "uvm_config_db#(my_config)::set(this, \"env.agent*\", \"config\", cfg);\n",
    "uvm_config_db#(int)::set(this, \"*\", \"num_transactions\", 100);\n",
    "uvm_config_db#(virtual my_if)::set(null, \"*\", \"vif\", vif);\n",
    "```\n",
    "\n",
    "##### Getting Configuration\n",
    "```systemverilog\n",
    "// In component\n",
    "my_config cfg;\n",
    "if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", cfg))\n",
    "  `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "\n",
    "virtual my_if vif;\n",
    "if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "  `uvm_fatal(\"VIF\", \"Cannot get virtual interface\")\n",
    "```\n",
    "\n",
    "#### Factory Operations\n",
    "\n",
    "##### Type Overrides\n",
    "```systemverilog\n",
    "// In test\n",
    "function void build_phase(uvm_phase phase);\n",
    "  // Override specific instance\n",
    "  factory.set_inst_override_by_type(base_test::get_type(),\n",
    "                                   extended_test::get_type(),\n",
    "                                   \"uvm_test_top\");\n",
    "  \n",
    "  // Override all instances of a type\n",
    "  factory.set_type_override_by_type(base_driver::get_type(),\n",
    "                                   extended_driver::get_type());\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Object Creation\n",
    "```systemverilog\n",
    "// Using factory\n",
    "my_transaction tr = my_transaction::type_id::create(\"tr\");\n",
    "\n",
    "// Direct creation (bypasses factory)\n",
    "my_transaction tr = new(\"tr\");\n",
    "```\n",
    "\n",
    "#### Sequence Patterns\n",
    "\n",
    "##### Basic Sequence\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence#(my_transaction);\n",
    "  `uvm_object_utils(my_sequence)\n",
    "  \n",
    "  function new(string name = \"my_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    my_transaction req;\n",
    "    \n",
    "    repeat(10) begin\n",
    "      `uvm_create(req)\n",
    "      req.randomize();\n",
    "      `uvm_send(req)\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Virtual Sequence\n",
    "```systemverilog\n",
    "class my_virtual_sequence extends uvm_sequence;\n",
    "  `uvm_object_utils(my_virtual_sequence)\n",
    "  \n",
    "  my_sequencer seqr1, seqr2;\n",
    "  \n",
    "  virtual task body();\n",
    "    fork\n",
    "      begin\n",
    "        my_seq1 seq = my_seq1::type_id::create(\"seq\");\n",
    "        seq.start(seqr1);\n",
    "      end\n",
    "      begin\n",
    "        my_seq2 seq = my_seq2::type_id::create(\"seq\");\n",
    "        seq.start(seqr2);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Analysis Components\n",
    "\n",
    "##### Analysis Port Declaration and Connection\n",
    "```systemverilog\n",
    "// In monitor\n",
    "uvm_analysis_port#(my_transaction) analysis_port;\n",
    "\n",
    "// In constructor\n",
    "analysis_port = new(\"analysis_port\", this);\n",
    "\n",
    "// In monitor's main task\n",
    "analysis_port.write(tr);\n",
    "\n",
    "// In connect phase of parent\n",
    "monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "```\n",
    "\n",
    "##### Scoreboard with Analysis Export\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "  `uvm_component_utils(my_scoreboard)\n",
    "  \n",
    "  uvm_analysis_export#(my_transaction) analysis_export;\n",
    "  uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    analysis_export = new(\"analysis_export\", this);\n",
    "    analysis_fifo = new(\"analysis_fifo\", this);\n",
    "  endfunction\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    analysis_export.connect(analysis_fifo.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    my_transaction tr;\n",
    "    forever begin\n",
    "      analysis_fifo.get(tr);\n",
    "      // Process transaction\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Common UVM TLM Interfaces\n",
    "\n",
    "##### Blocking Interfaces\n",
    "```systemverilog\n",
    "// put/get interfaces\n",
    "uvm_blocking_put_port#(T)\n",
    "uvm_blocking_get_port#(T)\n",
    "uvm_blocking_peek_port#(T)\n",
    "\n",
    "// Transport interfaces  \n",
    "uvm_blocking_transport_port#(REQ, RSP)\n",
    "uvm_blocking_master_port#(REQ, RSP)\n",
    "uvm_blocking_slave_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Non-blocking Interfaces\n",
    "```systemverilog\n",
    "// try_put/try_get interfaces\n",
    "uvm_nonblocking_put_port#(T)\n",
    "uvm_nonblocking_get_port#(T)\n",
    "uvm_nonblocking_peek_port#(T)\n",
    "\n",
    "// Non-blocking transport\n",
    "uvm_nonblocking_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Combined Interfaces\n",
    "```systemverilog\n",
    "// Blocking + Non-blocking\n",
    "uvm_put_port#(T)\n",
    "uvm_get_port#(T)\n",
    "uvm_peek_port#(T)\n",
    "uvm_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "#### Synchronization and Communication\n",
    "\n",
    "##### Events\n",
    "```systemverilog\n",
    "// Declaring events\n",
    "uvm_event start_event;\n",
    "uvm_event_pool event_pool;\n",
    "\n",
    "// Using events\n",
    "start_event = event_pool.get(\"start_event\");\n",
    "start_event.wait_trigger();\n",
    "start_event.trigger();\n",
    "```\n",
    "\n",
    "##### Barriers\n",
    "```systemverilog\n",
    "// Creating barrier\n",
    "uvm_barrier barrier = new(\"barrier\", 3); // 3 participants\n",
    "\n",
    "// Waiting for barrier\n",
    "barrier.wait_for();\n",
    "```\n",
    "\n",
    "##### Callbacks\n",
    "```systemverilog\n",
    "// Define callback class\n",
    "class my_driver_cb extends uvm_callback;\n",
    "  virtual task pre_send(my_driver driver, my_transaction tr);\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Register callback in driver\n",
    "`uvm_register_cb(my_driver, my_driver_cb)\n",
    "\n",
    "// Use callback in driver\n",
    "`uvm_do_callbacks(my_driver, my_driver_cb, pre_send(this, tr))\n",
    "```\n",
    "\n",
    "#### Field Automation Flags\n",
    "\n",
    "##### Common Flags\n",
    "```systemverilog\n",
    "UVM_DEFAULT     // Default behavior (compare, copy, print, pack)\n",
    "UVM_ALL_ON      // All operations enabled\n",
    "UVM_NOPACK      // Exclude from pack/unpack\n",
    "UVM_NOCOMPARE   // Exclude from compare\n",
    "UVM_NOCOPY      // Exclude from copy\n",
    "UVM_NOPRINT     // Exclude from print\n",
    "UVM_DEC         // Print in decimal\n",
    "UVM_HEX         // Print in hexadecimal\n",
    "UVM_BIN         // Print in binary\n",
    "UVM_OCT         // Print in octal\n",
    "```\n",
    "\n",
    "#### Resource Database\n",
    "\n",
    "##### Setting Resources\n",
    "```systemverilog\n",
    "uvm_resource_db#(int)::set(\"*\", \"timeout\", 1000);\n",
    "uvm_resource_db#(string)::set(\"test\", \"mode\", \"regression\");\n",
    "```\n",
    "\n",
    "##### Getting Resources\n",
    "```systemverilog\n",
    "int timeout;\n",
    "if (uvm_resource_db#(int)::read_by_name(\"*\", \"timeout\", timeout))\n",
    "  `uvm_info(\"TIMEOUT\", $sformatf(\"Timeout set to %0d\", timeout), UVM_LOW)\n",
    "```\n",
    "\n",
    "#### Command Line Options\n",
    "\n",
    "##### UVM Command Line Arguments\n",
    "```bash\n",
    "# Verbosity control\n",
    "+UVM_VERBOSITY=UVM_HIGH\n",
    "+UVM_VERBOSITY=UVM_MEDIUM\n",
    "\n",
    "# Timeout\n",
    "+UVM_TIMEOUT=10000\n",
    "\n",
    "# Maximum errors\n",
    "+UVM_MAX_QUIT_COUNT=5\n",
    "\n",
    "# Configuration\n",
    "+uvm_set_config_int=*,timeout,5000\n",
    "+uvm_set_config_string=*,mode,debug\n",
    "\n",
    "# Factory overrides\n",
    "+uvm_set_type_override=base_test,extended_test\n",
    "+uvm_set_inst_override=uvm_test_top,base_test,extended_test\n",
    "```\n",
    "\n",
    "#### Debug and Reporting\n",
    "\n",
    "##### Factory Debug\n",
    "```systemverilog\n",
    "// Print factory configuration\n",
    "factory.print();\n",
    "\n",
    "// Print all registered types\n",
    "uvm_factory::get().print();\n",
    "```\n",
    "\n",
    "##### Topology Debug\n",
    "```systemverilog\n",
    "// Print testbench hierarchy\n",
    "uvm_top.print_topology();\n",
    "\n",
    "// Print configuration database\n",
    "uvm_config_db#(int)::dump();\n",
    "```\n",
    "\n",
    "##### Phase Debug\n",
    "```systemverilog\n",
    "// Set phase timeout\n",
    "uvm_top.set_timeout(10ms);\n",
    "\n",
    "// Print phase information\n",
    "uvm_phase::get_current_phase().print();\n",
    "```\n",
    "\n",
    "#### Memory and Register Model Integration\n",
    "\n",
    "##### Register Model Basic Usage\n",
    "```systemverilog\n",
    "// Declare register model\n",
    "my_reg_model reg_model;\n",
    "\n",
    "// Build phase\n",
    "reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "reg_model.build();\n",
    "reg_model.configure(null, \"\");\n",
    "\n",
    "// Using register model\n",
    "uvm_status_e status;\n",
    "uvm_reg_data_t data;\n",
    "\n",
    "// Write register\n",
    "reg_model.my_reg.write(status, 32'hDEADBEEF);\n",
    "\n",
    "// Read register  \n",
    "reg_model.my_reg.read(status, data);\n",
    "```\n",
    "\n",
    "##### Memory Model Usage\n",
    "```systemverilog\n",
    "// Write to memory\n",
    "reg_model.my_mem.write(status, addr, data);\n",
    "\n",
    "// Read from memory\n",
    "reg_model.my_mem.read(status, addr, data);\n",
    "\n",
    "// Burst operations\n",
    "reg_model.my_mem.burst_write(status, addr, data_array);\n",
    "reg_model.my_mem.burst_read(status, addr, data_array);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "*This quick reference covers the most commonly used UVM constructs and patterns. For detailed information, refer to the UVM User Guide and IEEE 1800.2 Standard.*"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc3eee05",
   "metadata": {},
   "source": [
    "### Appendix E: Common Patterns and Idioms\n",
    "\n",
    "This appendix presents frequently used SystemVerilog patterns and idioms that experienced designers rely on for efficient, readable, and maintainable code.\n",
    "\n",
    "#### E.1 Clock and Reset Patterns\n",
    "\n",
    "##### E.1.1 Standard Synchronous Reset\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        // Reset all registers to known values\n",
    "        data_reg <= '0;\n",
    "        valid_reg <= 1'b0;\n",
    "        counter <= '0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        if (enable) begin\n",
    "            data_reg <= data_in;\n",
    "            valid_reg <= valid_in;\n",
    "        end\n",
    "        counter <= counter + 1;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.2 Asynchronous Reset Pattern\n",
    "```systemverilog\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        data_reg <= '0;\n",
    "        state <= IDLE;\n",
    "    end else begin\n",
    "        data_reg <= next_data;\n",
    "        state <= next_state;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.3 Clock Domain Crossing (CDC) Pattern\n",
    "```systemverilog\n",
    "// Two-flop synchronizer\n",
    "logic [DATA_WIDTH-1:0] sync_ff1, sync_ff2;\n",
    "\n",
    "always_ff @(posedge dest_clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        sync_ff1 <= '0;\n",
    "        sync_ff2 <= '0;\n",
    "    end else begin\n",
    "        sync_ff1 <= async_data;\n",
    "        sync_ff2 <= sync_ff1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign sync_data = sync_ff2;\n",
    "```\n",
    "\n",
    "#### E.2 Finite State Machine Patterns\n",
    "\n",
    "##### E.2.1 Three-Process FSM Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b001,\n",
    "    ACTIVE  = 3'b010,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "state_t state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = state;\n",
    "    case (state)\n",
    "        IDLE: if (start) next_state = ACTIVE;\n",
    "        ACTIVE: if (done_condition) next_state = DONE;\n",
    "        DONE: if (ack) next_state = IDLE;\n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (state != IDLE);\n",
    "    valid_out = (state == DONE);\n",
    "    data_out = (state == DONE) ? result_reg : '0;\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.2.2 One-Hot State Machine Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE_ST   = 3'b001,\n",
    "    PROC_ST   = 3'b010,\n",
    "    WAIT_ST   = 3'b100\n",
    "} onehot_state_t;\n",
    "\n",
    "onehot_state_t state, next_state;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE_ST;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = '0;\n",
    "    unique case (1'b1)\n",
    "        state[0]: next_state = start ? PROC_ST : IDLE_ST;\n",
    "        state[1]: next_state = complete ? WAIT_ST : PROC_ST;\n",
    "        state[2]: next_state = timeout ? IDLE_ST : WAIT_ST;\n",
    "        default: next_state = IDLE_ST;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.3 Handshake and Flow Control Patterns\n",
    "\n",
    "##### E.3.1 Valid-Ready Handshake\n",
    "```systemverilog\n",
    "// Producer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        valid <= 1'b0;\n",
    "        data <= '0;\n",
    "    end else if (!valid || ready) begin\n",
    "        valid <= new_data_available;\n",
    "        data <= new_data_available ? next_data : data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Consumer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        ready <= 1'b1;\n",
    "    end else begin\n",
    "        ready <= can_accept_data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Data transfer occurs when both valid and ready are high\n",
    "assign transfer = valid && ready;\n",
    "```\n",
    "\n",
    "##### E.3.2 Credit-Based Flow Control\n",
    "```systemverilog\n",
    "parameter MAX_CREDITS = 8;\n",
    "logic [$clog2(MAX_CREDITS+1)-1:0] credit_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        credit_count <= MAX_CREDITS;\n",
    "    end else begin\n",
    "        case ({send_data, receive_credit})\n",
    "            2'b01: credit_count <= credit_count + 1;\n",
    "            2'b10: credit_count <= credit_count - 1;\n",
    "            default: credit_count <= credit_count;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign can_send = (credit_count > 0);\n",
    "```\n",
    "\n",
    "#### E.4 FIFO and Buffer Patterns\n",
    "\n",
    "##### E.4.1 Synchronous FIFO Pattern\n",
    "```systemverilog\n",
    "parameter DEPTH = 16;\n",
    "parameter WIDTH = 32;\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "logic [$clog2(DEPTH)-1:0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        write_ptr <= '0;\n",
    "        read_ptr <= '0;\n",
    "        count <= '0;\n",
    "    end else begin\n",
    "        case ({write_en && !full, read_en && !empty})\n",
    "            2'b01: begin // Read only\n",
    "                read_ptr <= read_ptr + 1;\n",
    "                count <= count - 1;\n",
    "            end\n",
    "            2'b10: begin // Write only\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                count <= count + 1;\n",
    "            end\n",
    "            2'b11: begin // Read and write\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                read_ptr <= read_ptr + 1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "```\n",
    "\n",
    "##### E.4.2 Gray Code Counter Pattern\n",
    "```systemverilog\n",
    "function automatic logic [WIDTH-1:0] bin_to_gray(input logic [WIDTH-1:0] bin);\n",
    "    return bin ^ (bin >> 1);\n",
    "endfunction\n",
    "\n",
    "function automatic logic [WIDTH-1:0] gray_to_bin(input logic [WIDTH-1:0] gray);\n",
    "    logic [WIDTH-1:0] bin;\n",
    "    bin[WIDTH-1] = gray[WIDTH-1];\n",
    "    for (int i = WIDTH-2; i >= 0; i--) begin\n",
    "        bin[i] = bin[i+1] ^ gray[i];\n",
    "    end\n",
    "    return bin;\n",
    "endfunction\n",
    "\n",
    "// Gray code counter\n",
    "logic [WIDTH-1:0] gray_count, next_gray;\n",
    "logic [WIDTH-1:0] bin_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        gray_count <= '0;\n",
    "    else if (enable)\n",
    "        gray_count <= next_gray;\n",
    "end\n",
    "\n",
    "assign bin_count = gray_to_bin(gray_count);\n",
    "assign next_gray = bin_to_gray(bin_count + 1);\n",
    "```\n",
    "\n",
    "#### E.5 Parameterization Patterns\n",
    "\n",
    "##### E.5.1 Generic Width Parameterization\n",
    "```systemverilog\n",
    "module generic_register #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter logic [WIDTH-1:0] RESET_VALUE = '0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= RESET_VALUE;\n",
    "    else if (enable)\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.5.2 Interface-Based Parameterization\n",
    "```systemverilog\n",
    "interface bus_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "    logic [ADDR_WIDTH-1:0] addr;\n",
    "    logic [DATA_WIDTH-1:0] wdata, rdata;\n",
    "    logic valid, ready, write_en;\n",
    "    \n",
    "    modport master (\n",
    "        output addr, wdata, valid, write_en,\n",
    "        input rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input addr, wdata, valid, write_en,\n",
    "        output rdata, ready\n",
    "    );\n",
    "endinterface\n",
    "```\n",
    "\n",
    "#### E.6 Error Detection and Handling Patterns\n",
    "\n",
    "##### E.6.1 Parity Check Pattern\n",
    "```systemverilog\n",
    "function automatic logic calc_parity(input logic [WIDTH-1:0] data);\n",
    "    return ^data; // XOR reduction\n",
    "endfunction\n",
    "\n",
    "// Even parity generator\n",
    "assign parity_bit = calc_parity(data_word);\n",
    "\n",
    "// Parity checker\n",
    "logic parity_error;\n",
    "assign parity_error = calc_parity({data_word, received_parity}) != 1'b0;\n",
    "```\n",
    "\n",
    "##### E.6.2 Timeout Pattern\n",
    "```systemverilog\n",
    "parameter TIMEOUT_CYCLES = 1000;\n",
    "logic [$clog2(TIMEOUT_CYCLES+1)-1:0] timeout_counter;\n",
    "logic timeout_expired;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        timeout_counter <= '0;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (start_timer) begin\n",
    "        timeout_counter <= TIMEOUT_CYCLES;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (timeout_counter > 0) begin\n",
    "        timeout_counter <= timeout_counter - 1;\n",
    "        timeout_expired <= (timeout_counter == 1);\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.7 Memory Access Patterns\n",
    "\n",
    "##### E.7.1 Dual-Port RAM Pattern\n",
    "```systemverilog\n",
    "module dual_port_ram #(\n",
    "    parameter DEPTH = 1024,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    \n",
    "    // Port A\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_a,\n",
    "    input logic [WIDTH-1:0] wdata_a,\n",
    "    output logic [WIDTH-1:0] rdata_a,\n",
    "    input logic we_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_b,\n",
    "    input logic [WIDTH-1:0] wdata_b,\n",
    "    output logic [WIDTH-1:0] rdata_b,\n",
    "    input logic we_b\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we_a) memory[addr_a] <= wdata_a;\n",
    "    if (we_b) memory[addr_b] <= wdata_b;\n",
    "end\n",
    "\n",
    "assign rdata_a = memory[addr_a];\n",
    "assign rdata_b = memory[addr_b];\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.7.2 Memory Initialization Pattern\n",
    "```systemverilog\n",
    "initial begin\n",
    "    // Initialize from file\n",
    "    $readmemh(\"init_data.hex\", memory);\n",
    "    \n",
    "    // Or initialize with pattern\n",
    "    for (int i = 0; i < DEPTH; i++) begin\n",
    "        memory[i] = i * 2;  // Example pattern\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.8 Assertion Patterns\n",
    "\n",
    "##### E.8.1 Protocol Checking Patterns\n",
    "```systemverilog\n",
    "// Valid-ready protocol check\n",
    "property valid_ready_protocol;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    valid && !ready |=> valid;\n",
    "endproperty\n",
    "assert_valid_stable: assert property(valid_ready_protocol);\n",
    "\n",
    "// Mutual exclusion check\n",
    "property mutex_check;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    !(signal_a && signal_b);\n",
    "endproperty\n",
    "assert_mutex: assert property(mutex_check);\n",
    "\n",
    "// FIFO overflow/underflow check\n",
    "property fifo_no_overflow;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    full |-> !write_en;\n",
    "endproperty\n",
    "assert_no_overflow: assert property(fifo_no_overflow);\n",
    "```\n",
    "\n",
    "##### E.8.2 Coverage Patterns\n",
    "```systemverilog\n",
    "covergroup transaction_cg @(posedge clk);\n",
    "    cp_cmd: coverpoint command {\n",
    "        bins read_cmd = {READ};\n",
    "        bins write_cmd = {WRITE};\n",
    "        bins idle_cmd = {IDLE};\n",
    "    }\n",
    "    \n",
    "    cp_addr: coverpoint address {\n",
    "        bins low_addr = {[0:255]};\n",
    "        bins mid_addr = {[256:511]};\n",
    "        bins high_addr = {[512:1023]};\n",
    "    }\n",
    "    \n",
    "    cross_cmd_addr: cross cp_cmd, cp_addr;\n",
    "endgroup\n",
    "\n",
    "transaction_cg cg_inst = new();\n",
    "```\n",
    "\n",
    "#### E.9 Debug and Monitoring Patterns\n",
    "\n",
    "##### E.9.1 Performance Counter Pattern\n",
    "```systemverilog\n",
    "logic [31:0] cycle_counter, transaction_counter;\n",
    "logic [31:0] utilization_percent;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        cycle_counter <= '0;\n",
    "        transaction_counter <= '0;\n",
    "    end else begin\n",
    "        cycle_counter <= cycle_counter + 1;\n",
    "        if (transaction_active)\n",
    "            transaction_counter <= transaction_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Calculate utilization (requires division, may need dedicated logic)\n",
    "assign utilization_percent = (transaction_counter * 100) / cycle_counter;\n",
    "```\n",
    "\n",
    "##### E.9.2 Debug Signal Multiplexing\n",
    "```systemverilog\n",
    "logic [7:0] debug_select;\n",
    "logic [31:0] debug_data;\n",
    "\n",
    "always_comb begin\n",
    "    case (debug_select)\n",
    "        8'd0: debug_data = state_register;\n",
    "        8'd1: debug_data = fifo_count;\n",
    "        8'd2: debug_data = error_flags;\n",
    "        8'd3: debug_data = performance_counter;\n",
    "        default: debug_data = 32'hDEADBEEF;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.10 Best Practices Summary\n",
    "\n",
    "##### E.10.1 Coding Style Idioms\n",
    "- Use `always_ff` for sequential logic, `always_comb` for combinational\n",
    "- Prefer non-blocking assignments (`<=`) in sequential blocks\n",
    "- Use blocking assignments (`=`) in combinational blocks\n",
    "- Initialize all registers in reset conditions\n",
    "- Use meaningful signal names and consistent naming conventions\n",
    "\n",
    "##### E.10.2 Common Anti-patterns to Avoid\n",
    "```systemverilog\n",
    "// DON'T: Mixed blocking and non-blocking in same block\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;  // Non-blocking\n",
    "    c = d;   // Blocking - AVOID THIS MIX\n",
    "end\n",
    "\n",
    "// DON'T: Unregistered outputs from always_ff\n",
    "always_ff @(posedge clk) begin\n",
    "    temp_reg <= input_data;\n",
    "end\n",
    "assign output_data = temp_reg + 1;  // Better to register this too\n",
    "\n",
    "// DON'T: Multiple clocks in sensitivity list\n",
    "always_ff @(posedge clk1 or posedge clk2) begin  // AVOID\n",
    "    // Logic here\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.10.3 Synthesis-Friendly Patterns\n",
    "- Use explicit widths for constants: `4'b0000` instead of `0`\n",
    "- Avoid latches by ensuring all paths assign to variables\n",
    "- Use case statements with default clauses\n",
    "- Prefer `unique case` and `priority case` for synthesis optimization\n",
    "- Keep critical paths short and well-defined\n",
    "\n",
    "This appendix serves as a quick reference for commonly used SystemVerilog patterns. These idioms represent battle-tested approaches that promote code reusability, maintainability, and synthesis efficiency."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4f1d20bd",
   "metadata": {},
   "source": [
    "### Appendix F: Tool-specific Considerations\n",
    "\n",
    "This appendix provides detailed guidance on working with SystemVerilog across different EDA tools, highlighting tool-specific features, limitations, and best practices.\n",
    "\n",
    "#### F.1 Simulation Tools\n",
    "\n",
    "##### F.1.1 Synopsys VCS\n",
    "\n",
    "**Key Features:**\n",
    "- Industry-leading SystemVerilog support\n",
    "- Advanced debugging capabilities with DVE\n",
    "- Comprehensive coverage analysis\n",
    "- Native UVM support\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation Options:**\n",
    "```bash\n",
    "# Basic compilation with SystemVerilog support\n",
    "vcs -sverilog -debug_access+all design.sv testbench.sv\n",
    "\n",
    "# With UVM support\n",
    "vcs -sverilog -ntb_opts uvm-1.2 +incdir+$UVM_HOME/src design.sv testbench.sv\n",
    "\n",
    "# Performance optimization\n",
    "vcs -sverilog -O3 -debug_access+dmptf design.sv testbench.sv\n",
    "```\n",
    "\n",
    "**DVE Debug Features:**\n",
    "- Interactive waveform debugging\n",
    "- Source code correlation\n",
    "- Advanced filtering and search\n",
    "- Memory and array visualization\n",
    "\n",
    "**Coverage Compilation:**\n",
    "```bash\n",
    "# Enable all coverage types\n",
    "vcs -sverilog -cm line+cond+fsm+branch+tgl+assert design.sv testbench.sv\n",
    "\n",
    "# Generate coverage reports\n",
    "urg -dir simv.vdb -report both\n",
    "```\n",
    "\n",
    "**VCS-Specific SystemVerilog Extensions:**\n",
    "```systemverilog\n",
    "// VCS pragmas for performance\n",
    "// synopsys translate_off\n",
    "// Debug-only code\n",
    "// synopsys translate_on\n",
    "\n",
    "// VCS-specific system tasks\n",
    "$vcs_version();  // Get VCS version\n",
    "$vcdpluson();    // Enable VCD dumping\n",
    "```\n",
    "\n",
    "##### F.1.2 Cadence Xcelium\n",
    "\n",
    "**Key Features:**\n",
    "- Multi-language simulation\n",
    "- Advanced power analysis\n",
    "- Comprehensive assertion support\n",
    "- Cloud-ready architecture\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation and Elaboration:**\n",
    "```bash\n",
    "# Three-step flow\n",
    "xmvlog -sv design.sv testbench.sv\n",
    "xmelab -access +rwc worklib.testbench\n",
    "xmsim worklib.testbench\n",
    "\n",
    "# Single-step flow\n",
    "xrun -sv -access +rwc design.sv testbench.sv\n",
    "```\n",
    "\n",
    "**Xcelium-Specific Features:**\n",
    "```systemverilog\n",
    "// Cadence-specific system tasks\n",
    "$cadence_version();\n",
    "$ncsim();\n",
    "\n",
    "// Power-aware simulation\n",
    "power_domain pd1;\n",
    "supply_net VDD, VSS;\n",
    "```\n",
    "\n",
    "**Coverage Analysis:**\n",
    "```bash\n",
    "# Enable coverage\n",
    "xrun -sv -coverage all -covoverwrite design.sv testbench.sv\n",
    "\n",
    "# Generate reports\n",
    "imc -exec coverage_report.tcl\n",
    "```\n",
    "\n",
    "##### F.1.3 Mentor Questa/ModelSim\n",
    "\n",
    "**Key Features:**\n",
    "- Mixed-language simulation\n",
    "- Dataflow debugging\n",
    "- Advanced waveform analysis\n",
    "- Integrated coverage\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation Commands:**\n",
    "```bash\n",
    "# SystemVerilog compilation\n",
    "vlog -sv design.sv testbench.sv\n",
    "\n",
    "# Optimization\n",
    "vopt +acc=npr top -o optimized_top\n",
    "\n",
    "# Simulation\n",
    "vsim optimized_top\n",
    "```\n",
    "\n",
    "**Questa-Specific System Tasks:**\n",
    "```systemverilog\n",
    "// Questa debugging features\n",
    "$psim();           // Print simulation info\n",
    "$stacktrace();     // Print call stack\n",
    "$typename(var);    // Get type information\n",
    "```\n",
    "\n",
    "**Waveform Configuration:**\n",
    "```tcl\n",
    "# TCL commands for waveform setup\n",
    "add wave -recursive /testbench/*\n",
    "configure wave -timelineunits ns\n",
    "run -all\n",
    "```\n",
    "\n",
    "##### F.1.4 Aldec Riviera-PRO\n",
    "\n",
    "**Key Features:**\n",
    "- Advanced mixed-signal simulation\n",
    "- Comprehensive SystemVerilog support\n",
    "- Integrated waveform viewer\n",
    "- Python scripting interface\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Basic Simulation Flow:**\n",
    "```bash\n",
    "# Compilation\n",
    "vlib work\n",
    "vlog -sv2012 design.sv testbench.sv\n",
    "\n",
    "# Simulation\n",
    "vsim -gui testbench\n",
    "```\n",
    "\n",
    "**Riviera-PRO Extensions:**\n",
    "```systemverilog\n",
    "// Aldec-specific features\n",
    "$aldec_version();\n",
    "$riviera_info();\n",
    "```\n",
    "\n",
    "#### F.2 Synthesis Tools\n",
    "\n",
    "##### F.2.1 Synopsys Design Compiler\n",
    "\n",
    "**SystemVerilog Synthesis Considerations:**\n",
    "\n",
    "**Supported Constructs:**\n",
    "- Always blocks (combinational and sequential)\n",
    "- Interfaces (limited support)\n",
    "- Packed arrays and structures\n",
    "- Basic assertions (for formal verification)\n",
    "\n",
    "**Unsupported Constructs:**\n",
    "- Classes and objects\n",
    "- Dynamic arrays\n",
    "- Queues and associative arrays\n",
    "- Complex verification constructs\n",
    "\n",
    "**Synthesis Scripts:**\n",
    "```tcl\n",
    "# Design Compiler TCL script\n",
    "set_svf design.svf\n",
    "analyze -format sverilog {design.sv}\n",
    "elaborate top_module\n",
    "compile_ultra\n",
    "```\n",
    "\n",
    "**Synthesis Guidelines:**\n",
    "```systemverilog\n",
    "// Synthesizable SystemVerilog code\n",
    "module counter #(parameter WIDTH = 8)(\n",
    "    input  logic clk, rst_n,\n",
    "    input  logic enable,\n",
    "    output logic [WIDTH-1:0] count\n",
    ");\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            count <= '0;\n",
    "        else if (enable)\n",
    "            count <= count + 1;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### F.2.2 Cadence Genus\n",
    "\n",
    "**Key Features:**\n",
    "- Advanced SystemVerilog synthesis\n",
    "- Integrated physical synthesis\n",
    "- Power optimization\n",
    "- Concurrent timing optimization\n",
    "\n",
    "**Genus-Specific Considerations:**\n",
    "\n",
    "**Setup Commands:**\n",
    "```tcl\n",
    "# Genus synthesis flow\n",
    "set_db init_lib_search_path {lib_path}\n",
    "set_db init_hdl_search_path {rtl_path}\n",
    "read_libs timing.lib\n",
    "read_hdl -sv design.sv\n",
    "elaborate top_module\n",
    "```\n",
    "\n",
    "**SystemVerilog Support:**\n",
    "- Enhanced interface synthesis\n",
    "- Better packed structure handling\n",
    "- Advanced parameter support\n",
    "\n",
    "##### F.2.3 Intel Quartus Prime\n",
    "\n",
    "**FPGA-Specific Considerations:**\n",
    "\n",
    "**Project Setup:**\n",
    "```tcl\n",
    "# Quartus TCL commands\n",
    "project_new -overwrite project_name\n",
    "set_global_assignment -name FAMILY \"Stratix 10\"\n",
    "set_global_assignment -name SYSTEMVERILOG_FILE design.sv\n",
    "```\n",
    "\n",
    "**Intel-Specific Attributes:**\n",
    "```systemverilog\n",
    "// Intel FPGA attributes\n",
    "(* altera_attribute = \"-name KEEP_REGISTER ON\" *) \n",
    "logic keep_reg;\n",
    "\n",
    "// Memory inference\n",
    "(* ramstyle = \"M20K\" *) \n",
    "logic [31:0] memory [0:1023];\n",
    "```\n",
    "\n",
    "##### F.2.4 Xilinx Vivado\n",
    "\n",
    "**FPGA-Specific Considerations:**\n",
    "\n",
    "**Project Creation:**\n",
    "```tcl\n",
    "# Vivado TCL commands\n",
    "create_project project_name ./project\n",
    "add_files -fileset sources_1 design.sv\n",
    "set_property file_type SystemVerilog [get_files design.sv]\n",
    "```\n",
    "\n",
    "**Xilinx-Specific Attributes:**\n",
    "```systemverilog\n",
    "// Xilinx synthesis attributes\n",
    "(* KEEP = \"TRUE\" *) logic keep_signal;\n",
    "(* MARK_DEBUG = \"TRUE\" *) logic debug_signal;\n",
    "\n",
    "// Block RAM inference\n",
    "(* ram_style = \"block\" *) \n",
    "logic [31:0] bram [0:1023];\n",
    "```\n",
    "\n",
    "#### F.3 Formal Verification Tools\n",
    "\n",
    "##### F.3.1 Synopsys VC Formal\n",
    "\n",
    "**SystemVerilog Assertion Support:**\n",
    "```systemverilog\n",
    "// Formal verification properties\n",
    "property req_ack;\n",
    "    @(posedge clk) req |-> ##[1:5] ack;\n",
    "endproperty\n",
    "\n",
    "assert property (req_ack) else $error(\"Request not acknowledged\");\n",
    "```\n",
    "\n",
    "**VC Formal Setup:**\n",
    "```tcl\n",
    "# VC Formal TCL script\n",
    "analyze -sv design.sv properties.sv\n",
    "elaborate -top top_module\n",
    "clock clk\n",
    "reset rst_n\n",
    "prove -all\n",
    "```\n",
    "\n",
    "##### F.3.2 Cadence JasperGold\n",
    "\n",
    "**Advanced SVA Support:**\n",
    "```systemverilog\n",
    "// Complex temporal properties\n",
    "sequence req_seq;\n",
    "    req ##1 !req;\n",
    "endsequence\n",
    "\n",
    "property complex_prop;\n",
    "    @(posedge clk) req_seq |-> ##[2:10] ack;\n",
    "endproperty\n",
    "```\n",
    "\n",
    "#### F.4 Linting and Code Quality Tools\n",
    "\n",
    "##### F.4.1 Synopsys SpyGlass\n",
    "\n",
    "**SystemVerilog Linting Rules:**\n",
    "```systemverilog\n",
    "// SpyGlass waiver pragmas\n",
    "//spyglass disable_block W213\n",
    "// Code that triggers warning W213\n",
    "//spyglass enable_block W213\n",
    "```\n",
    "\n",
    "##### F.4.2 Real Intent Ascent Lint\n",
    "\n",
    "**Configuration Examples:**\n",
    "```tcl\n",
    "# Ascent Lint configuration\n",
    "set_option -set hdlin_sverilog_std 2012\n",
    "check_design -rule {SV_*}\n",
    "```\n",
    "\n",
    "#### F.5 Coverage Tools\n",
    "\n",
    "##### F.5.1 Synopsys VCS Coverage\n",
    "\n",
    "**Advanced Coverage Options:**\n",
    "```bash\n",
    "# Detailed coverage compilation\n",
    "vcs -sverilog -cm line+cond+fsm+branch+tgl+assert+group \\\n",
    "    -cm_hier coverage.cfg design.sv testbench.sv\n",
    "\n",
    "# Coverage refinement\n",
    "vcs -sverilog -cm_line -cm_report line design.sv testbench.sv\n",
    "```\n",
    "\n",
    "##### F.5.2 Cadence IMC\n",
    "\n",
    "**Coverage Database Management:**\n",
    "```tcl\n",
    "# IMC coverage analysis\n",
    "load_test test1.ucd\n",
    "load_test test2.ucd\n",
    "merge_tests -out merged.ucd test1 test2\n",
    "report_summary -detail -out coverage_report.txt\n",
    "```\n",
    "\n",
    "#### F.6 Tool Integration and Methodology\n",
    "\n",
    "##### F.6.1 Multi-Tool Flows\n",
    "\n",
    "**Handoff Considerations:**\n",
    "- File format compatibility (SystemVerilog 2012 vs 2017)\n",
    "- Parameter passing between tools\n",
    "- Constraint file formats\n",
    "- Coverage database formats\n",
    "\n",
    "**Example Multi-Tool Script:**\n",
    "```bash\n",
    "#!/bin/bash\n",
    "# Multi-tool verification flow\n",
    "\n",
    "# Lint check\n",
    "spyglass -tcl lint_run.tcl\n",
    "\n",
    "# Simulation\n",
    "vcs -sverilog -cm all design.sv testbench.sv\n",
    "./simv +ntb_random_seed=1\n",
    "\n",
    "# Synthesis check\n",
    "dc_shell -f synthesis_check.tcl\n",
    "\n",
    "# Coverage merge\n",
    "urg -dir *.vdb -report both\n",
    "```\n",
    "\n",
    "##### F.6.2 Tool-Agnostic Best Practices\n",
    "\n",
    "**Portable SystemVerilog Code:**\n",
    "```systemverilog\n",
    "// Use standard SystemVerilog constructs\n",
    "// Avoid tool-specific extensions unless necessary\n",
    "\n",
    "`ifndef SYNTHESIS\n",
    "    // Simulation-only code\n",
    "    initial begin\n",
    "        $display(\"Simulation starting\");\n",
    "    end\n",
    "`endif\n",
    "\n",
    "`ifdef FORMAL\n",
    "    // Formal verification properties\n",
    "    assert property (@(posedge clk) req |-> ack);\n",
    "`endif\n",
    "```\n",
    "\n",
    "**Configuration Management:**\n",
    "```systemverilog\n",
    "// Tool-specific parameters\n",
    "parameter int TOOL_SPECIFIC_PARAM = `ifdef VCS ? 1 :\n",
    "                                   `ifdef QUESTA ? 2 :\n",
    "                                   `ifdef XCELIUM ? 3 : 0;\n",
    "```\n",
    "\n",
    "##### F.6.3 Performance Optimization\n",
    "\n",
    "**General Guidelines:**\n",
    "1. **Compilation Performance:**\n",
    "   - Use incremental compilation when available\n",
    "   - Optimize include file usage\n",
    "   - Minimize unnecessary SystemVerilog features in RTL\n",
    "\n",
    "2. **Simulation Performance:**\n",
    "   - Use appropriate optimization levels\n",
    "   - Consider two-state vs four-state variables\n",
    "   - Optimize testbench code structure\n",
    "\n",
    "3. **Memory Usage:**\n",
    "   - Monitor memory consumption with large designs\n",
    "   - Use streaming operators for data processing\n",
    "   - Consider packed vs unpacked arrays\n",
    "\n",
    "**Tool-Specific Optimizations:**\n",
    "\n",
    "**VCS Performance:**\n",
    "```bash\n",
    "# VCS performance options\n",
    "vcs -sverilog +vcs+lic+wait -j8 -debug_access+dmptf design.sv\n",
    "```\n",
    "\n",
    "**Questa Optimization:**\n",
    "```bash\n",
    "# Questa performance tuning\n",
    "vopt +acc=npr -O5 top -o optimized_top\n",
    "```\n",
    "\n",
    "**Xcelium Efficiency:**\n",
    "```bash\n",
    "# Xcelium performance options\n",
    "xrun -sv -O3 -noaccess -input run.tcl design.sv\n",
    "```\n",
    "\n",
    "#### F.7 Debugging Strategies\n",
    "\n",
    "##### F.7.1 Tool-Specific Debug Features\n",
    "\n",
    "**VCS DVE:**\n",
    "- Interactive debugging\n",
    "- Schematic view\n",
    "- Memory browser\n",
    "- Assertion debugging\n",
    "\n",
    "**Questa Wave:**\n",
    "- Advanced waveform analysis\n",
    "- Compare functionality\n",
    "- Virtual objects\n",
    "- Dataflow tracking\n",
    "\n",
    "**Xcelium SimVision:**\n",
    "- Multi-domain debugging\n",
    "- Advanced scripting\n",
    "- Custom visualizations\n",
    "- Performance analysis\n",
    "\n",
    "##### F.7.2 Common Debug Scenarios\n",
    "\n",
    "**Interface Debug:**\n",
    "```systemverilog\n",
    "// Debug interface connections\n",
    "interface debug_if;\n",
    "    logic [31:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "    \n",
    "    // Debug properties\n",
    "    property data_stable;\n",
    "        @(posedge clk) valid && !ready |=> $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    `ifdef DEBUG\n",
    "        assert property (data_stable);\n",
    "    `endif\n",
    "endinterface\n",
    "```\n",
    "\n",
    "This comprehensive appendix provides tool-specific guidance for working with SystemVerilog across the major EDA tools in the industry. Each tool has its unique features and considerations that developers should understand for effective SystemVerilog development and verification.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "577db108",
   "metadata": {},
   "source": [
    "### Appendix G: Further Reading and Resources\n",
    "\n",
    "This appendix provides a comprehensive collection of resources to help you continue your SystemVerilog journey beyond this tutorial. Whether you're looking to deepen your understanding, explore advanced topics, or stay current with industry developments, these resources will serve as valuable references.\n",
    "\n",
    "#### Books and Publications\n",
    "\n",
    "##### Essential SystemVerilog Books\n",
    "\n",
    "**SystemVerilog for Verification** by Chris Spear and Greg Tumbush\n",
    "- The definitive guide to SystemVerilog verification methodologies\n",
    "- Comprehensive coverage of UVM (Universal Verification Methodology)\n",
    "- Practical examples and real-world verification scenarios\n",
    "- Essential for anyone serious about verification engineering\n",
    "\n",
    "**SystemVerilog for Design** by Stuart Sutherland, Simon Davidmann, and Peter Flake\n",
    "- Complete guide to using SystemVerilog for RTL design\n",
    "- Covers synthesis-friendly coding practices\n",
    "- Detailed explanations of SystemVerilog design constructs\n",
    "- Excellent for hardware designers transitioning from Verilog\n",
    "\n",
    "**Writing Testbenches using SystemVerilog** by Janick Bergeron\n",
    "- Focuses on functional verification methodologies\n",
    "- Coverage of assertion-based verification\n",
    "- Practical testbench architecture patterns\n",
    "- Industry-proven verification techniques\n",
    "\n",
    "**SystemVerilog Assertions and Functional Coverage** by Ashok B. Mehta\n",
    "- Deep dive into SystemVerilog assertions (SVA)\n",
    "- Comprehensive functional coverage methodology\n",
    "- Advanced verification planning techniques\n",
    "- Essential for verification engineers\n",
    "\n",
    "##### Advanced Topics and Specialized Books\n",
    "\n",
    "**Verification Methodology Manual (VMM)** by Janick Bergeron, Eduard Cerny, Alan Hunter, and Andrew Nightingale\n",
    "- Foundation for modern verification methodologies\n",
    "- Precursor to UVM development\n",
    "- Historical context for verification evolution\n",
    "- Advanced verification planning concepts\n",
    "\n",
    "**Advanced UVM** by Brian Hunter\n",
    "- Expert-level UVM topics and techniques\n",
    "- Performance optimization strategies\n",
    "- Complex verification scenarios\n",
    "- Industry best practices and patterns\n",
    "\n",
    "**Constrained Random Verification** by Various Authors\n",
    "- Advanced constraint solving techniques\n",
    "- Performance optimization for random generation\n",
    "- Complex scenario modeling\n",
    "- Coverage-driven verification strategies\n",
    "\n",
    "#### IEEE Standards and Specifications\n",
    "\n",
    "##### Primary Standards\n",
    "\n",
    "**IEEE 1800-2017: SystemVerilog Language Reference Manual (LRM)**\n",
    "- The official SystemVerilog language specification\n",
    "- Authoritative source for language semantics\n",
    "- Complete syntax and usage definitions\n",
    "- Essential reference for language details\n",
    "\n",
    "**IEEE 1800.2-2020: Universal Verification Methodology (UVM)**\n",
    "- Official UVM standard specification\n",
    "- Complete API reference and guidelines\n",
    "- Methodology best practices\n",
    "- Required reading for UVM development\n",
    "\n",
    "**IEEE 1364-2005: Verilog Hardware Description Language**\n",
    "- Foundation Verilog standard\n",
    "- Understanding SystemVerilog's heritage\n",
    "- Compatibility and migration guidelines\n",
    "- Historical context for language evolution\n",
    "\n",
    "##### Related Standards\n",
    "\n",
    "**IEEE 1647: e Language Reference Manual**\n",
    "- Alternative verification language\n",
    "- Comparison with SystemVerilog approaches\n",
    "- Industry verification landscape context\n",
    "\n",
    "**IEEE 1850: Property Specification Language (PSL)**\n",
    "- Formal property specification\n",
    "- Alternative to SystemVerilog assertions\n",
    "- Cross-language property development\n",
    "\n",
    "#### Online Resources and Websites\n",
    "\n",
    "##### Official and Standards Organizations\n",
    "\n",
    "**Accellera Systems Initiative** (www.accellera.org)\n",
    "- SystemVerilog working group updates\n",
    "- Standard development activities\n",
    "- Technical committee reports\n",
    "- Industry collaboration initiatives\n",
    "\n",
    "**IEEE Standards Association** (standards.ieee.org)\n",
    "- Official standard documents\n",
    "- Amendment and revision information\n",
    "- Standards development process\n",
    "- Public review documents\n",
    "\n",
    "##### Educational and Tutorial Websites\n",
    "\n",
    "**ASIC World SystemVerilog Tutorial** (www.asicworld.com)\n",
    "- Comprehensive online tutorials\n",
    "- Code examples and exercises\n",
    "- Progressive learning modules\n",
    "- Free educational content\n",
    "\n",
    "**ChipVerify SystemVerilog Tutorial** (www.chipverify.com)\n",
    "- Interactive learning modules\n",
    "- Practical examples and exercises\n",
    "- Design and verification focus\n",
    "- Regular content updates\n",
    "\n",
    "**EDA Playground** (www.edaplayground.com)\n",
    "- Online SystemVerilog simulator\n",
    "- Shareable code examples\n",
    "- Multiple simulator support\n",
    "- Community-contributed examples\n",
    "\n",
    "**HDLBits** (hdlbits.01xz.net)\n",
    "- Interactive HDL exercises\n",
    "- Progressive difficulty levels\n",
    "- Immediate feedback system\n",
    "- Practical coding practice\n",
    "\n",
    "##### Industry and Professional Resources\n",
    "\n",
    "**Verification Academy** (verificationacademy.com)\n",
    "- Comprehensive verification training\n",
    "- UVM and SystemVerilog courses\n",
    "- Industry expert presentations\n",
    "- Certification programs\n",
    "\n",
    "**DVCon (Design and Verification Conference)** (dvcon.org)\n",
    "- Annual verification conference\n",
    "- Technical papers and presentations\n",
    "- Industry trend analysis\n",
    "- Networking opportunities\n",
    "\n",
    "**Verification Horizons** (verificationacademy.com/verification-horizons)\n",
    "- Quarterly verification magazine\n",
    "- Technical articles and tutorials\n",
    "- Industry case studies\n",
    "- Expert insights and opinions\n",
    "\n",
    "#### Tools and Simulators\n",
    "\n",
    "##### Commercial EDA Tools\n",
    "\n",
    "**Synopsys VCS**\n",
    "- Industry-leading SystemVerilog simulator\n",
    "- Comprehensive verification platform\n",
    "- Advanced debugging capabilities\n",
    "- Performance optimization features\n",
    "\n",
    "**Cadence Xcelium**\n",
    "- Multi-language simulation platform\n",
    "- SystemVerilog and UVM support\n",
    "- Advanced verification features\n",
    "- Integrated debugging environment\n",
    "\n",
    "**Mentor Graphics Questa**\n",
    "- Comprehensive verification platform\n",
    "- SystemVerilog simulation and debug\n",
    "- Formal verification integration\n",
    "- Coverage analysis tools\n",
    "\n",
    "**Aldec Riviera-PRO**\n",
    "- Mixed-language simulation\n",
    "- SystemVerilog verification support\n",
    "- Integrated development environment\n",
    "- Cost-effective solution\n",
    "\n",
    "##### Open Source and Academic Tools\n",
    "\n",
    "**Verilator**\n",
    "- Open-source SystemVerilog simulator\n",
    "- High-performance simulation\n",
    "- C++ model generation\n",
    "- Academic and research use\n",
    "\n",
    "**Icarus Verilog**\n",
    "- Open-source Verilog/SystemVerilog simulator\n",
    "- Educational and hobbyist use\n",
    "- Basic SystemVerilog support\n",
    "- Community-driven development\n",
    "\n",
    "**GHDL**\n",
    "- Open-source VHDL simulator with SystemVerilog interfaces\n",
    "- Mixed-language simulation capabilities\n",
    "- Academic research tool\n",
    "\n",
    "#### Online Communities and Forums\n",
    "\n",
    "##### Professional Forums\n",
    "\n",
    "**Verification Guild** (verificationguild.com)\n",
    "- Professional verification community\n",
    "- Technical discussions and Q&A\n",
    "- Job opportunities and networking\n",
    "- Industry best practice sharing\n",
    "\n",
    "**Reddit r/FPGA** (reddit.com/r/FPGA)\n",
    "- Active FPGA and HDL community\n",
    "- SystemVerilog discussions\n",
    "- Project sharing and collaboration\n",
    "- Beginner-friendly environment\n",
    "\n",
    "**Stack Overflow SystemVerilog Tags**\n",
    "- Technical Q&A platform\n",
    "- Specific problem solving\n",
    "- Code review and debugging\n",
    "- Expert community responses\n",
    "\n",
    "##### Social and Professional Networks\n",
    "\n",
    "**LinkedIn SystemVerilog Groups**\n",
    "- Professional networking\n",
    "- Industry job opportunities\n",
    "- Technical discussion groups\n",
    "- Career development resources\n",
    "\n",
    "**IEEE Computer Society**\n",
    "- Professional development\n",
    "- Technical publications access\n",
    "- Conference and workshop information\n",
    "- Continuing education opportunities\n",
    "\n",
    "#### Conferences and Events\n",
    "\n",
    "##### Major Industry Conferences\n",
    "\n",
    "**DVCon (Design and Verification Conference)**\n",
    "- Annual verification-focused conference\n",
    "- Technical paper presentations\n",
    "- Industry expert panels\n",
    "- Networking opportunities\n",
    "- Multiple global locations\n",
    "\n",
    "**DAC (Design Automation Conference)**\n",
    "- Premier EDA industry conference\n",
    "- SystemVerilog tool exhibitions\n",
    "- Academic research presentations\n",
    "- Industry trend discussions\n",
    "\n",
    "**SNUG (Synopsys Users Group)**\n",
    "- Tool-specific technical conference\n",
    "- SystemVerilog methodology sessions\n",
    "- User experience sharing\n",
    "- Advanced technique presentations\n",
    "\n",
    "##### Regional and Specialized Events\n",
    "\n",
    "**DVCon Europe**\n",
    "- European verification conference\n",
    "- Regional industry focus\n",
    "- Technical presentations\n",
    "- Local networking opportunities\n",
    "\n",
    "**DVCon India**\n",
    "- Growing verification conference\n",
    "- Regional expertise sharing\n",
    "- Cost-effective participation\n",
    "- Emerging market insights\n",
    "\n",
    "**Various University Workshops**\n",
    "- Academic SystemVerilog courses\n",
    "- Research collaboration opportunities\n",
    "- Student competition events\n",
    "- Industry-academia partnerships\n",
    "\n",
    "#### Certification and Training Programs\n",
    "\n",
    "##### Professional Certifications\n",
    "\n",
    "**Cadence Verification Competency**\n",
    "- SystemVerilog and UVM proficiency\n",
    "- Industry-recognized certification\n",
    "- Practical skill assessment\n",
    "- Career advancement credential\n",
    "\n",
    "**Synopsys SystemVerilog Certification**\n",
    "- Tool-specific expertise validation\n",
    "- Comprehensive skill evaluation\n",
    "- Professional development support\n",
    "- Industry credibility enhancement\n",
    "\n",
    "**Mentor Graphics Verification Training**\n",
    "- Methodology-focused certification\n",
    "- Hands-on practical training\n",
    "- Expert instructor guidance\n",
    "- Real-world project experience\n",
    "\n",
    "##### Academic and Online Training\n",
    "\n",
    "**Coursera HDL Courses**\n",
    "- University-partnered programs\n",
    "- Flexible online learning\n",
    "- Certificate completion options\n",
    "- Structured learning paths\n",
    "\n",
    "**edX Digital Design Courses**\n",
    "- Academic institution partnerships\n",
    "- Self-paced learning options\n",
    "- Professional development focus\n",
    "- Industry-relevant curriculum\n",
    "\n",
    "**Verification Academy Training**\n",
    "- Comprehensive verification curriculum\n",
    "- SystemVerilog and UVM focus\n",
    "- Industry expert instruction\n",
    "- Practical hands-on exercises\n",
    "\n",
    "#### Research Papers and Academic Resources\n",
    "\n",
    "##### Key Research Areas\n",
    "\n",
    "**Formal Verification Integration**\n",
    "- SystemVerilog assertion research\n",
    "- Model checking advancements\n",
    "- Property specification techniques\n",
    "- Automated verification methods\n",
    "\n",
    "**Verification Methodology Evolution**\n",
    "- UVM advancement research\n",
    "- Next-generation methodologies\n",
    "- Verification productivity studies\n",
    "- Industry adoption analysis\n",
    "\n",
    "**Language Enhancement Studies**\n",
    "- SystemVerilog language evolution\n",
    "- Performance optimization research\n",
    "- Tool integration improvements\n",
    "- Standards development contributions\n",
    "\n",
    "##### Academic Institutions with Strong Programs\n",
    "\n",
    "**University of California, Berkeley**\n",
    "- Digital design and verification research\n",
    "- Open-source tool development\n",
    "- Industry collaboration projects\n",
    "- Graduate program excellence\n",
    "\n",
    "**MIT Computer Science and Artificial Intelligence Laboratory**\n",
    "- Formal verification research\n",
    "- Hardware security verification\n",
    "- Advanced methodology development\n",
    "- Industry partnership programs\n",
    "\n",
    "**Stanford University**\n",
    "- Digital systems design research\n",
    "- Verification automation studies\n",
    "- Industry collaboration initiatives\n",
    "- Innovation in verification techniques\n",
    "\n",
    "#### Staying Current with Industry Developments\n",
    "\n",
    "##### Regular Publications and Newsletters\n",
    "\n",
    "**EE Times**\n",
    "- Industry news and trends\n",
    "- Technology advancement reports\n",
    "- Market analysis and insights\n",
    "- Expert commentary and opinions\n",
    "\n",
    "**Electronic Design Magazine**\n",
    "- Technical articles and tutorials\n",
    "- Industry trend analysis\n",
    "- Product reviews and comparisons\n",
    "- Design methodology discussions\n",
    "\n",
    "**Verification Horizons Quarterly**\n",
    "- Verification-specific content\n",
    "- Technical deep-dive articles\n",
    "- Industry case studies\n",
    "- Methodology advancement reports\n",
    "\n",
    "##### Blogs and Technical Websites\n",
    "\n",
    "**Verification Gentleman's Blog**\n",
    "- Regular verification insights\n",
    "- SystemVerilog tips and techniques\n",
    "- Industry commentary\n",
    "- Personal experience sharing\n",
    "\n",
    "**ChipDev Blog**\n",
    "- Technical tutorials and guides\n",
    "- Design and verification focus\n",
    "- Code examples and explanations\n",
    "- Industry best practice sharing\n",
    "\n",
    "**ClueLogic Blog**\n",
    "- SystemVerilog and UVM content\n",
    "- Practical verification techniques\n",
    "- Real-world problem solutions\n",
    "- Expert insights and experiences\n",
    "\n",
    "#### Recommended Learning Path\n",
    "\n",
    "##### Beginner Level (0-6 months)\n",
    "1. Start with basic SystemVerilog syntax and constructs\n",
    "2. Practice with simple design examples\n",
    "3. Use online simulators for immediate feedback\n",
    "4. Join beginner-friendly online communities\n",
    "5. Complete structured online tutorials\n",
    "\n",
    "##### Intermediate Level (6-18 months)\n",
    "1. Study verification methodologies and UVM basics\n",
    "2. Work on moderate complexity verification projects\n",
    "3. Attend local workshops and training sessions\n",
    "4. Participate in online forums and discussions\n",
    "5. Begin reading industry publications\n",
    "\n",
    "##### Advanced Level (18+ months)\n",
    "1. Master advanced verification techniques\n",
    "2. Contribute to open-source projects\n",
    "3. Attend major industry conferences\n",
    "4. Pursue professional certifications\n",
    "5. Mentor others and share knowledge\n",
    "\n",
    "##### Continuous Learning\n",
    "- Subscribe to industry publications\n",
    "- Follow verification thought leaders\n",
    "- Participate in technical communities\n",
    "- Attend regular training updates\n",
    "- Stay current with standard revisions\n",
    "\n",
    "#### Conclusion\n",
    "\n",
    "The SystemVerilog and verification industry continues to evolve rapidly, with new methodologies, tools, and techniques emerging regularly. Success in this field requires continuous learning and active participation in the professional community. The resources listed in this appendix provide multiple pathways for deepening your expertise and staying current with industry developments.\n",
    "\n",
    "Remember that practical experience combined with theoretical knowledge creates the strongest foundation for SystemVerilog mastery. Use these resources to supplement your hands-on work, connect with industry professionals, and contribute to the growing verification community.\n",
    "\n",
    "Whether you're just beginning your SystemVerilog journey or looking to advance your existing skills, these resources offer pathways for growth at every level. The key is to remain curious, practice regularly, and engage with the broader verification community to maximize your learning and career development."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
