Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 14 12:24:21 2022
| Host         : DESKTOP-VTPCSON running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7s100fgga676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 2          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-24 | Warning  | Overridden Max delay datapath only              | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF               | 16         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE, DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE (the first 15 of 15 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X11Y127 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X15Y125 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X15Y127 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X9Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X13Y127 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X11Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X14Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X8Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X10Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X13Y125 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X10Y128 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X9Y128 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 26 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_lclk_adcclk_wiz and fmc_clk overrides a set_max_delay -datapath_only (position 28). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc (Line: 356)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


