

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Jun  9 17:03:39 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  125731|  125731|  125731|  125731|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+--------+--------+--------+--------+---------+
        |                     |          |     Latency     |     Interval    | Pipeline|
        |       Instance      |  Module  |   min  |   max  |   min  |   max  |   Type  |
        +---------------------+----------+--------+--------+--------+--------+---------+
        |grp_cnn_xcel_fu_114  |cnn_xcel  |  124576|  124576|  124576|  124576|   none  |
        +---------------------+----------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  1152|         2|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     29|
|FIFO             |        -|      -|       -|      -|
|Instance         |       58|     35|    8634|  10303|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       60|     35|    8741|  10431|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       21|     15|       8|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+------+-------+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------+----------+---------+-------+------+-------+
    |grp_cnn_xcel_fu_114  |cnn_xcel  |       58|     35|  8634|  10303|
    +---------------------+----------+---------+-------+------+-------+
    |Total                |          |       58|     35|  8634|  10303|
    +---------------------+----------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |result_U  |dut_result  |        2|  0|   0|   576|   32|     1|        18432|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        2|  0|   0|   576|   32|     1|        18432|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_146_p2       |     +    |      0|  0|  14|          10|           1|
    |exitcond_fu_140_p2  |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  29|          21|          12|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |i_reg_103           |   9|          2|   10|         20|
    |result_address0     |  15|          3|   10|         30|
    |result_ce0          |  15|          3|    1|          3|
    |result_we0          |   9|          2|    1|          2|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  99|         20|   25|         65|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |grp_cnn_xcel_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_170                       |  10|   0|   10|          0|
    |i_reg_103                         |  10|   0|   10|          0|
    |p_Result_s_reg_162                |  49|   0|   49|          0|
    |tmp_V_2_reg_157                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 107|   0|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

