
discostick_cyclic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800eea8  0800eea8  0000fea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef90  0800ef90  00010334  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ef90  0800ef90  0000ff90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef98  0800ef98  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef98  0800ef98  0000ff98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ef9c  0800ef9c  0000ff9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000334  20000000  0800efa0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010334  2**0
                  CONTENTS
 10 .bss          00001128  20000334  20000334  00010334  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000145c  2000145c  00010334  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023103  00000000  00000000  00010364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006108  00000000  00000000  00033467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cb0  00000000  00000000  00039570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015d1  00000000  00000000  0003b220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028aef  00000000  00000000  0003c7f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028340  00000000  00000000  000652e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0b3b  00000000  00000000  0008d620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016e15b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007990  00000000  00000000  0016e1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00175b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000334 	.word	0x20000334
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ee90 	.word	0x0800ee90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000338 	.word	0x20000338
 80001cc:	0800ee90 	.word	0x0800ee90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ae:	4b28      	ldr	r3, [pc, #160]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005b0:	4a28      	ldr	r2, [pc, #160]	@ (8000654 <MX_ADC1_Init+0xb8>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b4:	4b26      	ldr	r3, [pc, #152]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005bc:	4b24      	ldr	r3, [pc, #144]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005c2:	4b23      	ldr	r3, [pc, #140]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005c4:	2201      	movs	r2, #1
 80005c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005c8:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ce:	4b20      	ldr	r3, [pc, #128]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005d8:	2200      	movs	r2, #0
 80005da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005de:	4a1e      	ldr	r2, [pc, #120]	@ (8000658 <MX_ADC1_Init+0xbc>)
 80005e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80005e8:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005ea:	2202      	movs	r2, #2
 80005ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005ee:	4b18      	ldr	r3, [pc, #96]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80005f6:	4b16      	ldr	r3, [pc, #88]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005fc:	4814      	ldr	r0, [pc, #80]	@ (8000650 <MX_ADC1_Init+0xb4>)
 80005fe:	f003 f93b 	bl	8003878 <HAL_ADC_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000608:	f001 ff30 	bl	800246c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800060c:	230f      	movs	r3, #15
 800060e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000610:	2301      	movs	r3, #1
 8000612:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8000614:	2305      	movs	r3, #5
 8000616:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000618:	463b      	mov	r3, r7
 800061a:	4619      	mov	r1, r3
 800061c:	480c      	ldr	r0, [pc, #48]	@ (8000650 <MX_ADC1_Init+0xb4>)
 800061e:	f003 fbb1 	bl	8003d84 <HAL_ADC_ConfigChannel>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000628:	f001 ff20 	bl	800246c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800062c:	230e      	movs	r3, #14
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000630:	2302      	movs	r3, #2
 8000632:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000634:	463b      	mov	r3, r7
 8000636:	4619      	mov	r1, r3
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <MX_ADC1_Init+0xb4>)
 800063a:	f003 fba3 	bl	8003d84 <HAL_ADC_ConfigChannel>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000644:	f001 ff12 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000648:	bf00      	nop
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000350 	.word	0x20000350
 8000654:	40012000 	.word	0x40012000
 8000658:	0f000001 	.word	0x0f000001

0800065c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08a      	sub	sp, #40	@ 0x28
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a33      	ldr	r2, [pc, #204]	@ (8000748 <HAL_ADC_MspInit+0xec>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d160      	bne.n	8000740 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	4a31      	ldr	r2, [pc, #196]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 8000688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800068c:	6453      	str	r3, [r2, #68]	@ 0x44
 800068e:	4b2f      	ldr	r3, [pc, #188]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 8000690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000696:	613b      	str	r3, [r7, #16]
 8000698:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	4b2b      	ldr	r3, [pc, #172]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4a2a      	ldr	r2, [pc, #168]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 80006a4:	f043 0304 	orr.w	r3, r3, #4
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b28      	ldr	r3, [pc, #160]	@ (800074c <HAL_ADC_MspInit+0xf0>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0304 	and.w	r3, r3, #4
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = CYCLIC_PITCH_Pin|CYCLIC_ROLL_Pin;
 80006b6:	2330      	movs	r3, #48	@ 0x30
 80006b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ba:	2303      	movs	r3, #3
 80006bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	4619      	mov	r1, r3
 80006c8:	4821      	ldr	r0, [pc, #132]	@ (8000750 <HAL_ADC_MspInit+0xf4>)
 80006ca:	f004 fb67 	bl	8004d9c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006ce:	4b21      	ldr	r3, [pc, #132]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006d0:	4a21      	ldr	r2, [pc, #132]	@ (8000758 <HAL_ADC_MspInit+0xfc>)
 80006d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006da:	4b1e      	ldr	r3, [pc, #120]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006ee:	4b19      	ldr	r3, [pc, #100]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006f6:	4b17      	ldr	r3, [pc, #92]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 80006f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006fe:	4b15      	ldr	r3, [pc, #84]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 8000700:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000704:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000706:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 8000708:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800070c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800070e:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 8000710:	2200      	movs	r2, #0
 8000712:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000714:	480f      	ldr	r0, [pc, #60]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 8000716:	f003 ff3f 	bl	8004598 <HAL_DMA_Init>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000720:	f001 fea4 	bl	800246c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a0b      	ldr	r2, [pc, #44]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 8000728:	639a      	str	r2, [r3, #56]	@ 0x38
 800072a:	4a0a      	ldr	r2, [pc, #40]	@ (8000754 <HAL_ADC_MspInit+0xf8>)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000730:	2200      	movs	r2, #0
 8000732:	2100      	movs	r1, #0
 8000734:	2012      	movs	r0, #18
 8000736:	f003 feaa 	bl	800448e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800073a:	2012      	movs	r0, #18
 800073c:	f003 fec3 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000740:	bf00      	nop
 8000742:	3728      	adds	r7, #40	@ 0x28
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40012000 	.word	0x40012000
 800074c:	40023800 	.word	0x40023800
 8000750:	40020800 	.word	0x40020800
 8000754:	20000398 	.word	0x20000398
 8000758:	40026410 	.word	0x40026410

0800075c <u8_to_i16>:
 */


#include "bitutils.h"

int16_t u8_to_i16(uint8_t high, uint8_t low)	{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	460a      	mov	r2, r1
 8000766:	71fb      	strb	r3, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	71bb      	strb	r3, [r7, #6]
	return (int16_t)(high << 8 | low);
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	b21b      	sxth	r3, r3
 8000770:	021b      	lsls	r3, r3, #8
 8000772:	b21a      	sxth	r2, r3
 8000774:	79bb      	ldrb	r3, [r7, #6]
 8000776:	b21b      	sxth	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b21b      	sxth	r3, r3
}
 800077c:	4618      	mov	r0, r3
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <u8_to_u32>:

uint32_t u8_to_u32(uint8_t* num)	{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]

	uint32_t ret = (((uint32_t)num[3] << 24) | ((uint32_t)num[2] << 16) | ((uint32_t)num[1] << 8) | ((uint32_t)num[0]<< 0));
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	3303      	adds	r3, #3
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	061a      	lsls	r2, r3, #24
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3302      	adds	r3, #2
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	041b      	lsls	r3, r3, #16
 80007a0:	431a      	orrs	r2, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	3301      	adds	r3, #1
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	021b      	lsls	r3, r3, #8
 80007aa:	4313      	orrs	r3, r2
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	7812      	ldrb	r2, [r2, #0]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
	return ret;
 80007b4:	68fb      	ldr	r3, [r7, #12]
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr

080007c2 <u8_to_float>:

float u8_to_float(uint8_t* num)	{
 80007c2:	b480      	push	{r7}
 80007c4:	b085      	sub	sp, #20
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
	float_st temp_num = {.bytes[0] = num[0], .bytes[1] = num[1], .bytes[2] = num[2], .bytes[3] = num[3]};
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	733b      	strb	r3, [r7, #12]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	785b      	ldrb	r3, [r3, #1]
 80007d4:	737b      	strb	r3, [r7, #13]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	789b      	ldrb	r3, [r3, #2]
 80007da:	73bb      	strb	r3, [r7, #14]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	78db      	ldrb	r3, [r3, #3]
 80007e0:	73fb      	strb	r3, [r7, #15]
	return temp_num.value;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	ee07 3a90 	vmov	s15, r3

}
 80007e8:	eeb0 0a67 	vmov.f32	s0, s15
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <i16_high_to_u8>:

uint8_t i16_high_to_u8(int16_t num)	{
 80007f6:	b480      	push	{r7}
 80007f8:	b083      	sub	sp, #12
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	80fb      	strh	r3, [r7, #6]
	return (uint8_t)((num & 0xFF00) >> 8);
 8000800:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000804:	121b      	asrs	r3, r3, #8
 8000806:	b2db      	uxtb	r3, r3
}
 8000808:	4618      	mov	r0, r3
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr

08000814 <i16_low_to_u8>:

uint8_t i16_low_to_u8(int16_t num)	{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	80fb      	strh	r3, [r7, #6]
	return (uint8_t)(num & 0x00FF);
 800081e:	88fb      	ldrh	r3, [r7, #6]
 8000820:	b2db      	uxtb	r3, r3
}
 8000822:	4618      	mov	r0, r3
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <i16_to_u8>:

void i16_to_u8(int16_t num, uint8_t* data)	{
 800082e:	b590      	push	{r4, r7, lr}
 8000830:	b083      	sub	sp, #12
 8000832:	af00      	add	r7, sp, #0
 8000834:	4603      	mov	r3, r0
 8000836:	6039      	str	r1, [r7, #0]
 8000838:	80fb      	strh	r3, [r7, #6]
	data[0] = i16_high_to_u8(num);
 800083a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ffd9 	bl	80007f6 <i16_high_to_u8>
 8000844:	4603      	mov	r3, r0
 8000846:	461a      	mov	r2, r3
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	701a      	strb	r2, [r3, #0]
	data[1] = i16_low_to_u8(num);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	1c5c      	adds	r4, r3, #1
 8000850:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ffdd 	bl	8000814 <i16_low_to_u8>
 800085a:	4603      	mov	r3, r0
 800085c:	7023      	strb	r3, [r4, #0]
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bd90      	pop	{r4, r7, pc}

08000866 <float_to_u8>:

void float_to_u8(float num, uint8_t* data)	{
 8000866:	b480      	push	{r7}
 8000868:	b085      	sub	sp, #20
 800086a:	af00      	add	r7, sp, #0
 800086c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000870:	6038      	str	r0, [r7, #0]
	float_st temp_num = {.value = num};
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	60fb      	str	r3, [r7, #12]

	data[0] = temp_num.bytes[0];
 8000876:	7b3a      	ldrb	r2, [r7, #12]
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	701a      	strb	r2, [r3, #0]
	data[1] = temp_num.bytes[1];
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	3301      	adds	r3, #1
 8000880:	7b7a      	ldrb	r2, [r7, #13]
 8000882:	701a      	strb	r2, [r3, #0]
	data[2] = temp_num.bytes[2];
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	3302      	adds	r3, #2
 8000888:	7bba      	ldrb	r2, [r7, #14]
 800088a:	701a      	strb	r2, [r3, #0]
	data[3] = temp_num.bytes[3];
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	3303      	adds	r3, #3
 8000890:	7bfa      	ldrb	r2, [r7, #15]
 8000892:	701a      	strb	r2, [r3, #0]

}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <apply_calibration>:


#include "calibration.h"
#include "bitutils.h"

int16_t apply_calibration(axis_calibration_factors_t* cal, int16_t input){
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	807b      	strh	r3, [r7, #2]
	int16_t value = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	81fb      	strh	r3, [r7, #14]
	if(input == cal->zero)	{
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80008b6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d101      	bne.n	80008c2 <apply_calibration+0x22>
		return 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	e02f      	b.n	8000922 <apply_calibration+0x82>
	}
	else {
		value = input - cal->zero;
 80008c2:	887a      	ldrh	r2, [r7, #2]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	81fb      	strh	r3, [r7, #14]
		value = (int16_t)((float)value * cal->step_size);
 80008d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008d6:	ee07 3a90 	vmov	s15, r3
 80008da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	edd3 7a04 	vldr	s15, [r3, #16]
 80008e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008ec:	ee17 3a90 	vmov	r3, s15
 80008f0:	81fb      	strh	r3, [r7, #14]
	}

	if(value >= cal->logical_max)	{
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80008f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	db03      	blt.n	8000908 <apply_calibration+0x68>
		return cal->logical_max;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000906:	e00c      	b.n	8000922 <apply_calibration+0x82>
	}
	else if (value <= cal->logical_min){
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800090e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000912:	429a      	cmp	r2, r3
 8000914:	dc03      	bgt.n	800091e <apply_calibration+0x7e>
		return cal->logical_min;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800091c:	e001      	b.n	8000922 <apply_calibration+0x82>
	}

	return value;
 800091e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000922:	4618      	mov	r0, r3
 8000924:	3714      	adds	r7, #20
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr

0800092e <set_calibration>:

void set_calibration(axis_calibration_factors_t* cal, uint8_t* data, uint8_t data_size)	{
 800092e:	b580      	push	{r7, lr}
 8000930:	b084      	sub	sp, #16
 8000932:	af00      	add	r7, sp, #0
 8000934:	60f8      	str	r0, [r7, #12]
 8000936:	60b9      	str	r1, [r7, #8]
 8000938:	4613      	mov	r3, r2
 800093a:	71fb      	strb	r3, [r7, #7]
	if(data_size != CALIBRATION_FACTOR_SIZE){
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	2b13      	cmp	r3, #19
 8000940:	d15a      	bne.n	80009f8 <set_calibration+0xca>
		return;
	}
	cal->physical_max 	= u8_to_i16(data[0], data[1]);
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	781a      	ldrb	r2, [r3, #0]
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	3301      	adds	r3, #1
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	4610      	mov	r0, r2
 8000950:	f7ff ff04 	bl	800075c <u8_to_i16>
 8000954:	4603      	mov	r3, r0
 8000956:	461a      	mov	r2, r3
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	801a      	strh	r2, [r3, #0]
	cal->physical_min 	= u8_to_i16(data[2], data[3]);
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	3302      	adds	r3, #2
 8000960:	781a      	ldrb	r2, [r3, #0]
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	3303      	adds	r3, #3
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	4619      	mov	r1, r3
 800096a:	4610      	mov	r0, r2
 800096c:	f7ff fef6 	bl	800075c <u8_to_i16>
 8000970:	4603      	mov	r3, r0
 8000972:	461a      	mov	r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	805a      	strh	r2, [r3, #2]
	cal->physical_range = u8_to_i16(data[4], data[5]);
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	3304      	adds	r3, #4
 800097c:	781a      	ldrb	r2, [r3, #0]
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	3305      	adds	r3, #5
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	4619      	mov	r1, r3
 8000986:	4610      	mov	r0, r2
 8000988:	f7ff fee8 	bl	800075c <u8_to_i16>
 800098c:	4603      	mov	r3, r0
 800098e:	461a      	mov	r2, r3
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	809a      	strh	r2, [r3, #4]
	cal->logical_max 	= DEFAULT_LOGICAL_MAX;//u8_to_i16(data[6], data[7]);
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800099a:	80da      	strh	r2, [r3, #6]
	cal->logical_min 	= DEFAULT_LOGICAL_MIN;//u8_to_i16(data[8], data[9]);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	f44f 427c 	mov.w	r2, #64512	@ 0xfc00
 80009a2:	811a      	strh	r2, [r3, #8]
	cal->logical_range 	= cal->logical_max - cal->logical_min;//u8_to_i16(data[10], data[11]);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80009aa:	b29a      	uxth	r2, r3
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	b21a      	sxth	r2, r3
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	815a      	strh	r2, [r3, #10]
	cal->zero 			= u8_to_i16(data[12], data[13]);
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	330c      	adds	r3, #12
 80009c2:	781a      	ldrb	r2, [r3, #0]
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	330d      	adds	r3, #13
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	4619      	mov	r1, r3
 80009cc:	4610      	mov	r0, r2
 80009ce:	f7ff fec5 	bl	800075c <u8_to_i16>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	819a      	strh	r2, [r3, #12]
	cal->step_size		= u8_to_float(&data[14]);
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	330e      	adds	r3, #14
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff feef 	bl	80007c2 <u8_to_float>
 80009e4:	eef0 7a40 	vmov.f32	s15, s0
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	edc3 7a04 	vstr	s15, [r3, #16]
	cal->is_reversed	= data[18];
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	7c9a      	ldrb	r2, [r3, #18]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	751a      	strb	r2, [r3, #20]
 80009f6:	e000      	b.n	80009fa <set_calibration+0xcc>
		return;
 80009f8:	bf00      	nop
}
 80009fa:	3710      	adds	r7, #16
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <get_calibration>:

void get_calibration(axis_calibration_factors_t* cal, uint8_t* data, uint8_t data_size)	{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
	if(data_size != CALIBRATION_FACTOR_SIZE){
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b13      	cmp	r3, #19
 8000a12:	d14b      	bne.n	8000aac <get_calibration+0xac>
		return;
	}
	i16_to_u8(cal->physical_max, 	&data[0]);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a1a:	68b9      	ldr	r1, [r7, #8]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff06 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->physical_min, 	&data[2]);
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	3302      	adds	r3, #2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4610      	mov	r0, r2
 8000a30:	f7ff fefd 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->physical_range, 	&data[4]);
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	3304      	adds	r3, #4
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4610      	mov	r0, r2
 8000a42:	f7ff fef4 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->logical_max, 	&data[6]);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	3306      	adds	r3, #6
 8000a50:	4619      	mov	r1, r3
 8000a52:	4610      	mov	r0, r2
 8000a54:	f7ff feeb 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->logical_min, 	&data[8]);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	3308      	adds	r3, #8
 8000a62:	4619      	mov	r1, r3
 8000a64:	4610      	mov	r0, r2
 8000a66:	f7ff fee2 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->logical_range, 	&data[10]);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	330a      	adds	r3, #10
 8000a74:	4619      	mov	r1, r3
 8000a76:	4610      	mov	r0, r2
 8000a78:	f7ff fed9 	bl	800082e <i16_to_u8>
	i16_to_u8(cal->zero, 			&data[12]);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	330c      	adds	r3, #12
 8000a86:	4619      	mov	r1, r3
 8000a88:	4610      	mov	r0, r2
 8000a8a:	f7ff fed0 	bl	800082e <i16_to_u8>
	float_to_u8(cal->step_size, 	&data[14]);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	edd3 7a04 	vldr	s15, [r3, #16]
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	330e      	adds	r3, #14
 8000a98:	4618      	mov	r0, r3
 8000a9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000a9e:	f7ff fee2 	bl	8000866 <float_to_u8>
				cal->is_reversed = 	data[18];
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	7c9a      	ldrb	r2, [r3, #18]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	751a      	strb	r2, [r3, #20]
 8000aaa:	e000      	b.n	8000aae <get_calibration+0xae>
		return;
 8000aac:	bf00      	nop

}
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <clear_calibration>:

void clear_calibration(axis_calibration_factors_t* cal)	{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
	cal->physical_max 	= 0;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	801a      	strh	r2, [r3, #0]
	cal->physical_min 	= 0;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	805a      	strh	r2, [r3, #2]
	cal->physical_range = 0;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2200      	movs	r2, #0
 8000acc:	809a      	strh	r2, [r3, #4]
	//cal->logical_max 	= 0;
	//cal->logical_min 	= 0;
	//cal->logical_range 	= 0;
	cal->zero 			= 0;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	819a      	strh	r2, [r3, #12]
	cal->step_size		= 0.0f;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f04f 0200 	mov.w	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
	cal->is_reversed	= 0;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	751a      	strb	r2, [r3, #20]
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <recalculate_calibration>:

void recalculate_calibration(axis_calibration_factors_t* cal)	{
 8000aee:	b480      	push	{r7}
 8000af0:	b083      	sub	sp, #12
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
	if(cal->physical_max > cal->physical_min){
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	dd1b      	ble.n	8000b3e <recalculate_calibration+0x50>
		cal->physical_range = cal->physical_max - cal->physical_min;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	b21a      	sxth	r2, r3
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	809a      	strh	r2, [r3, #4]
		cal->zero = (cal->physical_max + cal->physical_min) / 2;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b26:	461a      	mov	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b2e:	4413      	add	r3, r2
 8000b30:	0fda      	lsrs	r2, r3, #31
 8000b32:	4413      	add	r3, r2
 8000b34:	105b      	asrs	r3, r3, #1
 8000b36:	b21a      	sxth	r2, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	819a      	strh	r2, [r3, #12]
 8000b3c:	e01d      	b.n	8000b7a <recalculate_calibration+0x8c>
	}
	else	{
		cal->physical_range = cal->physical_min - cal->physical_max;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b44:	b29a      	uxth	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	b21a      	sxth	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	809a      	strh	r2, [r3, #4]
		cal->zero = (cal->physical_min + cal->physical_max) / 2;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b66:	4413      	add	r3, r2
 8000b68:	0fda      	lsrs	r2, r3, #31
 8000b6a:	4413      	add	r3, r2
 8000b6c:	105b      	asrs	r3, r3, #1
 8000b6e:	b21a      	sxth	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	819a      	strh	r2, [r3, #12]
		cal->is_reversed = 1;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2201      	movs	r2, #1
 8000b78:	751a      	strb	r2, [r3, #20]
	}
	//cal->logical_range = cal->logical_max + cal->logical_min;
	if(/*cal->physical_range <= cal->logical_range && */cal->physical_range !=0)	{
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d013      	beq.n	8000bac <recalculate_calibration+0xbe>
		cal->step_size = (float)((float)cal->logical_range / (float)cal->physical_range);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000b8a:	ee07 3a90 	vmov	s15, r3
 8000b8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000b98:	ee07 3a90 	vmov	s15, r3
 8000b9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	else	{
		cal->step_size = 1;
	}
}
 8000baa:	e003      	b.n	8000bb4 <recalculate_calibration+0xc6>
		cal->step_size = 1;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000bb2:	611a      	str	r2, [r3, #16]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <com_packet_init>:
#include "bitutils.h"
#include "string.h"

static CRC_HandleTypeDef* crc_handle;

void com_packet_init(com_packet_t* packet, CRC_HandleTypeDef* crc)	{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
	packet->version = COM_PACKET_VERSION;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
	packet->packet_type = (uint8_t)COM_PACKET_NORMAL;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	705a      	strb	r2, [r3, #1]
	packet->payload_length = 0;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	709a      	strb	r2, [r3, #2]
	packet->padding = 0;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2200      	movs	r2, #0
 8000be0:	70da      	strb	r2, [r3, #3]
	packet->packet_size.value = 0;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	605a      	str	r2, [r3, #4]
	packet->crc32.value = 0;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
	memset(packet->payload, 0, COM_PACKET_PAYLOAD_SIZE);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	330c      	adds	r3, #12
 8000bf2:	2280      	movs	r2, #128	@ 0x80
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f00d fccc 	bl	800e594 <memset>

	crc_handle = crc;
 8000bfc:	4a03      	ldr	r2, [pc, #12]	@ (8000c0c <com_packet_init+0x4c>)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	6013      	str	r3, [r2, #0]
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	200003f8 	.word	0x200003f8

08000c10 <com_packet_clear_payload>:

void com_packet_clear_payload(com_packet_t* packet)	{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	packet->version = COM_PACKET_VERSION;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	701a      	strb	r2, [r3, #0]
	packet->packet_type = (uint8_t)COM_PACKET_NORMAL;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	705a      	strb	r2, [r3, #1]
	packet->payload_length = 0;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2200      	movs	r2, #0
 8000c28:	709a      	strb	r2, [r3, #2]
	packet->padding = 0;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	70da      	strb	r2, [r3, #3]
	packet->packet_size.value = 0;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2200      	movs	r2, #0
 8000c34:	605a      	str	r2, [r3, #4]
	packet->crc32.value = 0;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
	memset(packet->payload, 0, COM_PACKET_PAYLOAD_SIZE);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	330c      	adds	r3, #12
 8000c40:	2280      	movs	r2, #128	@ 0x80
 8000c42:	2100      	movs	r1, #0
 8000c44:	4618      	mov	r0, r3
 8000c46:	f00d fca5 	bl	800e594 <memset>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <com_packet_create>:

void com_packet_create(com_packet_t* packet, uint8_t* data, uint32_t size){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
	com_packet_clear_payload(packet);
 8000c60:	68f8      	ldr	r0, [r7, #12]
 8000c62:	f7ff ffd5 	bl	8000c10 <com_packet_clear_payload>
	packet->packet_type = (uint8_t)COM_PACKET_NORMAL;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	2200      	movs	r2, #0
 8000c6a:	705a      	strb	r2, [r3, #1]
	if(size >= COM_PACKET_PAYLOAD_SIZE){
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c70:	d91d      	bls.n	8000cae <com_packet_create+0x5a>
		memcpy(packet->payload, data, COM_PACKET_PAYLOAD_SIZE);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	330c      	adds	r3, #12
 8000c76:	2280      	movs	r2, #128	@ 0x80
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00d fcbe 	bl	800e5fc <memcpy>
		packet->payload_length = COM_PACKET_PAYLOAD_SIZE;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	2280      	movs	r2, #128	@ 0x80
 8000c84:	709a      	strb	r2, [r3, #2]
		packet->packet_size.value = COM_PACKET_HEADER_SIZE + COM_PACKET_PAYLOAD_SIZE;
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	228c      	movs	r2, #140	@ 0x8c
 8000c8a:	605a      	str	r2, [r3, #4]
		packet->padding = 0;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	70da      	strb	r2, [r3, #3]
		uint32_t crc_size = COM_PACKET_PAYLOAD_SIZE/sizeof(uint32_t);
 8000c92:	2320      	movs	r3, #32
 8000c94:	617b      	str	r3, [r7, #20]
		packet->crc32.value = HAL_CRC_Calculate(crc_handle, (uint32_t*)packet->payload, crc_size);
 8000c96:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <com_packet_create+0xdc>)
 8000c98:	6818      	ldr	r0, [r3, #0]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	330c      	adds	r3, #12
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	f003 fc46 	bl	8004532 <HAL_CRC_Calculate>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	609a      	str	r2, [r3, #8]
			packet->padding = (uint8_t)misaligned_bytes;
		}
		packet->packet_size.value = COM_PACKET_HEADER_SIZE + packet->payload_length;
		packet->crc32.value = HAL_CRC_Calculate(crc_handle, (uint32_t*)packet->payload, crc_size);
	}
}
 8000cac:	e03b      	b.n	8000d26 <com_packet_create+0xd2>
		memcpy(packet->payload, data, size);
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	330c      	adds	r3, #12
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	68b9      	ldr	r1, [r7, #8]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f00d fca0 	bl	800e5fc <memcpy>
		uint32_t crc_size = size/sizeof(uint32_t);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	089b      	lsrs	r3, r3, #2
 8000cc0:	61fb      	str	r3, [r7, #28]
		packet->payload_length = crc_size * sizeof(uint32_t);
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	709a      	strb	r2, [r3, #2]
		uint32_t misaligned_bytes = sizeof(uint32_t) - (size % sizeof(uint32_t));
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f003 0303 	and.w	r3, r3, #3
 8000cd4:	f1c3 0304 	rsb	r3, r3, #4
 8000cd8:	61bb      	str	r3, [r7, #24]
		if(misaligned_bytes != 0 && (size + misaligned_bytes) < COM_PACKET_PAYLOAD_SIZE){
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d011      	beq.n	8000d04 <com_packet_create+0xb0>
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ce8:	d80c      	bhi.n	8000d04 <com_packet_create+0xb0>
			crc_size++;
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	3301      	adds	r3, #1
 8000cee:	61fb      	str	r3, [r7, #28]
			packet->payload_length += sizeof(uint32_t);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	789b      	ldrb	r3, [r3, #2]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	709a      	strb	r2, [r3, #2]
			packet->padding = (uint8_t)misaligned_bytes;
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	70da      	strb	r2, [r3, #3]
		packet->packet_size.value = COM_PACKET_HEADER_SIZE + packet->payload_length;
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	789b      	ldrb	r3, [r3, #2]
 8000d08:	330c      	adds	r3, #12
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	605a      	str	r2, [r3, #4]
		packet->crc32.value = HAL_CRC_Calculate(crc_handle, (uint32_t*)packet->payload, crc_size);
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <com_packet_create+0xdc>)
 8000d12:	6818      	ldr	r0, [r3, #0]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	330c      	adds	r3, #12
 8000d18:	69fa      	ldr	r2, [r7, #28]
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	f003 fc09 	bl	8004532 <HAL_CRC_Calculate>
 8000d20:	4602      	mov	r2, r0
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	609a      	str	r2, [r3, #8]
}
 8000d26:	bf00      	nop
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200003f8 	.word	0x200003f8

08000d34 <com_packet_parse>:
			packet->crc32.value = 0xFFFFFFFF;
			break;
	}
}

packet_type_t com_packet_parse(com_packet_t* packet, uint8_t* data, uint32_t size){
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
	uint32_t index = 0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
	packet_type_t retval = COM_PACKET_FALSE;
 8000d44:	2304      	movs	r3, #4
 8000d46:	76fb      	strb	r3, [r7, #27]
	if(size < COM_PACKET_HEADER_SIZE){
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b0b      	cmp	r3, #11
 8000d4c:	f200 80e3 	bhi.w	8000f16 <com_packet_parse+0x1e2>
		return retval;
 8000d50:	7efb      	ldrb	r3, [r7, #27]
 8000d52:	e0ea      	b.n	8000f2a <com_packet_parse+0x1f6>
	 * index + 4:	packet_size
	 * index + 8: 	crc32
	 * index + 12:	beginning of payload
	 */
	while((index + COM_PACKET_HEADER_SIZE) <= size && retval==COM_PACKET_FALSE){
		if(data[index] == COM_PACKET_VERSION)	{
 8000d54:	68ba      	ldr	r2, [r7, #8]
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	4413      	add	r3, r2
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	f040 80d7 	bne.w	8000f10 <com_packet_parse+0x1dc>
			 if((index + u8_to_u32(&data[index+4])) <= size){
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	68ba      	ldr	r2, [r7, #8]
 8000d68:	4413      	add	r3, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fd0c 	bl	8000788 <u8_to_u32>
 8000d70:	4602      	mov	r2, r0
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	4413      	add	r3, r2
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	f0c0 80c9 	bcc.w	8000f10 <com_packet_parse+0x1dc>
				 packet_type_t type = data[index+1];
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3301      	adds	r3, #1
 8000d82:	68ba      	ldr	r2, [r7, #8]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	76bb      	strb	r3, [r7, #26]
				 uint32_t test_crc = u8_to_u32(&data[index+8]);
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	3308      	adds	r3, #8
 8000d8e:	68ba      	ldr	r2, [r7, #8]
 8000d90:	4413      	add	r3, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fcf8 	bl	8000788 <u8_to_u32>
 8000d98:	6178      	str	r0, [r7, #20]
				 uint32_t calc_crc = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
				 switch(type)	{
 8000d9e:	7ebb      	ldrb	r3, [r7, #26]
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	f200 80ac 	bhi.w	8000efe <com_packet_parse+0x1ca>
 8000da6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dac <com_packet_parse+0x78>)
 8000da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dac:	08000dbd 	.word	0x08000dbd
 8000db0:	08000e57 	.word	0x08000e57
 8000db4:	08000ee3 	.word	0x08000ee3
 8000db8:	08000ef1 	.word	0x08000ef1
				 	 case COM_PACKET_NORMAL:
				 		 calc_crc = HAL_CRC_Calculate(crc_handle, (uint32_t*)&data[index+COM_PACKET_HEADER_SIZE],data[index+2]/sizeof(uint32_t));
 8000dbc:	4b5d      	ldr	r3, [pc, #372]	@ (8000f34 <com_packet_parse+0x200>)
 8000dbe:	6818      	ldr	r0, [r3, #0]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	330c      	adds	r3, #12
 8000dc4:	68ba      	ldr	r2, [r7, #8]
 8000dc6:	18d1      	adds	r1, r2, r3
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	3302      	adds	r3, #2
 8000dcc:	68ba      	ldr	r2, [r7, #8]
 8000dce:	4413      	add	r3, r2
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	089b      	lsrs	r3, r3, #2
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	f003 fbab 	bl	8004532 <HAL_CRC_Calculate>
 8000ddc:	6138      	str	r0, [r7, #16]
				 		 if(calc_crc==test_crc)	{
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	f040 808d 	bne.w	8000f02 <com_packet_parse+0x1ce>
				 			 retval = type;
 8000de8:	7ebb      	ldrb	r3, [r7, #26]
 8000dea:	76fb      	strb	r3, [r7, #27]
				 			 packet->version 			= data[index];
 8000dec:	68ba      	ldr	r2, [r7, #8]
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	4413      	add	r3, r2
 8000df2:	781a      	ldrb	r2, [r3, #0]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	701a      	strb	r2, [r3, #0]
				 			 packet->packet_type 		= data[index+1];
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	4413      	add	r3, r2
 8000e00:	781a      	ldrb	r2, [r3, #0]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	705a      	strb	r2, [r3, #1]
				 			 packet->payload_length 	= data[index+2];
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3302      	adds	r3, #2
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	781a      	ldrb	r2, [r3, #0]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	709a      	strb	r2, [r3, #2]
				 			 packet->padding 			= data[index+3];
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	3303      	adds	r3, #3
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	781a      	ldrb	r2, [r3, #0]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	70da      	strb	r2, [r3, #3]
				 			 packet->packet_size.value	= u8_to_u32(&data[index+4]);
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	68ba      	ldr	r2, [r7, #8]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fcac 	bl	8000788 <u8_to_u32>
 8000e30:	4602      	mov	r2, r0
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	605a      	str	r2, [r3, #4]
				 			 packet->crc32.value		= test_crc;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	609a      	str	r2, [r3, #8]
				 			 memcpy(packet->payload, &data[index+12], packet->payload_length);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f103 000c 	add.w	r0, r3, #12
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	330c      	adds	r3, #12
 8000e46:	68ba      	ldr	r2, [r7, #8]
 8000e48:	18d1      	adds	r1, r2, r3
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	789b      	ldrb	r3, [r3, #2]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	f00d fbd4 	bl	800e5fc <memcpy>
				 		 }
				 		 break;
 8000e54:	e055      	b.n	8000f02 <com_packet_parse+0x1ce>
				 	 case COM_PACKET_CMD:
				 		 calc_crc = HAL_CRC_Calculate(crc_handle, (uint32_t*)&data[index+COM_PACKET_HEADER_SIZE],1);
 8000e56:	4b37      	ldr	r3, [pc, #220]	@ (8000f34 <com_packet_parse+0x200>)
 8000e58:	6818      	ldr	r0, [r3, #0]
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	330c      	adds	r3, #12
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	4413      	add	r3, r2
 8000e62:	2201      	movs	r2, #1
 8000e64:	4619      	mov	r1, r3
 8000e66:	f003 fb64 	bl	8004532 <HAL_CRC_Calculate>
 8000e6a:	6138      	str	r0, [r7, #16]
				 		 if(calc_crc==test_crc)	{
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d148      	bne.n	8000f06 <com_packet_parse+0x1d2>
				 			 retval = type;
 8000e74:	7ebb      	ldrb	r3, [r7, #26]
 8000e76:	76fb      	strb	r3, [r7, #27]
				 			 packet->version 			= data[index];
 8000e78:	68ba      	ldr	r2, [r7, #8]
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781a      	ldrb	r2, [r3, #0]
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	701a      	strb	r2, [r3, #0]
				 			 packet->packet_type 		= data[index+1];
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	3301      	adds	r3, #1
 8000e88:	68ba      	ldr	r2, [r7, #8]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	781a      	ldrb	r2, [r3, #0]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	705a      	strb	r2, [r3, #1]
				 			 packet->payload_length 	= data[index+2];
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3302      	adds	r3, #2
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	4413      	add	r3, r2
 8000e9a:	781a      	ldrb	r2, [r3, #0]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	709a      	strb	r2, [r3, #2]
				 			 packet->padding 			= data[index+3];
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	3303      	adds	r3, #3
 8000ea4:	68ba      	ldr	r2, [r7, #8]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	781a      	ldrb	r2, [r3, #0]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	70da      	strb	r2, [r3, #3]
				 			 packet->packet_size.value	= u8_to_u32(&data[index+4]);
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fc66 	bl	8000788 <u8_to_u32>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	605a      	str	r2, [r3, #4]
				 			 packet->crc32.value		= test_crc;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	697a      	ldr	r2, [r7, #20]
 8000ec6:	609a      	str	r2, [r3, #8]
				 			 memcpy(packet->payload, &data[index+12], packet->payload_length);
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f103 000c 	add.w	r0, r3, #12
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	330c      	adds	r3, #12
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	18d1      	adds	r1, r2, r3
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	789b      	ldrb	r3, [r3, #2]
 8000eda:	461a      	mov	r2, r3
 8000edc:	f00d fb8e 	bl	800e5fc <memcpy>
				 		 }
				 		 break;
 8000ee0:	e011      	b.n	8000f06 <com_packet_parse+0x1d2>
				 	 case COM_PACKET_ACK:
				 		 if(test_crc == ACK_CRC32){
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	4a14      	ldr	r2, [pc, #80]	@ (8000f38 <com_packet_parse+0x204>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d10f      	bne.n	8000f0a <com_packet_parse+0x1d6>
				 			 retval = type;
 8000eea:	7ebb      	ldrb	r3, [r7, #26]
 8000eec:	76fb      	strb	r3, [r7, #27]
				 		 }
				 		 break;
 8000eee:	e00c      	b.n	8000f0a <com_packet_parse+0x1d6>
				 	 case COM_PACKET_NACK:
				 		if(test_crc == NACK_CRC32){
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	4a12      	ldr	r2, [pc, #72]	@ (8000f3c <com_packet_parse+0x208>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d10a      	bne.n	8000f0e <com_packet_parse+0x1da>
				 			 retval = type;
 8000ef8:	7ebb      	ldrb	r3, [r7, #26]
 8000efa:	76fb      	strb	r3, [r7, #27]
				 		 }
				 		 break;
 8000efc:	e007      	b.n	8000f0e <com_packet_parse+0x1da>
				 	 default:
					 	 break;
 8000efe:	bf00      	nop
 8000f00:	e006      	b.n	8000f10 <com_packet_parse+0x1dc>
				 		 break;
 8000f02:	bf00      	nop
 8000f04:	e004      	b.n	8000f10 <com_packet_parse+0x1dc>
				 		 break;
 8000f06:	bf00      	nop
 8000f08:	e002      	b.n	8000f10 <com_packet_parse+0x1dc>
				 		 break;
 8000f0a:	bf00      	nop
 8000f0c:	e000      	b.n	8000f10 <com_packet_parse+0x1dc>
				 		 break;
 8000f0e:	bf00      	nop
				 }
			 }
		}
		index++;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	3301      	adds	r3, #1
 8000f14:	61fb      	str	r3, [r7, #28]
	while((index + COM_PACKET_HEADER_SIZE) <= size && retval==COM_PACKET_FALSE){
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	330c      	adds	r3, #12
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d303      	bcc.n	8000f28 <com_packet_parse+0x1f4>
 8000f20:	7efb      	ldrb	r3, [r7, #27]
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	f43f af16 	beq.w	8000d54 <com_packet_parse+0x20>
	}
	return retval;
 8000f28:	7efb      	ldrb	r3, [r7, #27]
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3720      	adds	r7, #32
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200003f8 	.word	0x200003f8
 8000f38:	0abcd001 	.word	0x0abcd001
 8000f3c:	0abcd002 	.word	0x0abcd002

08000f40 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <MX_CRC_Init+0x20>)
 8000f46:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <MX_CRC_Init+0x24>)
 8000f48:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f4a:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <MX_CRC_Init+0x20>)
 8000f4c:	f003 fad5 	bl	80044fa <HAL_CRC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000f56:	f001 fa89 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200003fc 	.word	0x200003fc
 8000f64:	40023000 	.word	0x40023000

08000f68 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa4 <HAL_CRC_MspInit+0x3c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d10d      	bne.n	8000f96 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <HAL_CRC_MspInit+0x40>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <HAL_CRC_MspInit+0x40>)
 8000f84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b07      	ldr	r3, [pc, #28]	@ (8000fa8 <HAL_CRC_MspInit+0x40>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f96:	bf00      	nop
 8000f98:	3714      	adds	r7, #20
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40023000 	.word	0x40023000
 8000fa8:	40023800 	.word	0x40023800

08000fac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	4b23      	ldr	r3, [pc, #140]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a22      	ldr	r2, [pc, #136]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fbc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b20      	ldr	r3, [pc, #128]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b19      	ldr	r3, [pc, #100]	@ (8001044 <MX_DMA_Init+0x98>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2100      	movs	r1, #0
 8000fee:	200c      	movs	r0, #12
 8000ff0:	f003 fa4d 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ff4:	200c      	movs	r0, #12
 8000ff6:	f003 fa66 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	200d      	movs	r0, #13
 8001000:	f003 fa45 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001004:	200d      	movs	r0, #13
 8001006:	f003 fa5e 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800100a:	2200      	movs	r2, #0
 800100c:	2100      	movs	r1, #0
 800100e:	200e      	movs	r0, #14
 8001010:	f003 fa3d 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001014:	200e      	movs	r0, #14
 8001016:	f003 fa56 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2100      	movs	r1, #0
 800101e:	200f      	movs	r0, #15
 8001020:	f003 fa35 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001024:	200f      	movs	r0, #15
 8001026:	f003 fa4e 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	2038      	movs	r0, #56	@ 0x38
 8001030:	f003 fa2d 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001034:	2038      	movs	r0, #56	@ 0x38
 8001036:	f003 fa46 	bl	80044c6 <HAL_NVIC_EnableIRQ>

}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40023800 	.word	0x40023800

08001048 <fifo_init>:
 *      Author: zuidec
 */

#include "fifo.h"

void fifo_init(fifo_buffer_t* fifo, uint8_t* buffer, uint32_t size) {
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]

    fifo->buffer = buffer;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	601a      	str	r2, [r3, #0]
    fifo->read_index = 0;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
    fifo->write_index = 0;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    fifo->mask = size - 1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	1e5a      	subs	r2, r3, #1
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	605a      	str	r2, [r3, #4]
    fifo->size = size;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	611a      	str	r2, [r3, #16]

}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <fifo_bytes_available>:

    // Return true if read index and write index are the same
    return fifo->read_index == fifo->write_index;
}

uint32_t fifo_bytes_available(fifo_buffer_t* fifo)	{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	if(fifo->write_index >= fifo->read_index)	{
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68da      	ldr	r2, [r3, #12]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	429a      	cmp	r2, r3
 8001092:	d305      	bcc.n	80010a0 <fifo_bytes_available+0x20>
		return fifo->write_index-fifo->read_index;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68da      	ldr	r2, [r3, #12]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	e007      	b.n	80010b0 <fifo_bytes_available+0x30>
	}
	else	{
		return (fifo->size - fifo->read_index) + fifo->write_index;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	691a      	ldr	r2, [r3, #16]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	1ad2      	subs	r2, r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	4413      	add	r3, r2
	}
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <fifo_write>:

uint32_t fifo_write(fifo_buffer_t* fifo, uint8_t* data, uint32_t size)   {
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	@ 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]

    // Copy the indices locally in case they change
    uint32_t local_read_index = fifo->read_index;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	61fb      	str	r3, [r7, #28]
    uint32_t local_write_index = fifo->write_index;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	613b      	str	r3, [r7, #16]
    uint32_t next_write_index = local_write_index;
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	61bb      	str	r3, [r7, #24]
    uint32_t bytes_written = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]

    while(bytes_written < size){
 80010dc:	e01d      	b.n	800111a <fifo_write+0x5e>
        local_write_index = next_write_index;
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	613b      	str	r3, [r7, #16]
        fifo->buffer[local_write_index] = data[bytes_written];
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	441a      	add	r2, r3
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6819      	ldr	r1, [r3, #0]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	440b      	add	r3, r1
 80010f0:	7812      	ldrb	r2, [r2, #0]
 80010f2:	701a      	strb	r2, [r3, #0]
        bytes_written++;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	3301      	adds	r3, #1
 80010f8:	617b      	str	r3, [r7, #20]
        next_write_index = (local_write_index + 1) & fifo->mask;
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        if(next_write_index == local_read_index){
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	429a      	cmp	r2, r3
 800110c:	d105      	bne.n	800111a <fifo_write+0x5e>
        	local_read_index = (local_read_index + 1) & fifo->mask; // Push read index
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	1c5a      	adds	r2, r3, #1
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4013      	ands	r3, r2
 8001118:	61fb      	str	r3, [r7, #28]
    while(bytes_written < size){
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d3dd      	bcc.n	80010de <fifo_write+0x22>
        }
    }

    fifo->write_index = next_write_index;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	60da      	str	r2, [r3, #12]
    fifo->read_index = local_read_index;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	609a      	str	r2, [r3, #8]

    return bytes_written;
 800112e:	697b      	ldr	r3, [r7, #20]

}
 8001130:	4618      	mov	r0, r3
 8001132:	3724      	adds	r7, #36	@ 0x24
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <fifo_peek_continuous>:

    return fifo->buffer[local_read_index+peek_distance];
}


uint32_t fifo_peek_continuous(fifo_buffer_t* fifo, uint8_t* data, uint32_t distance)    {
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	@ 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]

    // Copy the indices locally in case they change
    uint32_t local_read_index = fifo->read_index;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	61fb      	str	r3, [r7, #28]
    uint32_t local_write_index = fifo->write_index;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	617b      	str	r3, [r7, #20]

    // return if theres no data to read
    if(local_read_index == local_write_index)   {
 8001154:	69fa      	ldr	r2, [r7, #28]
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	429a      	cmp	r2, r3
 800115a:	d101      	bne.n	8001160 <fifo_peek_continuous+0x24>
        return 0;
 800115c:	2300      	movs	r3, #0
 800115e:	e01d      	b.n	800119c <fifo_peek_continuous+0x60>
    }

    uint32_t bytes_read = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	61bb      	str	r3, [r7, #24]
    while(bytes_read < distance && local_read_index != local_write_index)	{
 8001164:	e011      	b.n	800118a <fifo_peek_continuous+0x4e>
    	data[bytes_read] = fifo->buffer[local_read_index];
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	441a      	add	r2, r3
 800116e:	68b9      	ldr	r1, [r7, #8]
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	440b      	add	r3, r1
 8001174:	7812      	ldrb	r2, [r2, #0]
 8001176:	701a      	strb	r2, [r3, #0]
    	bytes_read++;
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	3301      	adds	r3, #1
 800117c:	61bb      	str	r3, [r7, #24]
        local_read_index = (local_read_index + 1) & fifo->mask;
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	4013      	ands	r3, r2
 8001188:	61fb      	str	r3, [r7, #28]
    while(bytes_read < distance && local_read_index != local_write_index)	{
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	429a      	cmp	r2, r3
 8001190:	d203      	bcs.n	800119a <fifo_peek_continuous+0x5e>
 8001192:	69fa      	ldr	r2, [r7, #28]
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	429a      	cmp	r2, r3
 8001198:	d1e5      	bne.n	8001166 <fifo_peek_continuous+0x2a>
    }

    return bytes_read;
 800119a:	69bb      	ldr	r3, [r7, #24]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3724      	adds	r7, #36	@ 0x24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <fifo_push_read_index>:

void fifo_push_read_index(fifo_buffer_t* fifo, uint32_t distance)	{
 80011a8:	b480      	push	{r7}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
    // Copy the indices locally in case they change
    uint32_t local_read_index = fifo->read_index;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	617b      	str	r3, [r7, #20]
    uint32_t local_write_index = fifo->write_index;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60fb      	str	r3, [r7, #12]

    // return if theres no data to read
    if(local_read_index == local_write_index)   {
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d019      	beq.n	80011fa <fifo_push_read_index+0x52>
        return;
    }

    uint32_t bytes_read = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
    for(uint32_t i = 0; (i < distance) && (local_read_index != local_write_index); i++)	{
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	e008      	b.n	80011e2 <fifo_push_read_index+0x3a>
        local_read_index = (local_read_index + 1) & fifo->mask;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	4013      	ands	r3, r2
 80011da:	617b      	str	r3, [r7, #20]
    for(uint32_t i = 0; (i < distance) && (local_read_index != local_write_index); i++)	{
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	3301      	adds	r3, #1
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d203      	bcs.n	80011f2 <fifo_push_read_index+0x4a>
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d1ee      	bne.n	80011d0 <fifo_push_read_index+0x28>
    }

    fifo->read_index = local_read_index;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	697a      	ldr	r2, [r7, #20]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	e000      	b.n	80011fc <fifo_push_read_index+0x54>
        return;
 80011fa:	bf00      	nop
}
 80011fc:	371c      	adds	r7, #28
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
	...

08001208 <MX_GPIO_Init>:
     PA3   ------> USART2_RX
     PC12   ------> UART5_TX
     PD2   ------> UART5_RX
*/
void MX_GPIO_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08c      	sub	sp, #48	@ 0x30
 800120c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120e:	f107 031c 	add.w	r3, r7, #28
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	61bb      	str	r3, [r7, #24]
 8001222:	4bb6      	ldr	r3, [pc, #728]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4ab5      	ldr	r2, [pc, #724]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001228:	f043 0310 	orr.w	r3, r3, #16
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4bb3      	ldr	r3, [pc, #716]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0310 	and.w	r3, r3, #16
 8001236:	61bb      	str	r3, [r7, #24]
 8001238:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	4baf      	ldr	r3, [pc, #700]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4aae      	ldr	r2, [pc, #696]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001244:	f043 0304 	orr.w	r3, r3, #4
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4bac      	ldr	r3, [pc, #688]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0304 	and.w	r3, r3, #4
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	4ba8      	ldr	r3, [pc, #672]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4aa7      	ldr	r2, [pc, #668]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4ba5      	ldr	r3, [pc, #660]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4ba1      	ldr	r3, [pc, #644]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4aa0      	ldr	r2, [pc, #640]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b9e      	ldr	r3, [pc, #632]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	4b9a      	ldr	r3, [pc, #616]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a99      	ldr	r2, [pc, #612]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b97      	ldr	r3, [pc, #604]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	4b93      	ldr	r3, [pc, #588]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a92      	ldr	r2, [pc, #584]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 80012b4:	f043 0308 	orr.w	r3, r3, #8
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b90      	ldr	r3, [pc, #576]	@ (80014fc <MX_GPIO_Init+0x2f4>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_SET);
 80012c6:	2201      	movs	r2, #1
 80012c8:	2170      	movs	r1, #112	@ 0x70
 80012ca:	488d      	ldr	r0, [pc, #564]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 80012cc:	f003 ff1a 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012d6:	488b      	ldr	r0, [pc, #556]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 80012d8:	f003 ff14 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2180      	movs	r1, #128	@ 0x80
 80012e0:	4889      	ldr	r0, [pc, #548]	@ (8001508 <MX_GPIO_Init+0x300>)
 80012e2:	f003 ff0f 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PITCH_STEP_DIR_Pin|PITCH_STEP_EN_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80012ec:	4887      	ldr	r0, [pc, #540]	@ (800150c <MX_GPIO_Init+0x304>)
 80012ee:	f003 ff09 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ROLL_STEP_DIR_Pin|ROLL_STEP_EN_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2103      	movs	r1, #3
 80012f6:	4882      	ldr	r0, [pc, #520]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 80012f8:	f003 ff04 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SW_OK_Pin */
  GPIO_InitStruct.Pin = SW_OK_Pin;
 80012fc:	2304      	movs	r3, #4
 80012fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001304:	2301      	movs	r3, #1
 8001306:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SW_OK_GPIO_Port, &GPIO_InitStruct);
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	4619      	mov	r1, r3
 800130e:	487c      	ldr	r0, [pc, #496]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 8001310:	f003 fd44 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_CAL_Pin */
  GPIO_InitStruct.Pin = SW_CAL_Pin;
 8001314:	2308      	movs	r3, #8
 8001316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001318:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800131c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800131e:	2301      	movs	r3, #1
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SW_CAL_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	4619      	mov	r1, r3
 8001328:	4875      	ldr	r0, [pc, #468]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 800132a:	f003 fd37 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 800132e:	2370      	movs	r3, #112	@ 0x70
 8001330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001332:	2311      	movs	r3, #17
 8001334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001336:	2301      	movs	r3, #1
 8001338:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	486e      	ldr	r0, [pc, #440]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 8001346:	f003 fd29 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_4_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin;
 800134a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800134e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001350:	2311      	movs	r3, #17
 8001352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001354:	2301      	movs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_4_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	4868      	ldr	r0, [pc, #416]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 8001364:	f003 fd1a 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001368:	f24c 0387 	movw	r3, #49287	@ 0xc087
 800136c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_2|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800136e:	2303      	movs	r3, #3
 8001370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	4619      	mov	r1, r3
 800137c:	4861      	ldr	r0, [pc, #388]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 800137e:	f003 fd0d 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART4_EN_Pin */
  GPIO_InitStruct.Pin = UART4_EN_Pin;
 8001382:	2308      	movs	r3, #8
 8001384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001386:	2300      	movs	r3, #0
 8001388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART4_EN_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 031c 	add.w	r3, r7, #28
 8001392:	4619      	mov	r1, r3
 8001394:	485b      	ldr	r0, [pc, #364]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 8001396:	f003 fd01 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800139a:	230c      	movs	r3, #12
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a6:	2303      	movs	r3, #3
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013aa:	2307      	movs	r3, #7
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	4619      	mov	r1, r3
 80013b4:	4856      	ldr	r0, [pc, #344]	@ (8001510 <MX_GPIO_Init+0x308>)
 80013b6:	f003 fcf1 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : UART2_EN_Pin */
  GPIO_InitStruct.Pin = UART2_EN_Pin;
 80013ba:	2310      	movs	r3, #16
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UART2_EN_GPIO_Port, &GPIO_InitStruct);
 80013c6:	f107 031c 	add.w	r3, r7, #28
 80013ca:	4619      	mov	r1, r3
 80013cc:	4850      	ldr	r0, [pc, #320]	@ (8001510 <MX_GPIO_Init+0x308>)
 80013ce:	f003 fce5 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8
                           PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80013d2:	f248 73e0 	movw	r3, #34784	@ 0x87e0
 80013d6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d8:	2303      	movs	r3, #3
 80013da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e0:	f107 031c 	add.w	r3, r7, #28
 80013e4:	4619      	mov	r1, r3
 80013e6:	484a      	ldr	r0, [pc, #296]	@ (8001510 <MX_GPIO_Init+0x308>)
 80013e8:	f003 fcd8 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80013ec:	f64f 4303 	movw	r3, #64515	@ 0xfc03
 80013f0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f2:	2303      	movs	r3, #3
 80013f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fa:	f107 031c 	add.w	r3, r7, #28
 80013fe:	4619      	mov	r1, r3
 8001400:	4842      	ldr	r0, [pc, #264]	@ (800150c <MX_GPIO_Init+0x304>)
 8001402:	f003 fccb 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001406:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800140a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140c:	2303      	movs	r3, #3
 800140e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001414:	f107 031c 	add.w	r3, r7, #28
 8001418:	4619      	mov	r1, r3
 800141a:	4839      	ldr	r0, [pc, #228]	@ (8001500 <MX_GPIO_Init+0x2f8>)
 800141c:	f003 fcbe 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD0 PD1 PD3
                           PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3
 8001420:	f240 137b 	movw	r3, #379	@ 0x17b
 8001424:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	4834      	ldr	r0, [pc, #208]	@ (8001508 <MX_GPIO_Init+0x300>)
 8001436:	f003 fcb1 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : CYC_ICS_SW_Pin CYC_CARGO_REL_Pin CYC_CDR_REL_Pin CYC_AP_REL_Pin
                           CYC_HAT_LEFT_Pin CYC_HAT_DOWN_Pin CYC_HAT_UP_Pin */
  GPIO_InitStruct.Pin = CYC_ICS_SW_Pin|CYC_CARGO_REL_Pin|CYC_CDR_REL_Pin|CYC_AP_REL_Pin
 800143a:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 800143e:	61fb      	str	r3, [r7, #28]
                          |CYC_HAT_LEFT_Pin|CYC_HAT_DOWN_Pin|CYC_HAT_UP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001444:	2301      	movs	r3, #1
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001448:	f107 031c 	add.w	r3, r7, #28
 800144c:	4619      	mov	r1, r3
 800144e:	482e      	ldr	r0, [pc, #184]	@ (8001508 <MX_GPIO_Init+0x300>)
 8001450:	f003 fca4 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : CYC_HAT_RIGHT_Pin */
  GPIO_InitStruct.Pin = CYC_HAT_RIGHT_Pin;
 8001454:	2340      	movs	r3, #64	@ 0x40
 8001456:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800145c:	2301      	movs	r3, #1
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(CYC_HAT_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001460:	f107 031c 	add.w	r3, r7, #28
 8001464:	4619      	mov	r1, r3
 8001466:	4827      	ldr	r0, [pc, #156]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 8001468:	f003 fc98 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800146c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001470:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001472:	2302      	movs	r3, #2
 8001474:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800147e:	2308      	movs	r3, #8
 8001480:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	4619      	mov	r1, r3
 8001488:	481e      	ldr	r0, [pc, #120]	@ (8001504 <MX_GPIO_Init+0x2fc>)
 800148a:	f003 fc87 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800148e:	2304      	movs	r3, #4
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001492:	2302      	movs	r3, #2
 8001494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149a:	2303      	movs	r3, #3
 800149c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800149e:	2308      	movs	r3, #8
 80014a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	4619      	mov	r1, r3
 80014a8:	4817      	ldr	r0, [pc, #92]	@ (8001508 <MX_GPIO_Init+0x300>)
 80014aa:	f003 fc77 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 80014ae:	2380      	movs	r3, #128	@ 0x80
 80014b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	4619      	mov	r1, r3
 80014c4:	4810      	ldr	r0, [pc, #64]	@ (8001508 <MX_GPIO_Init+0x300>)
 80014c6:	f003 fc69 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PITCH_STEP_DIR_Pin PITCH_STEP_EN_Pin */
  GPIO_InitStruct.Pin = PITCH_STEP_DIR_Pin|PITCH_STEP_EN_Pin;
 80014ca:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d8:	2300      	movs	r3, #0
 80014da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 031c 	add.w	r3, r7, #28
 80014e0:	4619      	mov	r1, r3
 80014e2:	480a      	ldr	r0, [pc, #40]	@ (800150c <MX_GPIO_Init+0x304>)
 80014e4:	f003 fc5a 	bl	8004d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ROLL_STEP_DIR_Pin ROLL_STEP_EN_Pin */
  GPIO_InitStruct.Pin = ROLL_STEP_DIR_Pin|ROLL_STEP_EN_Pin;
 80014e8:	2303      	movs	r3, #3
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014f8:	e00c      	b.n	8001514 <MX_GPIO_Init+0x30c>
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800
 8001500:	40021000 	.word	0x40021000
 8001504:	40020800 	.word	0x40020800
 8001508:	40020c00 	.word	0x40020c00
 800150c:	40020400 	.word	0x40020400
 8001510:	40020000 	.word	0x40020000
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001514:	f107 031c 	add.w	r3, r7, #28
 8001518:	4619      	mov	r1, r3
 800151a:	4807      	ldr	r0, [pc, #28]	@ (8001538 <MX_GPIO_Init+0x330>)
 800151c:	f003 fc3e 	bl	8004d9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2100      	movs	r1, #0
 8001524:	2009      	movs	r0, #9
 8001526:	f002 ffb2 	bl	800448e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800152a:	2009      	movs	r0, #9
 800152c:	f002 ffcb 	bl	80044c6 <HAL_NVIC_EnableIRQ>

}
 8001530:	bf00      	nop
 8001532:	3730      	adds	r7, #48	@ 0x30
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40021000 	.word	0x40021000

0800153c <input_filter_init>:
 */


#include "input_filter.h"

void input_filter_init(input_filter_t* filter, float alpha)	{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	ed87 0a00 	vstr	s0, [r7]
	input_filter_set_alpha(filter, alpha);
 8001548:	ed97 0a00 	vldr	s0, [r7]
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 f808 	bl	8001562 <input_filter_set_alpha>
	filter->output = 0.0f;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	605a      	str	r2, [r3, #4]
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <input_filter_set_alpha>:

void input_filter_set_alpha(input_filter_t* filter, float alpha)	{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	ed87 0a00 	vstr	s0, [r7]
	if(alpha > 1.0f){
 800156e:	edd7 7a00 	vldr	s15, [r7]
 8001572:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001576:	eef4 7ac7 	vcmpe.f32	s15, s14
 800157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157e:	dd03      	ble.n	8001588 <input_filter_set_alpha+0x26>
		alpha = 1.0f;
 8001580:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001584:	603b      	str	r3, [r7, #0]
 8001586:	e009      	b.n	800159c <input_filter_set_alpha+0x3a>
	}
	else if (alpha < 0.0f){
 8001588:	edd7 7a00 	vldr	s15, [r7]
 800158c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001594:	d502      	bpl.n	800159c <input_filter_set_alpha+0x3a>
		alpha = 0.0f;
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	603b      	str	r3, [r7, #0]
	}
	filter->alpha = alpha;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	601a      	str	r2, [r3, #0]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <input_filter_update>:

float input_filter_update(input_filter_t* filter, float input)	{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	ed87 0a00 	vstr	s0, [r7]
	filter->output = filter->alpha * input + (1.0f - filter->alpha) * filter->output;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	ed93 7a00 	vldr	s14, [r3]
 80015c0:	edd7 7a00 	vldr	s15, [r7]
 80015c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	edd3 7a00 	vldr	s15, [r3]
 80015ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80015dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edc3 7a01 	vstr	s15, [r3, #4]
	return filter->output;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	ee07 3a90 	vmov	s15, r3
}
 80015f2:	eeb0 0a67 	vmov.f32	s0, s15
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001604:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160a:	f002 f89f 	bl	800374c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800160e:	f000 fa2d 	bl	8001a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001612:	f7ff fdf9 	bl	8001208 <MX_GPIO_Init>
  MX_DMA_Init();
 8001616:	f7ff fcc9 	bl	8000fac <MX_DMA_Init>
  MX_ADC1_Init();
 800161a:	f7fe ffbf 	bl	800059c <MX_ADC1_Init>
  MX_SPI1_Init();
 800161e:	f000 ff2b 	bl	8002478 <MX_SPI1_Init>
  MX_TIM8_Init();
 8001622:	f001 f9b5 	bl	8002990 <MX_TIM8_Init>
  MX_TIM4_Init();
 8001626:	f001 f927 	bl	8002878 <MX_TIM4_Init>
  MX_TIM3_Init();
 800162a:	f001 f8d7 	bl	80027dc <MX_TIM3_Init>
  MX_USART3_UART_Init();
 800162e:	f001 fd71 	bl	8003114 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8001632:	f7ff fc85 	bl	8000f40 <MX_CRC_Init>
  MX_UART4_Init();
 8001636:	f001 fd43 	bl	80030c0 <MX_UART4_Init>
  MX_USB_OTG_FS_PCD_Init();
 800163a:	f001 feef 	bl	800341c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  //HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, NUM_ADC_CHANNEL);
 800163e:	2202      	movs	r2, #2
 8001640:	49b6      	ldr	r1, [pc, #728]	@ (800191c <main+0x31c>)
 8001642:	48b7      	ldr	r0, [pc, #732]	@ (8001920 <main+0x320>)
 8001644:	f002 fa6c 	bl	8003b20 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8001648:	48b6      	ldr	r0, [pc, #728]	@ (8001924 <main+0x324>)
 800164a:	f006 fbb9 	bl	8007dc0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 800164e:	48b6      	ldr	r0, [pc, #728]	@ (8001928 <main+0x328>)
 8001650:	f006 fbb6 	bl	8007dc0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001654:	2100      	movs	r1, #0
 8001656:	48b5      	ldr	r0, [pc, #724]	@ (800192c <main+0x32c>)
 8001658:	f006 fc74 	bl	8007f44 <HAL_TIM_PWM_Start>
  MX_USB_DEVICE_Init();
 800165c:	f00a f8fe 	bl	800b85c <MX_USB_DEVICE_Init>
  init_flash();
 8001660:	f000 fab6 	bl	8001bd0 <init_flash>
  init_cyclic_input();
 8001664:	f000 fabc 	bl	8001be0 <init_cyclic_input>
  init_steppers();
 8001668:	f000 fa6a 	bl	8001b40 <init_steppers>
  uart_handle_t uart4;
  uart_handle_t uart3;
  uart_init(&uart4, &huart4);
 800166c:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 8001670:	49af      	ldr	r1, [pc, #700]	@ (8001930 <main+0x330>)
 8001672:	4618      	mov	r0, r3
 8001674:	f001 fac6 	bl	8002c04 <uart_init>
  uart_init(&uart3, &huart3);
 8001678:	f507 73e6 	add.w	r3, r7, #460	@ 0x1cc
 800167c:	49ad      	ldr	r1, [pc, #692]	@ (8001934 <main+0x334>)
 800167e:	4618      	mov	r0, r3
 8001680:	f001 fac0 	bl	8002c04 <uart_init>
  com_packet_t packet;
  com_packet_init(&packet, &hcrc);
 8001684:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001688:	49ab      	ldr	r1, [pc, #684]	@ (8001938 <main+0x338>)
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff fa98 	bl	8000bc0 <com_packet_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint64_t usb_timer = HAL_GetTick();
 8001690:	f002 f8c2 	bl	8003818 <HAL_GetTick>
 8001694:	4603      	mov	r3, r0
 8001696:	2200      	movs	r2, #0
 8001698:	461c      	mov	r4, r3
 800169a:	4615      	mov	r5, r2
 800169c:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80016a0:	e9c3 4500 	strd	r4, r5, [r3]
  uint64_t uart_timer = HAL_GetTick();
 80016a4:	f002 f8b8 	bl	8003818 <HAL_GetTick>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2200      	movs	r2, #0
 80016ac:	4698      	mov	r8, r3
 80016ae:	4691      	mov	r9, r2
 80016b0:	f507 63b0 	add.w	r3, r7, #1408	@ 0x580
 80016b4:	e9c3 8900 	strd	r8, r9, [r3]
  uint32_t usb_interval_ms = 5;
 80016b8:	2305      	movs	r3, #5
 80016ba:	f8c7 3570 	str.w	r3, [r7, #1392]	@ 0x570
  uint32_t packet_count =0x00;
 80016be:	2300      	movs	r3, #0
 80016c0:	f8c7 357c 	str.w	r3, [r7, #1404]	@ 0x57c

  bool ack_received = false;
 80016c4:	2300      	movs	r3, #0
 80016c6:	f887 357b 	strb.w	r3, [r7, #1403]	@ 0x57b
  uint32_t retx_count = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f8c7 3574 	str.w	r3, [r7, #1396]	@ 0x574
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(IRQ_Calibrate_Flag){
 80016d0:	4b9a      	ldr	r3, [pc, #616]	@ (800193c <main+0x33c>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <main+0xdc>
		  calibration_routine();
 80016d8:	f000 fb66 	bl	8001da8 <calibration_routine>
	  }
	  update_cyclic_input();
 80016dc:	f000 fab0 	bl	8001c40 <update_cyclic_input>

	  // Check if CDR is pressed and release stepper motors if it is
	  if(CDR_BIT(cyclic_report.buttons))	{
 80016e0:	4b97      	ldr	r3, [pc, #604]	@ (8001940 <main+0x340>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	da06      	bge.n	80016f8 <main+0xf8>
		  stepper_disable(&pitch_motor);
 80016ea:	4896      	ldr	r0, [pc, #600]	@ (8001944 <main+0x344>)
 80016ec:	f000 ff5b 	bl	80025a6 <stepper_disable>
		  stepper_disable(&roll_motor);
 80016f0:	4895      	ldr	r0, [pc, #596]	@ (8001948 <main+0x348>)
 80016f2:	f000 ff58 	bl	80025a6 <stepper_disable>
 80016f6:	e005      	b.n	8001704 <main+0x104>
	  }
	  else	{
		  stepper_enable(&pitch_motor);
 80016f8:	4892      	ldr	r0, [pc, #584]	@ (8001944 <main+0x344>)
 80016fa:	f000 ff43 	bl	8002584 <stepper_enable>
		  stepper_enable(&roll_motor);
 80016fe:	4892      	ldr	r0, [pc, #584]	@ (8001948 <main+0x348>)
 8001700:	f000 ff40 	bl	8002584 <stepper_enable>
	  }
	  uint8_t temp_buffer[5] = {cyclic_report.buttons,cyclic_report.roll, cyclic_report.roll >> 8,cyclic_report.pitch, cyclic_report.pitch >> 8};
 8001704:	4b8e      	ldr	r3, [pc, #568]	@ (8001940 <main+0x340>)
 8001706:	7819      	ldrb	r1, [r3, #0]
 8001708:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800170c:	f5a3 62ab 	sub.w	r2, r3, #1368	@ 0x558
 8001710:	460b      	mov	r3, r1
 8001712:	7013      	strb	r3, [r2, #0]
 8001714:	4b8a      	ldr	r3, [pc, #552]	@ (8001940 <main+0x340>)
 8001716:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800171a:	b2d9      	uxtb	r1, r3
 800171c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001720:	f5a3 62ab 	sub.w	r2, r3, #1368	@ 0x558
 8001724:	460b      	mov	r3, r1
 8001726:	7053      	strb	r3, [r2, #1]
 8001728:	4b85      	ldr	r3, [pc, #532]	@ (8001940 <main+0x340>)
 800172a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800172e:	121b      	asrs	r3, r3, #8
 8001730:	b21b      	sxth	r3, r3
 8001732:	b2d9      	uxtb	r1, r3
 8001734:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001738:	f5a3 62ab 	sub.w	r2, r3, #1368	@ 0x558
 800173c:	460b      	mov	r3, r1
 800173e:	7093      	strb	r3, [r2, #2]
 8001740:	4b7f      	ldr	r3, [pc, #508]	@ (8001940 <main+0x340>)
 8001742:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001746:	b2d9      	uxtb	r1, r3
 8001748:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800174c:	f5a3 62ab 	sub.w	r2, r3, #1368	@ 0x558
 8001750:	460b      	mov	r3, r1
 8001752:	70d3      	strb	r3, [r2, #3]
 8001754:	4b7a      	ldr	r3, [pc, #488]	@ (8001940 <main+0x340>)
 8001756:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800175a:	121b      	asrs	r3, r3, #8
 800175c:	b21b      	sxth	r3, r3
 800175e:	b2d9      	uxtb	r1, r3
 8001760:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001764:	f5a3 62ab 	sub.w	r2, r3, #1368	@ 0x558
 8001768:	460b      	mov	r3, r1
 800176a:	7113      	strb	r3, [r2, #4]
	  uint8_t otherbuffer[6] = {0};
 800176c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001770:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8001774:	461a      	mov	r2, r3
 8001776:	2300      	movs	r3, #0
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	8093      	strh	r3, [r2, #4]

	  if(HAL_GetTick()-usb_timer >= usb_interval_ms )	{
 800177c:	f002 f84c 	bl	8003818 <HAL_GetTick>
 8001780:	4603      	mov	r3, r0
 8001782:	2200      	movs	r2, #0
 8001784:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001788:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800178c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001790:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001794:	4621      	mov	r1, r4
 8001796:	ebb1 0a02 	subs.w	sl, r1, r2
 800179a:	4629      	mov	r1, r5
 800179c:	eb61 0b03 	sbc.w	fp, r1, r3
 80017a0:	f8d7 3570 	ldr.w	r3, [r7, #1392]	@ 0x570
 80017a4:	2200      	movs	r2, #0
 80017a6:	623b      	str	r3, [r7, #32]
 80017a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80017aa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80017ae:	460b      	mov	r3, r1
 80017b0:	459a      	cmp	sl, r3
 80017b2:	4613      	mov	r3, r2
 80017b4:	eb7b 0303 	sbcs.w	r3, fp, r3
 80017b8:	d319      	bcc.n	80017ee <main+0x1ee>
		  USBD_CUSTOM_HID_SendReport(&hUsbDevice, temp_buffer, sizeof(temp_buffer));
 80017ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017be:	2205      	movs	r2, #5
 80017c0:	4619      	mov	r1, r3
 80017c2:	4862      	ldr	r0, [pc, #392]	@ (800194c <main+0x34c>)
 80017c4:	f00a fe4a 	bl	800c45c <USBD_CUSTOM_HID_SendReport>
		  USBD_CUSTOM_HID2_SendReport(&hUsbDevice, otherbuffer, sizeof(otherbuffer));
 80017c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017cc:	2206      	movs	r2, #6
 80017ce:	4619      	mov	r1, r3
 80017d0:	485e      	ldr	r0, [pc, #376]	@ (800194c <main+0x34c>)
 80017d2:	f00b f955 	bl	800ca80 <USBD_CUSTOM_HID2_SendReport>
		  //USBD_CUSTOM_HID_SendReport(&hUsbDevice, (uint8_t *)&cyclic_report, cyclic_report.size);
          usb_timer = HAL_GetTick();
 80017d6:	f002 f81f 	bl	8003818 <HAL_GetTick>
 80017da:	4603      	mov	r3, r0
 80017dc:	2200      	movs	r2, #0
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	60fa      	str	r2, [r7, #12]
 80017e2:	f507 62b1 	add.w	r2, r7, #1416	@ 0x588
 80017e6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80017ea:	e9c2 3400 	strd	r3, r4, [r2]
	  }
	  if(uart_update(&uart4) == UART_RX_FAIL)	{
 80017ee:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 80017f2:	4618      	mov	r0, r3
 80017f4:	f001 faa6 	bl	8002d44 <uart_update>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	d04e      	beq.n	800189c <main+0x29c>
	  		  // handle rx failure
	  }
	  else if(uart4.unread_bytes > 0)	{
 80017fe:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001802:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001806:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d046      	beq.n	800189c <main+0x29c>
		   memset(temp,'\0', RX_BUFFER_SIZE);
 800180e:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001812:	2280      	movs	r2, #128	@ 0x80
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f00c febc 	bl	800e594 <memset>
		   uint32_t bytes_read =  fifo_peek_continuous(&uart4.rx_fifo, temp, uart4.unread_bytes);
 800181c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001820:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001824:	f8d3 21c4 	ldr.w	r2, [r3, #452]	@ 0x1c4
 8001828:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800182c:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 8001830:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fc81 	bl	800113c <fifo_peek_continuous>
 800183a:	f8c7 056c 	str.w	r0, [r7, #1388]	@ 0x56c
		   //uint32_t bytes_read = uart_read(&uart4,temp,RX_BUFFER_SIZE);

		   packet_type_t packet_type = com_packet_parse(&packet,temp,bytes_read);
 800183e:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8001842:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001846:	f8d7 256c 	ldr.w	r2, [r7, #1388]	@ 0x56c
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fa72 	bl	8000d34 <com_packet_parse>
 8001850:	4603      	mov	r3, r0
 8001852:	f887 356b 	strb.w	r3, [r7, #1387]	@ 0x56b
		   if(packet_type != COM_PACKET_FALSE)	{
 8001856:	f897 356b 	ldrb.w	r3, [r7, #1387]	@ 0x56b
 800185a:	2b04      	cmp	r3, #4
 800185c:	d01e      	beq.n	800189c <main+0x29c>
			   switch(packet_type)	{
 800185e:	f897 356b 	ldrb.w	r3, [r7, #1387]	@ 0x56b
 8001862:	2b03      	cmp	r3, #3
 8001864:	d00c      	beq.n	8001880 <main+0x280>
 8001866:	2b03      	cmp	r3, #3
 8001868:	dc0c      	bgt.n	8001884 <main+0x284>
 800186a:	2b01      	cmp	r3, #1
 800186c:	d00c      	beq.n	8001888 <main+0x288>
 800186e:	2b02      	cmp	r3, #2
 8001870:	d108      	bne.n	8001884 <main+0x284>
				   case COM_PACKET_ACK:
					   ack_received = true;
 8001872:	2301      	movs	r3, #1
 8001874:	f887 357b 	strb.w	r3, [r7, #1403]	@ 0x57b
					   retx_count = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	f8c7 3574 	str.w	r3, [r7, #1396]	@ 0x574
					   break;
 800187e:	e004      	b.n	800188a <main+0x28a>
				   case COM_PACKET_NACK:
					   break;
 8001880:	bf00      	nop
 8001882:	e002      	b.n	800188a <main+0x28a>
				   case COM_PACKET_CMD:
					   break;
				   default:
					   break;
 8001884:	bf00      	nop
 8001886:	e000      	b.n	800188a <main+0x28a>
					   break;
 8001888:	bf00      	nop
			   }
			   fifo_push_read_index(&uart4.rx_fifo, bytes_read);
 800188a:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 800188e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8001892:	f8d7 156c 	ldr.w	r1, [r7, #1388]	@ 0x56c
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fc86 	bl	80011a8 <fifo_push_read_index>
		   }

	  }
	  if (ack_received){// && HAL_GetTick() - uart_timer >= 2){
 800189c:	f897 357b 	ldrb.w	r3, [r7, #1403]	@ 0x57b
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d057      	beq.n	8001954 <main+0x354>

		  uint32_t bytes_read = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f8c7 355c 	str.w	r3, [r7, #1372]	@ 0x55c
		  memset(temp,'\0', RX_BUFFER_SIZE);
 80018aa:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80018ae:	2280      	movs	r2, #128	@ 0x80
 80018b0:	2100      	movs	r1, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f00c fe6e 	bl	800e594 <memset>
		  bytes_read = (uint32_t)snprintf((char*)temp, RX_BUFFER_SIZE, "Packets sent: %lu", packet_count);
 80018b8:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 80018bc:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 80018c0:	4a23      	ldr	r2, [pc, #140]	@ (8001950 <main+0x350>)
 80018c2:	2180      	movs	r1, #128	@ 0x80
 80018c4:	f00c fe30 	bl	800e528 <sniprintf>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f8c7 355c 	str.w	r3, [r7, #1372]	@ 0x55c
		  com_packet_create(&packet, temp, bytes_read);
 80018ce:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 80018d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80018d6:	f8d7 255c 	ldr.w	r2, [r7, #1372]	@ 0x55c
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff f9ba 	bl	8000c54 <com_packet_create>
		  (void)uart_write_packet(&uart4, &packet);
 80018e0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80018e4:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 80018e8:	4611      	mov	r1, r2
 80018ea:	4618      	mov	r0, r3
 80018ec:	f001 fa49 	bl	8002d82 <uart_write_packet>
		  ack_received = false;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f887 357b 	strb.w	r3, [r7, #1403]	@ 0x57b
		  packet_count++;
 80018f6:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 80018fa:	3301      	adds	r3, #1
 80018fc:	f8c7 357c 	str.w	r3, [r7, #1404]	@ 0x57c
          uart_timer = HAL_GetTick();
 8001900:	f001 ff8a 	bl	8003818 <HAL_GetTick>
 8001904:	4603      	mov	r3, r0
 8001906:	2200      	movs	r2, #0
 8001908:	603b      	str	r3, [r7, #0]
 800190a:	607a      	str	r2, [r7, #4]
 800190c:	f507 62b0 	add.w	r2, r7, #1408	@ 0x580
 8001910:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001914:	e9c2 3400 	strd	r3, r4, [r2]
 8001918:	e6da      	b.n	80016d0 <main+0xd0>
 800191a:	bf00      	nop
 800191c:	20000404 	.word	0x20000404
 8001920:	20000350 	.word	0x20000350
 8001924:	20000580 	.word	0x20000580
 8001928:	200004f0 	.word	0x200004f0
 800192c:	20000538 	.word	0x20000538
 8001930:	200005ec 	.word	0x200005ec
 8001934:	20000634 	.word	0x20000634
 8001938:	200003fc 	.word	0x200003fc
 800193c:	20000408 	.word	0x20000408
 8001940:	2000040c 	.word	0x2000040c
 8001944:	20000444 	.word	0x20000444
 8001948:	20000464 	.word	0x20000464
 800194c:	20000ce4 	.word	0x20000ce4
 8001950:	0800eea8 	.word	0x0800eea8

	  }
	  else if(ack_received == false && HAL_GetTick() - uart_timer >= 150)	{
 8001954:	f897 357b 	ldrb.w	r3, [r7, #1403]	@ 0x57b
 8001958:	f083 0301 	eor.w	r3, r3, #1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d051      	beq.n	8001a06 <main+0x406>
 8001962:	f001 ff59 	bl	8003818 <HAL_GetTick>
 8001966:	4603      	mov	r3, r0
 8001968:	2200      	movs	r2, #0
 800196a:	61bb      	str	r3, [r7, #24]
 800196c:	61fa      	str	r2, [r7, #28]
 800196e:	f507 63b0 	add.w	r3, r7, #1408	@ 0x580
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800197a:	4621      	mov	r1, r4
 800197c:	1a89      	subs	r1, r1, r2
 800197e:	6139      	str	r1, [r7, #16]
 8001980:	4629      	mov	r1, r5
 8001982:	eb61 0303 	sbc.w	r3, r1, r3
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800198c:	460b      	mov	r3, r1
 800198e:	2b96      	cmp	r3, #150	@ 0x96
 8001990:	4613      	mov	r3, r2
 8001992:	f173 0300 	sbcs.w	r3, r3, #0
 8001996:	d336      	bcc.n	8001a06 <main+0x406>
		  if(retx_count < 3)	{
 8001998:	f8d7 3574 	ldr.w	r3, [r7, #1396]	@ 0x574
 800199c:	2b02      	cmp	r3, #2
 800199e:	d82b      	bhi.n	80019f8 <main+0x3f8>

			  uint32_t bytes_read = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f8c7 3564 	str.w	r3, [r7, #1380]	@ 0x564
		  	  memset(temp,'\0', RX_BUFFER_SIZE);
 80019a6:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80019aa:	2280      	movs	r2, #128	@ 0x80
 80019ac:	2100      	movs	r1, #0
 80019ae:	4618      	mov	r0, r3
 80019b0:	f00c fdf0 	bl	800e594 <memset>
		  	  bytes_read = (uint32_t)snprintf((char*)temp, RX_BUFFER_SIZE, "Packets sent: %lu", packet_count);
 80019b4:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 80019b8:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 80019bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001a68 <main+0x468>)
 80019be:	2180      	movs	r1, #128	@ 0x80
 80019c0:	f00c fdb2 	bl	800e528 <sniprintf>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f8c7 3564 	str.w	r3, [r7, #1380]	@ 0x564
		  	  com_packet_create(&packet, temp, bytes_read);
 80019ca:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 80019ce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80019d2:	f8d7 2564 	ldr.w	r2, [r7, #1380]	@ 0x564
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff f93c 	bl	8000c54 <com_packet_create>
		  	  (void)uart_write_packet(&uart4, &packet);
 80019dc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80019e0:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 80019e4:	4611      	mov	r1, r2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f001 f9cb 	bl	8002d82 <uart_write_packet>
		  	  retx_count++;
 80019ec:	f8d7 3574 	ldr.w	r3, [r7, #1396]	@ 0x574
 80019f0:	3301      	adds	r3, #1
 80019f2:	f8c7 3574 	str.w	r3, [r7, #1396]	@ 0x574
		  if(retx_count < 3)	{
 80019f6:	e036      	b.n	8001a66 <main+0x466>
		  }
		  else	{
			  retx_count = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3574 	str.w	r3, [r7, #1396]	@ 0x574
			  ack_received = true;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f887 357b 	strb.w	r3, [r7, #1403]	@ 0x57b
		  if(retx_count < 3)	{
 8001a04:	e02f      	b.n	8001a66 <main+0x466>
		  }
	  }
	  else if(packet_count ==0)	{
 8001a06:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f47f ae60 	bne.w	80016d0 <main+0xd0>
		  uint32_t bytes_read = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	f8c7 3560 	str.w	r3, [r7, #1376]	@ 0x560
          memset(temp,'\0', RX_BUFFER_SIZE);
 8001a16:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001a1a:	2280      	movs	r2, #128	@ 0x80
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f00c fdb8 	bl	800e594 <memset>
		  bytes_read = (uint32_t)snprintf((char*)temp, RX_BUFFER_SIZE, "Packets sent: %lu", packet_count);
 8001a24:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001a28:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 8001a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a68 <main+0x468>)
 8001a2e:	2180      	movs	r1, #128	@ 0x80
 8001a30:	f00c fd7a 	bl	800e528 <sniprintf>
 8001a34:	4603      	mov	r3, r0
 8001a36:	f8c7 3560 	str.w	r3, [r7, #1376]	@ 0x560
		  packet_count++;
 8001a3a:	f8d7 357c 	ldr.w	r3, [r7, #1404]	@ 0x57c
 8001a3e:	3301      	adds	r3, #1
 8001a40:	f8c7 357c 	str.w	r3, [r7, #1404]	@ 0x57c
		  com_packet_create(&packet, temp, bytes_read);
 8001a44:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8001a48:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a4c:	f8d7 2560 	ldr.w	r2, [r7, #1376]	@ 0x560
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff f8ff 	bl	8000c54 <com_packet_create>
		  (void)uart_write_packet(&uart4, &packet);
 8001a56:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001a5a:	f507 7365 	add.w	r3, r7, #916	@ 0x394
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 f98e 	bl	8002d82 <uart_write_packet>
  {
 8001a66:	e633      	b.n	80016d0 <main+0xd0>
 8001a68:	0800eea8 	.word	0x0800eea8

08001a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b094      	sub	sp, #80	@ 0x50
 8001a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a72:	f107 0320 	add.w	r3, r7, #32
 8001a76:	2230      	movs	r2, #48	@ 0x30
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f00c fd8a 	bl	800e594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a80:	f107 030c 	add.w	r3, r7, #12
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a90:	2300      	movs	r3, #0
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	4b28      	ldr	r3, [pc, #160]	@ (8001b38 <SystemClock_Config+0xcc>)
 8001a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a98:	4a27      	ldr	r2, [pc, #156]	@ (8001b38 <SystemClock_Config+0xcc>)
 8001a9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa0:	4b25      	ldr	r3, [pc, #148]	@ (8001b38 <SystemClock_Config+0xcc>)
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aac:	2300      	movs	r3, #0
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <SystemClock_Config+0xd0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <SystemClock_Config+0xd0>)
 8001ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b3c <SystemClock_Config+0xd0>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001acc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ad6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001adc:	2304      	movs	r3, #4
 8001ade:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ae0:	23a8      	movs	r3, #168	@ 0xa8
 8001ae2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ae8:	2307      	movs	r3, #7
 8001aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aec:	f107 0320 	add.w	r3, r7, #32
 8001af0:	4618      	mov	r0, r3
 8001af2:	f004 fd8d 	bl	8006610 <HAL_RCC_OscConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001afc:	f000 fcb6 	bl	800246c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b00:	230f      	movs	r3, #15
 8001b02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b04:	2302      	movs	r3, #2
 8001b06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b18:	f107 030c 	add.w	r3, r7, #12
 8001b1c:	2105      	movs	r1, #5
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f004 ffee 	bl	8006b00 <HAL_RCC_ClockConfig>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b2a:	f000 fc9f 	bl	800246c <Error_Handler>
  }
}
 8001b2e:	bf00      	nop
 8001b30:	3750      	adds	r7, #80	@ 0x50
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40007000 	.word	0x40007000

08001b40 <init_steppers>:

/* USER CODE BEGIN 4 */
void init_steppers(void)	{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0

	  pitch_motor.en_gpio_port = PITCH_STEP_EN_GPIO_Port;
 8001b44:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <init_steppers+0x7c>)
 8001b46:	4a1e      	ldr	r2, [pc, #120]	@ (8001bc0 <init_steppers+0x80>)
 8001b48:	601a      	str	r2, [r3, #0]
	  pitch_motor.en_gpio_pin = PITCH_STEP_EN_Pin;
 8001b4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bbc <init_steppers+0x7c>)
 8001b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b50:	605a      	str	r2, [r3, #4]
	  pitch_motor.dir_gpio_port = PITCH_STEP_DIR_GPIO_Port;
 8001b52:	4b1a      	ldr	r3, [pc, #104]	@ (8001bbc <init_steppers+0x7c>)
 8001b54:	4a1a      	ldr	r2, [pc, #104]	@ (8001bc0 <init_steppers+0x80>)
 8001b56:	609a      	str	r2, [r3, #8]
	  pitch_motor.dir_gpio_pin = PITCH_STEP_DIR_Pin;
 8001b58:	4b18      	ldr	r3, [pc, #96]	@ (8001bbc <init_steppers+0x7c>)
 8001b5a:	2280      	movs	r2, #128	@ 0x80
 8001b5c:	60da      	str	r2, [r3, #12]
	  pitch_motor.pul_gpio_port = PITCH_STEP_PUL_GPIO_Port;
 8001b5e:	4b17      	ldr	r3, [pc, #92]	@ (8001bbc <init_steppers+0x7c>)
 8001b60:	4a17      	ldr	r2, [pc, #92]	@ (8001bc0 <init_steppers+0x80>)
 8001b62:	611a      	str	r2, [r3, #16]
	  pitch_motor.pul_gpio_pin = PITCH_STEP_PUL_Pin;
 8001b64:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <init_steppers+0x7c>)
 8001b66:	2240      	movs	r2, #64	@ 0x40
 8001b68:	615a      	str	r2, [r3, #20]
	  pitch_motor.timer = &htim8;
 8001b6a:	4b14      	ldr	r3, [pc, #80]	@ (8001bbc <init_steppers+0x7c>)
 8001b6c:	4a15      	ldr	r2, [pc, #84]	@ (8001bc4 <init_steppers+0x84>)
 8001b6e:	619a      	str	r2, [r3, #24]
	  pitch_motor.mode = MICROSTEP_16;
 8001b70:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <init_steppers+0x7c>)
 8001b72:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8001b76:	839a      	strh	r2, [r3, #28]

	  roll_motor.en_gpio_port = ROLL_STEP_EN_GPIO_Port;
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <init_steppers+0x88>)
 8001b7a:	4a14      	ldr	r2, [pc, #80]	@ (8001bcc <init_steppers+0x8c>)
 8001b7c:	601a      	str	r2, [r3, #0]
	  roll_motor.en_gpio_pin = ROLL_STEP_EN_Pin;
 8001b7e:	4b12      	ldr	r3, [pc, #72]	@ (8001bc8 <init_steppers+0x88>)
 8001b80:	2202      	movs	r2, #2
 8001b82:	605a      	str	r2, [r3, #4]
	  roll_motor.dir_gpio_port = ROLL_STEP_DIR_GPIO_Port;
 8001b84:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <init_steppers+0x88>)
 8001b86:	4a11      	ldr	r2, [pc, #68]	@ (8001bcc <init_steppers+0x8c>)
 8001b88:	609a      	str	r2, [r3, #8]
	  roll_motor.dir_gpio_pin = ROLL_STEP_DIR_Pin;
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc8 <init_steppers+0x88>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	60da      	str	r2, [r3, #12]
	  roll_motor.pul_gpio_port = ROLL_STEP_PUL_GPIO_Port;
 8001b90:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <init_steppers+0x88>)
 8001b92:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc0 <init_steppers+0x80>)
 8001b94:	611a      	str	r2, [r3, #16]
	  roll_motor.pul_gpio_pin = ROLL_STEP_PUL_Pin;
 8001b96:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <init_steppers+0x88>)
 8001b98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b9c:	615a      	str	r2, [r3, #20]
	  roll_motor.timer = &htim8;
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <init_steppers+0x88>)
 8001ba0:	4a08      	ldr	r2, [pc, #32]	@ (8001bc4 <init_steppers+0x84>)
 8001ba2:	619a      	str	r2, [r3, #24]
	  roll_motor.mode = MICROSTEP_16;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <init_steppers+0x88>)
 8001ba6:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8001baa:	839a      	strh	r2, [r3, #28]

	  stepper_enable(&pitch_motor);
 8001bac:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <init_steppers+0x7c>)
 8001bae:	f000 fce9 	bl	8002584 <stepper_enable>
	  stepper_enable(&roll_motor);
 8001bb2:	4805      	ldr	r0, [pc, #20]	@ (8001bc8 <init_steppers+0x88>)
 8001bb4:	f000 fce6 	bl	8002584 <stepper_enable>
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000444 	.word	0x20000444
 8001bc0:	40020400 	.word	0x40020400
 8001bc4:	20000580 	.word	0x20000580
 8001bc8:	20000464 	.word	0x20000464
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <init_flash>:

void init_flash(void)	{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

	  //volatile uint64_t id_value = w25q16_get_id(&flash_handle);
	  //volatile uint32_t jedec_id = w25q16_get_jedec_id(&flash_handle);

}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <init_cyclic_input>:

void init_cyclic_input(void)	{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
	  axis_calibration_factors_t* axis_ptr[2] = {&pitch_calibrations, &roll_calibrations};
 8001be6:	4a11      	ldr	r2, [pc, #68]	@ (8001c2c <init_cyclic_input+0x4c>)
 8001be8:	463b      	mov	r3, r7
 8001bea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bee:	e883 0003 	stmia.w	r3, {r0, r1}
	cyclic_report.buttons = 0;
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c30 <init_cyclic_input+0x50>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
	  cyclic_report.size = sizeof(cyclic_report.buttons) + sizeof(cyclic_report.roll) + sizeof(cyclic_report.pitch);
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <init_cyclic_input+0x50>)
 8001bfa:	2205      	movs	r2, #5
 8001bfc:	719a      	strb	r2, [r3, #6]
	  HAL_Delay(10); // Allow extra time for flash chip to come up, probably unnecessary but is for extra safe-ness
 8001bfe:	200a      	movs	r0, #10
 8001c00:	f001 fe16 	bl	8003830 <HAL_Delay>
	  load_calibrations(axis_ptr,2);
 8001c04:	463b      	mov	r3, r7
 8001c06:	2102      	movs	r1, #2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fafb 	bl	8002204 <load_calibrations>
	  input_filter_init(&roll_filter, ROLL_ALPHA);
 8001c0e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001c34 <init_cyclic_input+0x54>
 8001c12:	4809      	ldr	r0, [pc, #36]	@ (8001c38 <init_cyclic_input+0x58>)
 8001c14:	f7ff fc92 	bl	800153c <input_filter_init>
	  input_filter_init(&pitch_filter, PITCH_ALPHA);
 8001c18:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001c34 <init_cyclic_input+0x54>
 8001c1c:	4807      	ldr	r0, [pc, #28]	@ (8001c3c <init_cyclic_input+0x5c>)
 8001c1e:	f7ff fc8d 	bl	800153c <input_filter_init>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	0800eebc 	.word	0x0800eebc
 8001c30:	2000040c 	.word	0x2000040c
 8001c34:	3e99999a 	.word	0x3e99999a
 8001c38:	20000484 	.word	0x20000484
 8001c3c:	2000048c 	.word	0x2000048c

08001c40 <update_cyclic_input>:

void update_cyclic_input(void)	{
 8001c40:	b598      	push	{r3, r4, r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	  cyclic_report.buttons = 0;
 8001c44:	4b30      	ldr	r3, [pc, #192]	@ (8001d08 <update_cyclic_input+0xc8>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
	  cyclic_report.buttons = (HAL_GPIO_ReadPin(CYC_AP_REL_GPIO_Port, CYC_AP_REL_Pin)) |
 8001c4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c4e:	482f      	ldr	r0, [pc, #188]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001c50:	f003 fa40 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001c54:	4603      	mov	r3, r0
 8001c56:	b25c      	sxtb	r4, r3
			  	  	  	  	  (HAL_GPIO_ReadPin(CYC_ICS_SW_GPIO_Port, CYC_ICS_SW_Pin) << 1) |
 8001c58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c5c:	482b      	ldr	r0, [pc, #172]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001c5e:	f003 fa39 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001c62:	4603      	mov	r3, r0
	  cyclic_report.buttons = (HAL_GPIO_ReadPin(CYC_AP_REL_GPIO_Port, CYC_AP_REL_Pin)) |
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	b25b      	sxtb	r3, r3
 8001c6a:	4323      	orrs	r3, r4
 8001c6c:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_CARGO_REL_GPIO_Port, CYC_CARGO_REL_Pin) << 2) |
 8001c6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c72:	4826      	ldr	r0, [pc, #152]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001c74:	f003 fa2e 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001c78:	4603      	mov	r3, r0
			  	  	  	  	  (HAL_GPIO_ReadPin(CYC_ICS_SW_GPIO_Port, CYC_ICS_SW_Pin) << 1) |
 8001c7a:	b25b      	sxtb	r3, r3
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	b25b      	sxtb	r3, r3
 8001c80:	4323      	orrs	r3, r4
 8001c82:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_HAT_UP_GPIO_Port, CYC_HAT_UP_Pin) << 3) |
 8001c84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c88:	4820      	ldr	r0, [pc, #128]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001c8a:	f003 fa23 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001c8e:	4603      	mov	r3, r0
							  (HAL_GPIO_ReadPin(CYC_CARGO_REL_GPIO_Port, CYC_CARGO_REL_Pin) << 2) |
 8001c90:	b25b      	sxtb	r3, r3
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	4323      	orrs	r3, r4
 8001c98:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_HAT_DOWN_GPIO_Port, CYC_HAT_DOWN_Pin) << 4) |
 8001c9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c9e:	481b      	ldr	r0, [pc, #108]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001ca0:	f003 fa18 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001ca4:	4603      	mov	r3, r0
							  (HAL_GPIO_ReadPin(CYC_HAT_UP_GPIO_Port, CYC_HAT_UP_Pin) << 3) |
 8001ca6:	b25b      	sxtb	r3, r3
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	b25b      	sxtb	r3, r3
 8001cac:	4323      	orrs	r3, r4
 8001cae:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_HAT_RIGHT_GPIO_Port, CYC_HAT_RIGHT_Pin) << 5) |
 8001cb0:	2140      	movs	r1, #64	@ 0x40
 8001cb2:	4817      	ldr	r0, [pc, #92]	@ (8001d10 <update_cyclic_input+0xd0>)
 8001cb4:	f003 fa0e 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001cb8:	4603      	mov	r3, r0
							  (HAL_GPIO_ReadPin(CYC_HAT_DOWN_GPIO_Port, CYC_HAT_DOWN_Pin) << 4) |
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	015b      	lsls	r3, r3, #5
 8001cbe:	b25b      	sxtb	r3, r3
 8001cc0:	4323      	orrs	r3, r4
 8001cc2:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_HAT_LEFT_GPIO_Port, CYC_HAT_LEFT_Pin) << 6) |
 8001cc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cc8:	4810      	ldr	r0, [pc, #64]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001cca:	f003 fa03 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001cce:	4603      	mov	r3, r0
							  (HAL_GPIO_ReadPin(CYC_HAT_RIGHT_GPIO_Port, CYC_HAT_RIGHT_Pin) << 5) |
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	019b      	lsls	r3, r3, #6
 8001cd4:	b25b      	sxtb	r3, r3
 8001cd6:	4323      	orrs	r3, r4
 8001cd8:	b25c      	sxtb	r4, r3
							  (HAL_GPIO_ReadPin(CYC_CDR_REL_GPIO_Port, CYC_CDR_REL_Pin) << 7);
 8001cda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cde:	480b      	ldr	r0, [pc, #44]	@ (8001d0c <update_cyclic_input+0xcc>)
 8001ce0:	f003 f9f8 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001ce4:	4603      	mov	r3, r0
							  (HAL_GPIO_ReadPin(CYC_HAT_LEFT_GPIO_Port, CYC_HAT_LEFT_Pin) << 6) |
 8001ce6:	b25b      	sxtb	r3, r3
 8001ce8:	01db      	lsls	r3, r3, #7
 8001cea:	b25b      	sxtb	r3, r3
 8001cec:	4323      	orrs	r3, r4
 8001cee:	b25b      	sxtb	r3, r3
 8001cf0:	b2da      	uxtb	r2, r3
	  cyclic_report.buttons = (HAL_GPIO_ReadPin(CYC_AP_REL_GPIO_Port, CYC_AP_REL_Pin)) |
 8001cf2:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <update_cyclic_input+0xc8>)
 8001cf4:	701a      	strb	r2, [r3, #0]

	  cyclic_report.buttons = (cyclic_report.buttons ^ CYCLIC_BUTTON_MASK);
 8001cf6:	4b04      	ldr	r3, [pc, #16]	@ (8001d08 <update_cyclic_input+0xc8>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	f083 037f 	eor.w	r3, r3, #127	@ 0x7f
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	4b01      	ldr	r3, [pc, #4]	@ (8001d08 <update_cyclic_input+0xc8>)
 8001d02:	701a      	strb	r2, [r3, #0]
}
 8001d04:	bf00      	nop
 8001d06:	bd98      	pop	{r3, r4, r7, pc}
 8001d08:	2000040c 	.word	0x2000040c
 8001d0c:	40020c00 	.word	0x40020c00
 8001d10:	40020800 	.word	0x40020800

08001d14 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	cyclic_report.roll = input_filter_update(&roll_filter, (float) apply_calibration(&roll_calibrations,adc_buffer[0]));
 8001d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	4619      	mov	r1, r3
 8001d26:	481b      	ldr	r0, [pc, #108]	@ (8001d94 <HAL_ADC_ConvCpltCallback+0x80>)
 8001d28:	f7fe fdba 	bl	80008a0 <apply_calibration>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d36:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3a:	4817      	ldr	r0, [pc, #92]	@ (8001d98 <HAL_ADC_ConvCpltCallback+0x84>)
 8001d3c:	f7ff fc37 	bl	80015ae <input_filter_update>
 8001d40:	eef0 7a40 	vmov.f32	s15, s0
 8001d44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d48:	ee17 3a90 	vmov	r3, s15
 8001d4c:	b21a      	sxth	r2, r3
 8001d4e:	4b13      	ldr	r3, [pc, #76]	@ (8001d9c <HAL_ADC_ConvCpltCallback+0x88>)
 8001d50:	805a      	strh	r2, [r3, #2]
	cyclic_report.pitch = input_filter_update(&pitch_filter, (float) apply_calibration(&pitch_calibrations, adc_buffer[1]));
 8001d52:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001d54:	885b      	ldrh	r3, [r3, #2]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4810      	ldr	r0, [pc, #64]	@ (8001da0 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001d5e:	f7fe fd9f 	bl	80008a0 <apply_calibration>
 8001d62:	4603      	mov	r3, r0
 8001d64:	ee07 3a90 	vmov	s15, r3
 8001d68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d70:	480c      	ldr	r0, [pc, #48]	@ (8001da4 <HAL_ADC_ConvCpltCallback+0x90>)
 8001d72:	f7ff fc1c 	bl	80015ae <input_filter_update>
 8001d76:	eef0 7a40 	vmov.f32	s15, s0
 8001d7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d7e:	ee17 3a90 	vmov	r3, s15
 8001d82:	b21a      	sxth	r2, r3
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <HAL_ADC_ConvCpltCallback+0x88>)
 8001d86:	809a      	strh	r2, [r3, #4]
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000404 	.word	0x20000404
 8001d94:	20000414 	.word	0x20000414
 8001d98:	20000484 	.word	0x20000484
 8001d9c:	2000040c 	.word	0x2000040c
 8001da0:	2000042c 	.word	0x2000042c
 8001da4:	2000048c 	.word	0x2000048c

08001da8 <calibration_routine>:

void calibration_routine(void)	{
 8001da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dac:	b092      	sub	sp, #72	@ 0x48
 8001dae:	af00      	add	r7, sp, #0
	  axis_calibration_factors_t* axis_ptr[2] = {&pitch_calibrations, &roll_calibrations};
 8001db0:	4b57      	ldr	r3, [pc, #348]	@ (8001f10 <calibration_routine+0x168>)
 8001db2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001db6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001dba:	e882 0003 	stmia.w	r2, {r0, r1}
	  calibrate_axis(&roll_calibrations, &adc_buffer[0]);
 8001dbe:	4955      	ldr	r1, [pc, #340]	@ (8001f14 <calibration_routine+0x16c>)
 8001dc0:	4855      	ldr	r0, [pc, #340]	@ (8001f18 <calibration_routine+0x170>)
 8001dc2:	f000 f8b3 	bl	8001f2c <calibrate_axis>
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2120      	movs	r1, #32
 8001dca:	4854      	ldr	r0, [pc, #336]	@ (8001f1c <calibration_routine+0x174>)
 8001dcc:	f003 f99a 	bl	8005104 <HAL_GPIO_WritePin>
	  calibrate_axis(&pitch_calibrations, &adc_buffer[1]);
 8001dd0:	4953      	ldr	r1, [pc, #332]	@ (8001f20 <calibration_routine+0x178>)
 8001dd2:	4854      	ldr	r0, [pc, #336]	@ (8001f24 <calibration_routine+0x17c>)
 8001dd4:	f000 f8aa 	bl	8001f2c <calibrate_axis>
	  uint64_t time = HAL_GetTick();
 8001dd8:	f001 fd1e 	bl	8003818 <HAL_GetTick>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2200      	movs	r2, #0
 8001de0:	61bb      	str	r3, [r7, #24]
 8001de2:	61fa      	str	r2, [r7, #28]
 8001de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2120      	movs	r1, #32
 8001df0:	484a      	ldr	r0, [pc, #296]	@ (8001f1c <calibration_routine+0x174>)
 8001df2:	f003 f987 	bl	8005104 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2110      	movs	r1, #16
 8001dfa:	4848      	ldr	r0, [pc, #288]	@ (8001f1c <calibration_routine+0x174>)
 8001dfc:	f003 f982 	bl	8005104 <HAL_GPIO_WritePin>
	  while(HAL_GetTick() - time < 100){;;}
 8001e00:	bf00      	nop
 8001e02:	f001 fd09 	bl	8003818 <HAL_GetTick>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2200      	movs	r2, #0
 8001e0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e0c:	637a      	str	r2, [r7, #52]	@ 0x34
 8001e0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e14:	1a8c      	subs	r4, r1, r2
 8001e16:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001e18:	eb61 0503 	sbc.w	r5, r1, r3
 8001e1c:	2c64      	cmp	r4, #100	@ 0x64
 8001e1e:	f175 0300 	sbcs.w	r3, r5, #0
 8001e22:	d3ee      	bcc.n	8001e02 <calibration_routine+0x5a>
	  time = HAL_GetTick();
 8001e24:	f001 fcf8 	bl	8003818 <HAL_GetTick>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	617a      	str	r2, [r7, #20]
 8001e30:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001e34:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001e38:	2201      	movs	r2, #1
 8001e3a:	2120      	movs	r1, #32
 8001e3c:	4837      	ldr	r0, [pc, #220]	@ (8001f1c <calibration_routine+0x174>)
 8001e3e:	f003 f961 	bl	8005104 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001e42:	2201      	movs	r2, #1
 8001e44:	2110      	movs	r1, #16
 8001e46:	4835      	ldr	r0, [pc, #212]	@ (8001f1c <calibration_routine+0x174>)
 8001e48:	f003 f95c 	bl	8005104 <HAL_GPIO_WritePin>
	  while(HAL_GetTick() - time < 100){;;}
 8001e4c:	bf00      	nop
 8001e4e:	f001 fce3 	bl	8003818 <HAL_GetTick>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2200      	movs	r2, #0
 8001e56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e5e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001e62:	4621      	mov	r1, r4
 8001e64:	ebb1 0a02 	subs.w	sl, r1, r2
 8001e68:	4629      	mov	r1, r5
 8001e6a:	eb61 0b03 	sbc.w	fp, r1, r3
 8001e6e:	f1ba 0f64 	cmp.w	sl, #100	@ 0x64
 8001e72:	f17b 0300 	sbcs.w	r3, fp, #0
 8001e76:	d3ea      	bcc.n	8001e4e <calibration_routine+0xa6>
	  time = HAL_GetTick();
 8001e78:	f001 fcce 	bl	8003818 <HAL_GetTick>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	60fa      	str	r2, [r7, #12]
 8001e84:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001e88:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2120      	movs	r1, #32
 8001e90:	4822      	ldr	r0, [pc, #136]	@ (8001f1c <calibration_routine+0x174>)
 8001e92:	f003 f937 	bl	8005104 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2110      	movs	r1, #16
 8001e9a:	4820      	ldr	r0, [pc, #128]	@ (8001f1c <calibration_routine+0x174>)
 8001e9c:	f003 f932 	bl	8005104 <HAL_GPIO_WritePin>
	  while(HAL_GetTick() - time < 100){;;}
 8001ea0:	bf00      	nop
 8001ea2:	f001 fcb9 	bl	8003818 <HAL_GetTick>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	623b      	str	r3, [r7, #32]
 8001eac:	627a      	str	r2, [r7, #36]	@ 0x24
 8001eae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001eb2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001eb6:	4621      	mov	r1, r4
 8001eb8:	ebb1 0802 	subs.w	r8, r1, r2
 8001ebc:	4629      	mov	r1, r5
 8001ebe:	eb61 0903 	sbc.w	r9, r1, r3
 8001ec2:	f1b8 0f64 	cmp.w	r8, #100	@ 0x64
 8001ec6:	f179 0300 	sbcs.w	r3, r9, #0
 8001eca:	d3ea      	bcc.n	8001ea2 <calibration_routine+0xfa>
	  time = HAL_GetTick();
 8001ecc:	f001 fca4 	bl	8003818 <HAL_GetTick>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	603b      	str	r3, [r7, #0]
 8001ed6:	607a      	str	r2, [r7, #4]
 8001ed8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001edc:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
	  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	2120      	movs	r1, #32
 8001ee4:	480d      	ldr	r0, [pc, #52]	@ (8001f1c <calibration_routine+0x174>)
 8001ee6:	f003 f90d 	bl	8005104 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001eea:	2201      	movs	r2, #1
 8001eec:	2110      	movs	r1, #16
 8001eee:	480b      	ldr	r0, [pc, #44]	@ (8001f1c <calibration_routine+0x174>)
 8001ef0:	f003 f908 	bl	8005104 <HAL_GPIO_WritePin>

	  save_calibrations(axis_ptr, 2);
 8001ef4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ef8:	2102      	movs	r1, #2
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 f9ee 	bl	80022dc <save_calibrations>
	  IRQ_Calibrate_Flag = false;
 8001f00:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <calibration_routine+0x180>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]

}
 8001f06:	bf00      	nop
 8001f08:	3748      	adds	r7, #72	@ 0x48
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f10:	0800eebc 	.word	0x0800eebc
 8001f14:	20000404 	.word	0x20000404
 8001f18:	20000414 	.word	0x20000414
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	20000406 	.word	0x20000406
 8001f24:	2000042c 	.word	0x2000042c
 8001f28:	20000408 	.word	0x20000408

08001f2c <calibrate_axis>:

void calibrate_axis(axis_calibration_factors_t* cal, volatile uint16_t* adc_buf)	{
 8001f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f30:	b0a8      	sub	sp, #160	@ 0xa0
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8001f38:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88

	clear_calibration(cal);
 8001f3c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001f40:	f7fe fdb8 	bl	8000ab4 <clear_calibration>

	uint64_t time = HAL_GetTick();
 8001f44:	f001 fc68 	bl	8003818 <HAL_GetTick>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	469a      	mov	sl, r3
 8001f4e:	4693      	mov	fp, r2
 8001f50:	e9c7 ab26 	strd	sl, fp, [r7, #152]	@ 0x98
	while(HAL_GetTick()-time < 250)	{;;}
 8001f54:	bf00      	nop
 8001f56:	f001 fc5f 	bl	8003818 <HAL_GetTick>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	4698      	mov	r8, r3
 8001f60:	4691      	mov	r9, r2
 8001f62:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f66:	ebb8 0402 	subs.w	r4, r8, r2
 8001f6a:	eb69 0503 	sbc.w	r5, r9, r3
 8001f6e:	2cfa      	cmp	r4, #250	@ 0xfa
 8001f70:	f175 0300 	sbcs.w	r3, r5, #0
 8001f74:	d3ef      	bcc.n	8001f56 <calibrate_axis+0x2a>
	while(HAL_GPIO_ReadPin(SW_OK_GPIO_Port, SW_OK_Pin))	{
 8001f76:	e02a      	b.n	8001fce <calibrate_axis+0xa2>
		if(HAL_GetTick() - time > 500 ){
 8001f78:	f001 fc4e 	bl	8003818 <HAL_GetTick>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f84:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f88:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f8c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001f90:	4621      	mov	r1, r4
 8001f92:	1a89      	subs	r1, r1, r2
 8001f94:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001f96:	4629      	mov	r1, r5
 8001f98:	eb61 0303 	sbc.w	r3, r1, r3
 8001f9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f9e:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8001fa2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	460b      	mov	r3, r1
 8001fac:	f173 0300 	sbcs.w	r3, r3, #0
 8001fb0:	d30d      	bcc.n	8001fce <calibrate_axis+0xa2>
			HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8001fb2:	2110      	movs	r1, #16
 8001fb4:	4891      	ldr	r0, [pc, #580]	@ (80021fc <calibrate_axis+0x2d0>)
 8001fb6:	f003 f8be 	bl	8005136 <HAL_GPIO_TogglePin>
			time = HAL_GetTick();
 8001fba:	f001 fc2d 	bl	8003818 <HAL_GetTick>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	617a      	str	r2, [r7, #20]
 8001fc6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001fca:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
	while(HAL_GPIO_ReadPin(SW_OK_GPIO_Port, SW_OK_Pin))	{
 8001fce:	2104      	movs	r1, #4
 8001fd0:	488a      	ldr	r0, [pc, #552]	@ (80021fc <calibrate_axis+0x2d0>)
 8001fd2:	f003 f87f 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1cd      	bne.n	8001f78 <calibrate_axis+0x4c>
		}
	}

	int16_t val1 = (int16_t)adc_buf[0];
 8001fdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	while(HAL_GetTick()-time < 50)	{;;}
 8001fe8:	bf00      	nop
 8001fea:	f001 fc15 	bl	8003818 <HAL_GetTick>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ff4:	677a      	str	r2, [r7, #116]	@ 0x74
 8001ff6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001ffa:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001ffe:	4621      	mov	r1, r4
 8002000:	1a89      	subs	r1, r1, r2
 8002002:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002004:	4629      	mov	r1, r5
 8002006:	eb61 0303 	sbc.w	r3, r1, r3
 800200a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800200c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002010:	460b      	mov	r3, r1
 8002012:	2b32      	cmp	r3, #50	@ 0x32
 8002014:	4613      	mov	r3, r2
 8002016:	f173 0300 	sbcs.w	r3, r3, #0
 800201a:	d3e6      	bcc.n	8001fea <calibrate_axis+0xbe>
	int16_t val2 = (int16_t)adc_buf[0];
 800201c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	b29b      	uxth	r3, r3
 8002024:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
	while(HAL_GetTick()-time < 50)	{;;}
 8002028:	bf00      	nop
 800202a:	f001 fbf5 	bl	8003818 <HAL_GetTick>
 800202e:	4603      	mov	r3, r0
 8002030:	2200      	movs	r2, #0
 8002032:	663b      	str	r3, [r7, #96]	@ 0x60
 8002034:	667a      	str	r2, [r7, #100]	@ 0x64
 8002036:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800203a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800203e:	4621      	mov	r1, r4
 8002040:	1a89      	subs	r1, r1, r2
 8002042:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002044:	4629      	mov	r1, r5
 8002046:	eb61 0303 	sbc.w	r3, r1, r3
 800204a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800204c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002050:	460b      	mov	r3, r1
 8002052:	2b32      	cmp	r3, #50	@ 0x32
 8002054:	4613      	mov	r3, r2
 8002056:	f173 0300 	sbcs.w	r3, r3, #0
 800205a:	d3e6      	bcc.n	800202a <calibrate_axis+0xfe>
	int16_t val3 = (int16_t)adc_buf[0];
 800205c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002060:	881b      	ldrh	r3, [r3, #0]
 8002062:	b29b      	uxth	r3, r3
 8002064:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

	cal->physical_max = (val1+val2+val3)/3;
 8002068:	f9b7 2096 	ldrsh.w	r2, [r7, #150]	@ 0x96
 800206c:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8002070:	441a      	add	r2, r3
 8002072:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 8002076:	18d1      	adds	r1, r2, r3
 8002078:	4b61      	ldr	r3, [pc, #388]	@ (8002200 <calibrate_axis+0x2d4>)
 800207a:	fb83 3201 	smull	r3, r2, r3, r1
 800207e:	17cb      	asrs	r3, r1, #31
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	b21b      	sxth	r3, r3
 8002084:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002088:	8013      	strh	r3, [r2, #0]
	time = HAL_GetTick();
 800208a:	f001 fbc5 	bl	8003818 <HAL_GetTick>
 800208e:	4603      	mov	r3, r0
 8002090:	2200      	movs	r2, #0
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	60fa      	str	r2, [r7, #12]
 8002096:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800209a:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
	while(HAL_GetTick()-time < 250)	{;;}
 800209e:	bf00      	nop
 80020a0:	f001 fbba 	bl	8003818 <HAL_GetTick>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2200      	movs	r2, #0
 80020a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80020aa:	657a      	str	r2, [r7, #84]	@ 0x54
 80020ac:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80020b0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80020b4:	4621      	mov	r1, r4
 80020b6:	1a89      	subs	r1, r1, r2
 80020b8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80020ba:	4629      	mov	r1, r5
 80020bc:	eb61 0303 	sbc.w	r3, r1, r3
 80020c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020c2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80020c6:	460b      	mov	r3, r1
 80020c8:	2bfa      	cmp	r3, #250	@ 0xfa
 80020ca:	4613      	mov	r3, r2
 80020cc:	f173 0300 	sbcs.w	r3, r3, #0
 80020d0:	d3e6      	bcc.n	80020a0 <calibrate_axis+0x174>
	while(HAL_GPIO_ReadPin(SW_OK_GPIO_Port, SW_OK_Pin))	{
 80020d2:	e026      	b.n	8002122 <calibrate_axis+0x1f6>
			if(HAL_GetTick() - time > 150 ){
 80020d4:	f001 fba0 	bl	8003818 <HAL_GetTick>
 80020d8:	4603      	mov	r3, r0
 80020da:	2200      	movs	r2, #0
 80020dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80020de:	647a      	str	r2, [r7, #68]	@ 0x44
 80020e0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80020e4:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80020e8:	4621      	mov	r1, r4
 80020ea:	1a89      	subs	r1, r1, r2
 80020ec:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020ee:	4629      	mov	r1, r5
 80020f0:	eb61 0303 	sbc.w	r3, r1, r3
 80020f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020f6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80020fa:	460b      	mov	r3, r1
 80020fc:	2b97      	cmp	r3, #151	@ 0x97
 80020fe:	4613      	mov	r3, r2
 8002100:	f173 0300 	sbcs.w	r3, r3, #0
 8002104:	d30d      	bcc.n	8002122 <calibrate_axis+0x1f6>
				HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8002106:	2110      	movs	r1, #16
 8002108:	483c      	ldr	r0, [pc, #240]	@ (80021fc <calibrate_axis+0x2d0>)
 800210a:	f003 f814 	bl	8005136 <HAL_GPIO_TogglePin>
				time = HAL_GetTick();
 800210e:	f001 fb83 	bl	8003818 <HAL_GetTick>
 8002112:	4603      	mov	r3, r0
 8002114:	2200      	movs	r2, #0
 8002116:	603b      	str	r3, [r7, #0]
 8002118:	607a      	str	r2, [r7, #4]
 800211a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800211e:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
	while(HAL_GPIO_ReadPin(SW_OK_GPIO_Port, SW_OK_Pin))	{
 8002122:	2104      	movs	r1, #4
 8002124:	4835      	ldr	r0, [pc, #212]	@ (80021fc <calibrate_axis+0x2d0>)
 8002126:	f002 ffd5 	bl	80050d4 <HAL_GPIO_ReadPin>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1d1      	bne.n	80020d4 <calibrate_axis+0x1a8>
			}
		}

	val1 = (int16_t)adc_buf[0];
 8002130:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	b29b      	uxth	r3, r3
 8002138:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	while(HAL_GetTick()-time < 50)	{;;}
 800213c:	bf00      	nop
 800213e:	f001 fb6b 	bl	8003818 <HAL_GetTick>
 8002142:	4603      	mov	r3, r0
 8002144:	2200      	movs	r2, #0
 8002146:	633b      	str	r3, [r7, #48]	@ 0x30
 8002148:	637a      	str	r2, [r7, #52]	@ 0x34
 800214a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800214e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002152:	4621      	mov	r1, r4
 8002154:	1a89      	subs	r1, r1, r2
 8002156:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002158:	4629      	mov	r1, r5
 800215a:	eb61 0303 	sbc.w	r3, r1, r3
 800215e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002160:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002164:	460b      	mov	r3, r1
 8002166:	2b32      	cmp	r3, #50	@ 0x32
 8002168:	4613      	mov	r3, r2
 800216a:	f173 0300 	sbcs.w	r3, r3, #0
 800216e:	d3e6      	bcc.n	800213e <calibrate_axis+0x212>
	val2 = (int16_t)adc_buf[0];
 8002170:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	b29b      	uxth	r3, r3
 8002178:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
	while(HAL_GetTick()-time < 50)	{;;}
 800217c:	bf00      	nop
 800217e:	f001 fb4b 	bl	8003818 <HAL_GetTick>
 8002182:	4603      	mov	r3, r0
 8002184:	2200      	movs	r2, #0
 8002186:	623b      	str	r3, [r7, #32]
 8002188:	627a      	str	r2, [r7, #36]	@ 0x24
 800218a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800218e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002192:	4621      	mov	r1, r4
 8002194:	1a89      	subs	r1, r1, r2
 8002196:	61b9      	str	r1, [r7, #24]
 8002198:	4629      	mov	r1, r5
 800219a:	eb61 0303 	sbc.w	r3, r1, r3
 800219e:	61fb      	str	r3, [r7, #28]
 80021a0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80021a4:	460b      	mov	r3, r1
 80021a6:	2b32      	cmp	r3, #50	@ 0x32
 80021a8:	4613      	mov	r3, r2
 80021aa:	f173 0300 	sbcs.w	r3, r3, #0
 80021ae:	d3e6      	bcc.n	800217e <calibrate_axis+0x252>
	val3 = (int16_t)adc_buf[0];
 80021b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021b4:	881b      	ldrh	r3, [r3, #0]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

	cal->physical_min = (val1+val2+val3)/3;
 80021bc:	f9b7 2096 	ldrsh.w	r2, [r7, #150]	@ 0x96
 80021c0:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 80021c4:	441a      	add	r2, r3
 80021c6:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 80021ca:	4413      	add	r3, r2
 80021cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002200 <calibrate_axis+0x2d4>)
 80021ce:	fb82 1203 	smull	r1, r2, r2, r3
 80021d2:	17db      	asrs	r3, r3, #31
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	b21a      	sxth	r2, r3
 80021d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021dc:	805a      	strh	r2, [r3, #2]

	recalculate_calibration(cal);
 80021de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80021e2:	f7fe fc84 	bl	8000aee <recalculate_calibration>
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80021e6:	2201      	movs	r2, #1
 80021e8:	2110      	movs	r1, #16
 80021ea:	4804      	ldr	r0, [pc, #16]	@ (80021fc <calibrate_axis+0x2d0>)
 80021ec:	f002 ff8a 	bl	8005104 <HAL_GPIO_WritePin>
}
 80021f0:	bf00      	nop
 80021f2:	37a0      	adds	r7, #160	@ 0xa0
 80021f4:	46bd      	mov	sp, r7
 80021f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	55555556 	.word	0x55555556

08002204 <load_calibrations>:

void load_calibrations(axis_calibration_factors_t* cal[], uint8_t calibration_count)	{
 8002204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002208:	b087      	sub	sp, #28
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	70fb      	strb	r3, [r7, #3]
 8002212:	466b      	mov	r3, sp
 8002214:	461e      	mov	r6, r3
	uint8_t buffer_size = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i=0; i < calibration_count; i++)	{
 800221a:	2300      	movs	r3, #0
 800221c:	75bb      	strb	r3, [r7, #22]
 800221e:	e005      	b.n	800222c <load_calibrations+0x28>
		buffer_size += CALIBRATION_FACTOR_SIZE;
 8002220:	7dfb      	ldrb	r3, [r7, #23]
 8002222:	3313      	adds	r3, #19
 8002224:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i=0; i < calibration_count; i++)	{
 8002226:	7dbb      	ldrb	r3, [r7, #22]
 8002228:	3301      	adds	r3, #1
 800222a:	75bb      	strb	r3, [r7, #22]
 800222c:	7dba      	ldrb	r2, [r7, #22]
 800222e:	78fb      	ldrb	r3, [r7, #3]
 8002230:	429a      	cmp	r2, r3
 8002232:	d3f5      	bcc.n	8002220 <load_calibrations+0x1c>
	}
	uint8_t size_offset = buffer_size / calibration_count;
 8002234:	7dfa      	ldrb	r2, [r7, #23]
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	753b      	strb	r3, [r7, #20]
	uint8_t data_buffer[buffer_size];
 800223e:	7df9      	ldrb	r1, [r7, #23]
 8002240:	460b      	mov	r3, r1
 8002242:	3b01      	subs	r3, #1
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	b2cb      	uxtb	r3, r1
 8002248:	2200      	movs	r2, #0
 800224a:	4698      	mov	r8, r3
 800224c:	4691      	mov	r9, r2
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	f04f 0300 	mov.w	r3, #0
 8002256:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800225a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800225e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002262:	b2cb      	uxtb	r3, r1
 8002264:	2200      	movs	r2, #0
 8002266:	461c      	mov	r4, r3
 8002268:	4615      	mov	r5, r2
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	00eb      	lsls	r3, r5, #3
 8002274:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002278:	00e2      	lsls	r2, r4, #3
 800227a:	460b      	mov	r3, r1
 800227c:	3307      	adds	r3, #7
 800227e:	08db      	lsrs	r3, r3, #3
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	ebad 0d03 	sub.w	sp, sp, r3
 8002286:	466b      	mov	r3, sp
 8002288:	3300      	adds	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]

	w25q16_read(&flash_handle, FLASH_CALIBRATION_ADDRESS, data_buffer, buffer_size);
 800228c:	7dfb      	ldrb	r3, [r7, #23]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8002294:	4810      	ldr	r0, [pc, #64]	@ (80022d8 <load_calibrations+0xd4>)
 8002296:	f001 f965 	bl	8003564 <w25q16_read>
	for(uint8_t i=0; i< calibration_count; i++){
 800229a:	2300      	movs	r3, #0
 800229c:	757b      	strb	r3, [r7, #21]
 800229e:	e011      	b.n	80022c4 <load_calibrations+0xc0>
		set_calibration(cal[i], &data_buffer[i*size_offset], size_offset);
 80022a0:	7d7b      	ldrb	r3, [r7, #21]
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	4413      	add	r3, r2
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	7d7b      	ldrb	r3, [r7, #21]
 80022ac:	7d3a      	ldrb	r2, [r7, #20]
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	4413      	add	r3, r2
 80022b6:	7d3a      	ldrb	r2, [r7, #20]
 80022b8:	4619      	mov	r1, r3
 80022ba:	f7fe fb38 	bl	800092e <set_calibration>
	for(uint8_t i=0; i< calibration_count; i++){
 80022be:	7d7b      	ldrb	r3, [r7, #21]
 80022c0:	3301      	adds	r3, #1
 80022c2:	757b      	strb	r3, [r7, #21]
 80022c4:	7d7a      	ldrb	r2, [r7, #21]
 80022c6:	78fb      	ldrb	r3, [r7, #3]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d3e9      	bcc.n	80022a0 <load_calibrations+0x9c>
 80022cc:	46b5      	mov	sp, r6
	}
}
 80022ce:	bf00      	nop
 80022d0:	371c      	adds	r7, #28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80022d8:	20000000 	.word	0x20000000

080022dc <save_calibrations>:

void save_calibrations(axis_calibration_factors_t* cal[], uint8_t calibration_count)	{
 80022dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022e0:	b08d      	sub	sp, #52	@ 0x34
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6178      	str	r0, [r7, #20]
 80022e6:	460b      	mov	r3, r1
 80022e8:	74fb      	strb	r3, [r7, #19]
 80022ea:	466b      	mov	r3, sp
 80022ec:	461e      	mov	r6, r3
	uint8_t buffer_size = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for(uint8_t i=0; i < calibration_count; i++)	{
 80022f4:	2300      	movs	r3, #0
 80022f6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80022fa:	e009      	b.n	8002310 <save_calibrations+0x34>
		buffer_size += CALIBRATION_FACTOR_SIZE;
 80022fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002300:	3313      	adds	r3, #19
 8002302:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for(uint8_t i=0; i < calibration_count; i++)	{
 8002306:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800230a:	3301      	adds	r3, #1
 800230c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002310:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002314:	7cfb      	ldrb	r3, [r7, #19]
 8002316:	429a      	cmp	r2, r3
 8002318:	d3f0      	bcc.n	80022fc <save_calibrations+0x20>
	}
	uint8_t size_offset = buffer_size / calibration_count;
 800231a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800231e:	7cfb      	ldrb	r3, [r7, #19]
 8002320:	fbb2 f3f3 	udiv	r3, r2, r3
 8002324:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t data_buffer[buffer_size];
 8002328:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800232c:	460b      	mov	r3, r1
 800232e:	3b01      	subs	r3, #1
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
 8002332:	b2cb      	uxtb	r3, r1
 8002334:	2200      	movs	r2, #0
 8002336:	469a      	mov	sl, r3
 8002338:	4693      	mov	fp, r2
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	f04f 0300 	mov.w	r3, #0
 8002342:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002346:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800234a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800234e:	b2cb      	uxtb	r3, r1
 8002350:	2200      	movs	r2, #0
 8002352:	4698      	mov	r8, r3
 8002354:	4691      	mov	r9, r2
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	f04f 0300 	mov.w	r3, #0
 800235e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800236a:	460b      	mov	r3, r1
 800236c:	3307      	adds	r3, #7
 800236e:	08db      	lsrs	r3, r3, #3
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	ebad 0d03 	sub.w	sp, sp, r3
 8002376:	466b      	mov	r3, sp
 8002378:	3300      	adds	r3, #0
 800237a:	623b      	str	r3, [r7, #32]

	for(uint8_t i=0; i< calibration_count; i++){
 800237c:	2300      	movs	r3, #0
 800237e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8002382:	e017      	b.n	80023b4 <save_calibrations+0xd8>
		get_calibration(cal[i], &data_buffer[i*size_offset], size_offset);
 8002384:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	4413      	add	r3, r2
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002394:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002398:	fb02 f303 	mul.w	r3, r2, r3
 800239c:	6a3a      	ldr	r2, [r7, #32]
 800239e:	4413      	add	r3, r2
 80023a0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80023a4:	4619      	mov	r1, r3
 80023a6:	f7fe fb2b 	bl	8000a00 <get_calibration>
	for(uint8_t i=0; i< calibration_count; i++){
 80023aa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80023ae:	3301      	adds	r3, #1
 80023b0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80023b4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80023b8:	7cfb      	ldrb	r3, [r7, #19]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d3e2      	bcc.n	8002384 <save_calibrations+0xa8>
	}

	w25q16_sector_erase_4k(&flash_handle, FLASH_CALIBRATION_ADDRESS);
 80023be:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80023c2:	4821      	ldr	r0, [pc, #132]	@ (8002448 <save_calibrations+0x16c>)
 80023c4:	f001 f94a 	bl	800365c <w25q16_sector_erase_4k>
	uint8_t busy_flag = w25q16_read_SR1(&flash_handle)&0x01;
 80023c8:	481f      	ldr	r0, [pc, #124]	@ (8002448 <save_calibrations+0x16c>)
 80023ca:	f001 f96f 	bl	80036ac <w25q16_read_SR1>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	uint64_t timer = HAL_GetTick();
 80023d8:	f001 fa1e 	bl	8003818 <HAL_GetTick>
 80023dc:	4603      	mov	r3, r0
 80023de:	2200      	movs	r2, #0
 80023e0:	603b      	str	r3, [r7, #0]
 80023e2:	607a      	str	r2, [r7, #4]
 80023e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	while(busy_flag && HAL_GetTick()-timer<200)	{
 80023ec:	e007      	b.n	80023fe <save_calibrations+0x122>
		busy_flag = w25q16_read_SR1(&flash_handle)&0x01;
 80023ee:	4816      	ldr	r0, [pc, #88]	@ (8002448 <save_calibrations+0x16c>)
 80023f0:	f001 f95c 	bl	80036ac <w25q16_read_SR1>
 80023f4:	4603      	mov	r3, r0
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	while(busy_flag && HAL_GetTick()-timer<200)	{
 80023fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002402:	2b00      	cmp	r3, #0
 8002404:	d012      	beq.n	800242c <save_calibrations+0x150>
 8002406:	f001 fa07 	bl	8003818 <HAL_GetTick>
 800240a:	4603      	mov	r3, r0
 800240c:	2200      	movs	r2, #0
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	60fa      	str	r2, [r7, #12]
 8002412:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002416:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800241a:	4641      	mov	r1, r8
 800241c:	1a8c      	subs	r4, r1, r2
 800241e:	4649      	mov	r1, r9
 8002420:	eb61 0503 	sbc.w	r5, r1, r3
 8002424:	2cc8      	cmp	r4, #200	@ 0xc8
 8002426:	f175 0300 	sbcs.w	r3, r5, #0
 800242a:	d3e0      	bcc.n	80023ee <save_calibrations+0x112>
	}
	w25q16_write(&flash_handle, FLASH_CALIBRATION_ADDRESS, data_buffer, buffer_size);
 800242c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002430:	6a3a      	ldr	r2, [r7, #32]
 8002432:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8002436:	4804      	ldr	r0, [pc, #16]	@ (8002448 <save_calibrations+0x16c>)
 8002438:	f001 f8c4 	bl	80035c4 <w25q16_write>
 800243c:	46b5      	mov	sp, r6
}
 800243e:	bf00      	nop
 8002440:	3734      	adds	r7, #52	@ 0x34
 8002442:	46bd      	mov	sp, r7
 8002444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002448:	20000000 	.word	0x20000000

0800244c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)	{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	80fb      	strh	r3, [r7, #6]
	IRQ_Calibrate_Flag = true;
 8002456:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <HAL_GPIO_EXTI_Callback+0x1c>)
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	20000408 	.word	0x20000408

0800246c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002470:	b672      	cpsid	i
}
 8002472:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <Error_Handler+0x8>

08002478 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800247c:	4b17      	ldr	r3, [pc, #92]	@ (80024dc <MX_SPI1_Init+0x64>)
 800247e:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <MX_SPI1_Init+0x68>)
 8002480:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002482:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <MX_SPI1_Init+0x64>)
 8002484:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002488:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800248a:	4b14      	ldr	r3, [pc, #80]	@ (80024dc <MX_SPI1_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002490:	4b12      	ldr	r3, [pc, #72]	@ (80024dc <MX_SPI1_Init+0x64>)
 8002492:	2200      	movs	r2, #0
 8002494:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002496:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <MX_SPI1_Init+0x64>)
 8002498:	2200      	movs	r2, #0
 800249a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <MX_SPI1_Init+0x64>)
 800249e:	2200      	movs	r2, #0
 80024a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024a2:	4b0e      	ldr	r3, [pc, #56]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80024aa:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024ac:	2208      	movs	r2, #8
 80024ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024b0:	4b0a      	ldr	r3, [pc, #40]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024b6:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024be:	2200      	movs	r2, #0
 80024c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80024c2:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024c4:	220a      	movs	r2, #10
 80024c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024c8:	4804      	ldr	r0, [pc, #16]	@ (80024dc <MX_SPI1_Init+0x64>)
 80024ca:	f004 fd39 	bl	8006f40 <HAL_SPI_Init>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80024d4:	f7ff ffca 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000494 	.word	0x20000494
 80024e0:	40013000 	.word	0x40013000

080024e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	@ 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 0314 	add.w	r3, r7, #20
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a1d      	ldr	r2, [pc, #116]	@ (8002578 <HAL_SPI_MspInit+0x94>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d133      	bne.n	800256e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	4b1c      	ldr	r3, [pc, #112]	@ (800257c <HAL_SPI_MspInit+0x98>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	4a1b      	ldr	r2, [pc, #108]	@ (800257c <HAL_SPI_MspInit+0x98>)
 8002510:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002514:	6453      	str	r3, [r2, #68]	@ 0x44
 8002516:	4b19      	ldr	r3, [pc, #100]	@ (800257c <HAL_SPI_MspInit+0x98>)
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b15      	ldr	r3, [pc, #84]	@ (800257c <HAL_SPI_MspInit+0x98>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a14      	ldr	r2, [pc, #80]	@ (800257c <HAL_SPI_MspInit+0x98>)
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b12      	ldr	r3, [pc, #72]	@ (800257c <HAL_SPI_MspInit+0x98>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800253e:	2338      	movs	r3, #56	@ 0x38
 8002540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800254a:	2303      	movs	r3, #3
 800254c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800254e:	2305      	movs	r3, #5
 8002550:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002552:	f107 0314 	add.w	r3, r7, #20
 8002556:	4619      	mov	r1, r3
 8002558:	4809      	ldr	r0, [pc, #36]	@ (8002580 <HAL_SPI_MspInit+0x9c>)
 800255a:	f002 fc1f 	bl	8004d9c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800255e:	2200      	movs	r2, #0
 8002560:	2100      	movs	r1, #0
 8002562:	2023      	movs	r0, #35	@ 0x23
 8002564:	f001 ff93 	bl	800448e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002568:	2023      	movs	r0, #35	@ 0x23
 800256a:	f001 ffac 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800256e:	bf00      	nop
 8002570:	3728      	adds	r7, #40	@ 0x28
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40013000 	.word	0x40013000
 800257c:	40023800 	.word	0x40023800
 8002580:	40020400 	.word	0x40020400

08002584 <stepper_enable>:
 */


#include "stepper.h"

void stepper_enable(stepper_handle_t* motor)	{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_SET);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6818      	ldr	r0, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	b29b      	uxth	r3, r3
 8002596:	2201      	movs	r2, #1
 8002598:	4619      	mov	r1, r3
 800259a:	f002 fdb3 	bl	8005104 <HAL_GPIO_WritePin>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <stepper_disable>:

void stepper_disable(stepper_handle_t* motor)	{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b082      	sub	sp, #8
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_RESET);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	2200      	movs	r2, #0
 80025ba:	4619      	mov	r1, r3
 80025bc:	f002 fda2 	bl	8005104 <HAL_GPIO_WritePin>
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	607b      	str	r3, [r7, #4]
 80025d2:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <HAL_MspInit+0x4c>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002614 <HAL_MspInit+0x4c>)
 80025d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025de:	4b0d      	ldr	r3, [pc, #52]	@ (8002614 <HAL_MspInit+0x4c>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e6:	607b      	str	r3, [r7, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	603b      	str	r3, [r7, #0]
 80025ee:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <HAL_MspInit+0x4c>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	4a08      	ldr	r2, [pc, #32]	@ (8002614 <HAL_MspInit+0x4c>)
 80025f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025fa:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <HAL_MspInit+0x4c>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40023800 	.word	0x40023800

08002618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <NMI_Handler+0x4>

08002620 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <HardFault_Handler+0x4>

08002628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <MemManage_Handler+0x4>

08002630 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <BusFault_Handler+0x4>

08002638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <UsageFault_Handler+0x4>

08002640 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800266e:	f001 f8bf 	bl	80037f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}

08002676 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_CAL_Pin);
 800267a:	2008      	movs	r0, #8
 800267c:	f002 fd76 	bl	800516c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002680:	bf00      	nop
 8002682:	bd80      	pop	{r7, pc}

08002684 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002688:	4802      	ldr	r0, [pc, #8]	@ (8002694 <DMA1_Stream1_IRQHandler+0x10>)
 800268a:	f002 f91d 	bl	80048c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	2000073c 	.word	0x2000073c

08002698 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800269c:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <DMA1_Stream2_IRQHandler+0x10>)
 800269e:	f002 f913 	bl	80048c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	2000067c 	.word	0x2000067c

080026ac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <DMA1_Stream3_IRQHandler+0x10>)
 80026b2:	f002 f909 	bl	80048c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	2000079c 	.word	0x2000079c

080026c0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <DMA1_Stream4_IRQHandler+0x10>)
 80026c6:	f002 f8ff 	bl	80048c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200006dc 	.word	0x200006dc

080026d4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <ADC_IRQHandler+0x10>)
 80026da:	f001 f910 	bl	80038fe <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000350 	.word	0x20000350

080026e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026ec:	4802      	ldr	r0, [pc, #8]	@ (80026f8 <SPI1_IRQHandler+0x10>)
 80026ee:	f005 f8b7 	bl	8007860 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000494 	.word	0x20000494

080026fc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002700:	4802      	ldr	r0, [pc, #8]	@ (800270c <USART3_IRQHandler+0x10>)
 8002702:	f006 fc55 	bl	8008fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000634 	.word	0x20000634

08002710 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002714:	4802      	ldr	r0, [pc, #8]	@ (8002720 <UART4_IRQHandler+0x10>)
 8002716:	f006 fc4b 	bl	8008fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	200005ec 	.word	0x200005ec

08002724 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002728:	4802      	ldr	r0, [pc, #8]	@ (8002734 <DMA2_Stream0_IRQHandler+0x10>)
 800272a:	f002 f8cd 	bl	80048c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000398 	.word	0x20000398

08002738 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800273c:	4802      	ldr	r0, [pc, #8]	@ (8002748 <OTG_FS_IRQHandler+0x10>)
 800273e:	f002 fe71 	bl	8005424 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200007fc 	.word	0x200007fc

0800274c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002754:	4a14      	ldr	r2, [pc, #80]	@ (80027a8 <_sbrk+0x5c>)
 8002756:	4b15      	ldr	r3, [pc, #84]	@ (80027ac <_sbrk+0x60>)
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002760:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <_sbrk+0x64>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002768:	4b11      	ldr	r3, [pc, #68]	@ (80027b0 <_sbrk+0x64>)
 800276a:	4a12      	ldr	r2, [pc, #72]	@ (80027b4 <_sbrk+0x68>)
 800276c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <_sbrk+0x64>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	429a      	cmp	r2, r3
 800277a:	d207      	bcs.n	800278c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800277c:	f00b ff12 	bl	800e5a4 <__errno>
 8002780:	4603      	mov	r3, r0
 8002782:	220c      	movs	r2, #12
 8002784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002786:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800278a:	e009      	b.n	80027a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800278c:	4b08      	ldr	r3, [pc, #32]	@ (80027b0 <_sbrk+0x64>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002792:	4b07      	ldr	r3, [pc, #28]	@ (80027b0 <_sbrk+0x64>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4413      	add	r3, r2
 800279a:	4a05      	ldr	r2, [pc, #20]	@ (80027b0 <_sbrk+0x64>)
 800279c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800279e:	68fb      	ldr	r3, [r7, #12]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20020000 	.word	0x20020000
 80027ac:	00000400 	.word	0x00000400
 80027b0:	200004ec 	.word	0x200004ec
 80027b4:	20001460 	.word	0x20001460

080027b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <SystemInit+0x20>)
 80027be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c2:	4a05      	ldr	r2, [pc, #20]	@ (80027d8 <SystemInit+0x20>)
 80027c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e2:	f107 0308 	add.w	r3, r7, #8
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f0:	463b      	mov	r3, r7
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <MX_TIM3_Init+0x94>)
 80027fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002874 <MX_TIM3_Init+0x98>)
 80027fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80027fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002870 <MX_TIM3_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002804:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <MX_TIM3_Init+0x94>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800280a:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <MX_TIM3_Init+0x94>)
 800280c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002810:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002812:	4b17      	ldr	r3, [pc, #92]	@ (8002870 <MX_TIM3_Init+0x94>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002818:	4b15      	ldr	r3, [pc, #84]	@ (8002870 <MX_TIM3_Init+0x94>)
 800281a:	2200      	movs	r2, #0
 800281c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800281e:	4814      	ldr	r0, [pc, #80]	@ (8002870 <MX_TIM3_Init+0x94>)
 8002820:	f005 fa7e 	bl	8007d20 <HAL_TIM_Base_Init>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800282a:	f7ff fe1f 	bl	800246c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002832:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002834:	f107 0308 	add.w	r3, r7, #8
 8002838:	4619      	mov	r1, r3
 800283a:	480d      	ldr	r0, [pc, #52]	@ (8002870 <MX_TIM3_Init+0x94>)
 800283c:	f005 fd66 	bl	800830c <HAL_TIM_ConfigClockSource>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002846:	f7ff fe11 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284e:	2300      	movs	r3, #0
 8002850:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002852:	463b      	mov	r3, r7
 8002854:	4619      	mov	r1, r3
 8002856:	4806      	ldr	r0, [pc, #24]	@ (8002870 <MX_TIM3_Init+0x94>)
 8002858:	f006 fa08 	bl	8008c6c <HAL_TIMEx_MasterConfigSynchronization>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002862:	f7ff fe03 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	200004f0 	.word	0x200004f0
 8002874:	40000400 	.word	0x40000400

08002878 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b092      	sub	sp, #72	@ 0x48
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800288c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	609a      	str	r2, [r3, #8]
 8002898:	60da      	str	r2, [r3, #12]
 800289a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028a6:	463b      	mov	r3, r7
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
 80028b4:	615a      	str	r2, [r3, #20]
 80028b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028b8:	4b33      	ldr	r3, [pc, #204]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028ba:	4a34      	ldr	r2, [pc, #208]	@ (800298c <MX_TIM4_Init+0x114>)
 80028bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 80028be:	4b32      	ldr	r3, [pc, #200]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028c0:	2253      	movs	r2, #83	@ 0x53
 80028c2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c4:	4b30      	ldr	r3, [pc, #192]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50-1;
 80028ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028cc:	2231      	movs	r2, #49	@ 0x31
 80028ce:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028d8:	2200      	movs	r2, #0
 80028da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80028dc:	482a      	ldr	r0, [pc, #168]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028de:	f005 fa1f 	bl	8007d20 <HAL_TIM_Base_Init>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80028e8:	f7ff fdc0 	bl	800246c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80028f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80028f6:	4619      	mov	r1, r3
 80028f8:	4823      	ldr	r0, [pc, #140]	@ (8002988 <MX_TIM4_Init+0x110>)
 80028fa:	f005 fd07 	bl	800830c <HAL_TIM_ConfigClockSource>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002904:	f7ff fdb2 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002908:	481f      	ldr	r0, [pc, #124]	@ (8002988 <MX_TIM4_Init+0x110>)
 800290a:	f005 fac1 	bl	8007e90 <HAL_TIM_PWM_Init>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8002914:	f7ff fdaa 	bl	800246c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002918:	2305      	movs	r3, #5
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800291c:	2330      	movs	r3, #48	@ 0x30
 800291e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002924:	4619      	mov	r1, r3
 8002926:	4818      	ldr	r0, [pc, #96]	@ (8002988 <MX_TIM4_Init+0x110>)
 8002928:	f005 fdb7 	bl	800849a <HAL_TIM_SlaveConfigSynchro>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_TIM4_Init+0xbe>
  {
    Error_Handler();
 8002932:	f7ff fd9b 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002936:	2320      	movs	r3, #32
 8002938:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293a:	2300      	movs	r3, #0
 800293c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800293e:	f107 031c 	add.w	r3, r7, #28
 8002942:	4619      	mov	r1, r3
 8002944:	4810      	ldr	r0, [pc, #64]	@ (8002988 <MX_TIM4_Init+0x110>)
 8002946:	f006 f991 	bl	8008c6c <HAL_TIMEx_MasterConfigSynchronization>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8002950:	f7ff fd8c 	bl	800246c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002954:	2360      	movs	r3, #96	@ 0x60
 8002956:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 25;
 8002958:	2319      	movs	r3, #25
 800295a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800295c:	2302      	movs	r3, #2
 800295e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002964:	463b      	mov	r3, r7
 8002966:	2200      	movs	r2, #0
 8002968:	4619      	mov	r1, r3
 800296a:	4807      	ldr	r0, [pc, #28]	@ (8002988 <MX_TIM4_Init+0x110>)
 800296c:	f005 fc0c 	bl	8008188 <HAL_TIM_PWM_ConfigChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8002976:	f7ff fd79 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800297a:	4803      	ldr	r0, [pc, #12]	@ (8002988 <MX_TIM4_Init+0x110>)
 800297c:	f000 f908 	bl	8002b90 <HAL_TIM_MspPostInit>

}
 8002980:	bf00      	nop
 8002982:	3748      	adds	r7, #72	@ 0x48
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000538 	.word	0x20000538
 800298c:	40000800 	.word	0x40000800

08002990 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002996:	f107 030c 	add.w	r3, r7, #12
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	60da      	str	r2, [r3, #12]
 80029a4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a6:	1d3b      	adds	r3, r7, #4
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80029ae:	4b23      	ldr	r3, [pc, #140]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029b0:	4a23      	ldr	r2, [pc, #140]	@ (8002a40 <MX_TIM8_Init+0xb0>)
 80029b2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80029b4:	4b21      	ldr	r3, [pc, #132]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80029ba:	4b20      	ldr	r3, [pc, #128]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029bc:	2210      	movs	r2, #16
 80029be:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2-1;
 80029c0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80029cc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029d2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80029d8:	4818      	ldr	r0, [pc, #96]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029da:	f005 f9a1 	bl	8007d20 <HAL_TIM_Base_Init>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80029e4:	f7ff fd42 	bl	800246c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 80029e8:	2108      	movs	r1, #8
 80029ea:	4814      	ldr	r0, [pc, #80]	@ (8002a3c <MX_TIM8_Init+0xac>)
 80029ec:	f005 fb72 	bl	80080d4 <HAL_TIM_OnePulse_Init>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 80029f6:	f7ff fd39 	bl	800246c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80029fa:	2307      	movs	r3, #7
 80029fc:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80029fe:	2320      	movs	r3, #32
 8002a00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002a02:	f107 030c 	add.w	r3, r7, #12
 8002a06:	4619      	mov	r1, r3
 8002a08:	480c      	ldr	r0, [pc, #48]	@ (8002a3c <MX_TIM8_Init+0xac>)
 8002a0a:	f005 fd46 	bl	800849a <HAL_TIM_SlaveConfigSynchro>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8002a14:	f7ff fd2a 	bl	800246c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002a18:	2310      	movs	r3, #16
 8002a1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002a20:	1d3b      	adds	r3, r7, #4
 8002a22:	4619      	mov	r1, r3
 8002a24:	4805      	ldr	r0, [pc, #20]	@ (8002a3c <MX_TIM8_Init+0xac>)
 8002a26:	f006 f921 	bl	8008c6c <HAL_TIMEx_MasterConfigSynchronization>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002a30:	f7ff fd1c 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002a34:	bf00      	nop
 8002a36:	3720      	adds	r7, #32
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000580 	.word	0x20000580
 8002a40:	40010400 	.word	0x40010400

08002a44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08c      	sub	sp, #48	@ 0x30
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 031c 	add.w	r3, r7, #28
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a45      	ldr	r2, [pc, #276]	@ (8002b78 <HAL_TIM_Base_MspInit+0x134>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d10e      	bne.n	8002a84 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	61bb      	str	r3, [r7, #24]
 8002a6a:	4b44      	ldr	r3, [pc, #272]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	4a43      	ldr	r2, [pc, #268]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002a70:	f043 0302 	orr.w	r3, r3, #2
 8002a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a76:	4b41      	ldr	r3, [pc, #260]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002a82:	e075      	b.n	8002b70 <HAL_TIM_Base_MspInit+0x12c>
  else if(tim_baseHandle->Instance==TIM4)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a3d      	ldr	r2, [pc, #244]	@ (8002b80 <HAL_TIM_Base_MspInit+0x13c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d12d      	bne.n	8002aea <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	4b3a      	ldr	r3, [pc, #232]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	4a39      	ldr	r2, [pc, #228]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002a98:	f043 0304 	orr.w	r3, r3, #4
 8002a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a9e:	4b37      	ldr	r3, [pc, #220]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa2:	f003 0304 	and.w	r3, r3, #4
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b33      	ldr	r3, [pc, #204]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	4a32      	ldr	r2, [pc, #200]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aba:	4b30      	ldr	r3, [pc, #192]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ROLL_STEP_PUL_Pin;
 8002ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002acc:	2302      	movs	r3, #2
 8002ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ad8:	2302      	movs	r3, #2
 8002ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ROLL_STEP_PUL_GPIO_Port, &GPIO_InitStruct);
 8002adc:	f107 031c 	add.w	r3, r7, #28
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4828      	ldr	r0, [pc, #160]	@ (8002b84 <HAL_TIM_Base_MspInit+0x140>)
 8002ae4:	f002 f95a 	bl	8004d9c <HAL_GPIO_Init>
}
 8002ae8:	e042      	b.n	8002b70 <HAL_TIM_Base_MspInit+0x12c>
  else if(tim_baseHandle->Instance==TIM8)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a26      	ldr	r2, [pc, #152]	@ (8002b88 <HAL_TIM_Base_MspInit+0x144>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d13d      	bne.n	8002b70 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afc:	4a1f      	ldr	r2, [pc, #124]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002afe:	f043 0302 	orr.w	r3, r3, #2
 8002b02:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b04:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b10:	2300      	movs	r3, #0
 8002b12:	60bb      	str	r3, [r7, #8]
 8002b14:	4b19      	ldr	r3, [pc, #100]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b18:	4a18      	ldr	r2, [pc, #96]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002b1a:	f043 0304 	orr.w	r3, r3, #4
 8002b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b20:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <HAL_TIM_Base_MspInit+0x138>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	60bb      	str	r3, [r7, #8]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b42:	f107 031c 	add.w	r3, r7, #28
 8002b46:	4619      	mov	r1, r3
 8002b48:	4810      	ldr	r0, [pc, #64]	@ (8002b8c <HAL_TIM_Base_MspInit+0x148>)
 8002b4a:	f002 f927 	bl	8004d9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b54:	2302      	movs	r3, #2
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002b60:	2303      	movs	r3, #3
 8002b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b64:	f107 031c 	add.w	r3, r7, #28
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4808      	ldr	r0, [pc, #32]	@ (8002b8c <HAL_TIM_Base_MspInit+0x148>)
 8002b6c:	f002 f916 	bl	8004d9c <HAL_GPIO_Init>
}
 8002b70:	bf00      	nop
 8002b72:	3730      	adds	r7, #48	@ 0x30
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40000400 	.word	0x40000400
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40000800 	.word	0x40000800
 8002b84:	40020400 	.word	0x40020400
 8002b88:	40010400 	.word	0x40010400
 8002b8c:	40020800 	.word	0x40020800

08002b90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b088      	sub	sp, #32
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b98:	f107 030c 	add.w	r3, r7, #12
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	605a      	str	r2, [r3, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	60da      	str	r2, [r3, #12]
 8002ba6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a12      	ldr	r2, [pc, #72]	@ (8002bf8 <HAL_TIM_MspPostInit+0x68>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d11d      	bne.n	8002bee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <HAL_TIM_MspPostInit+0x6c>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	4a10      	ldr	r2, [pc, #64]	@ (8002bfc <HAL_TIM_MspPostInit+0x6c>)
 8002bbc:	f043 0302 	orr.w	r3, r3, #2
 8002bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bfc <HAL_TIM_MspPostInit+0x6c>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = PITCH_STEP_PUL_Pin;
 8002bce:	2340      	movs	r3, #64	@ 0x40
 8002bd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bde:	2302      	movs	r3, #2
 8002be0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PITCH_STEP_PUL_GPIO_Port, &GPIO_InitStruct);
 8002be2:	f107 030c 	add.w	r3, r7, #12
 8002be6:	4619      	mov	r1, r3
 8002be8:	4805      	ldr	r0, [pc, #20]	@ (8002c00 <HAL_TIM_MspPostInit+0x70>)
 8002bea:	f002 f8d7 	bl	8004d9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002bee:	bf00      	nop
 8002bf0:	3720      	adds	r7, #32
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40000800 	.word	0x40000800
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40020400 	.word	0x40020400

08002c04 <uart_init>:
/*
static void uart_dma_tx_callback(uart_handle_t* uart);
static void uart_dma_rx_callback(uart_handle_t* uart, uint16_t* new_index);
*/

uart_status_t uart_init(uart_handle_t* uart, UART_HandleTypeDef* h_uart){
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]

	uart->instance_id = uart_register_instance(uart);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f862 	bl	8002cd8 <uart_register_instance>
 8002c14:	4603      	mov	r3, r0
 8002c16:	461a      	mov	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	711a      	strb	r2, [r3, #4]
	if(h_uart == NULL || uart->instance_id == NULL_UART_INST)	{
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <uart_init+0x26>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	791b      	ldrb	r3, [r3, #4]
 8002c26:	2bff      	cmp	r3, #255	@ 0xff
 8002c28:	d105      	bne.n	8002c36 <uart_init+0x32>
		uart->status = UART_INIT_FAIL;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	715a      	strb	r2, [r3, #5]
		return uart->status;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	795b      	ldrb	r3, [r3, #5]
 8002c34:	e04c      	b.n	8002cd0 <uart_init+0xcc>
	}

	uart->huart = h_uart;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	601a      	str	r2, [r3, #0]
	uart->unread_bytes = 0;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
	uart->tx_busy = 0;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	719a      	strb	r2, [r3, #6]
	uart->tx_remaining = 0;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
	uart->tx_size = 0;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
	memset(uart->rx_buffer, 0, UART_BUFFER_SIZE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3310      	adds	r3, #16
 8002c5a:	2280      	movs	r2, #128	@ 0x80
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f00b fc98 	bl	800e594 <memset>
	memset(uart->tx_buffer, 0, UART_BUFFER_SIZE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3390      	adds	r3, #144	@ 0x90
 8002c68:	2280      	movs	r2, #128	@ 0x80
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f00b fc91 	bl	800e594 <memset>
	fifo_init(&uart->rx_fifo, uart->rx_buffer, UART_BUFFER_SIZE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3310      	adds	r3, #16
 8002c7c:	2280      	movs	r2, #128	@ 0x80
 8002c7e:	4619      	mov	r1, r3
 8002c80:	f7fe f9e2 	bl	8001048 <fifo_init>
	fifo_init(&uart->tx_fifo, uart->tx_buffer, UART_BUFFER_SIZE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3390      	adds	r3, #144	@ 0x90
 8002c8e:	2280      	movs	r2, #128	@ 0x80
 8002c90:	4619      	mov	r1, r3
 8002c92:	f7fe f9d9 	bl	8001048 <fifo_init>
	memset(uart->dma_buffer, 0, DMA_BUF_SIZE);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f203 1339 	addw	r3, r3, #313	@ 0x139
 8002c9c:	2280      	movs	r2, #128	@ 0x80
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f00b fc77 	bl	800e594 <memset>
	uart->dma_index = 0;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    uart->rxlock = false;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
	HAL_UARTEx_ReceiveToIdle_DMA(h_uart, uart->dma_buffer, DMA_BUF_SIZE);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f203 1339 	addw	r3, r3, #313	@ 0x139
 8002cbc:	2280      	movs	r2, #128	@ 0x80
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	6838      	ldr	r0, [r7, #0]
 8002cc2:	f006 f91b 	bl	8008efc <HAL_UARTEx_ReceiveToIdle_DMA>
	uart->status = UART_OK;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	715a      	strb	r2, [r3, #5]
	return uart->status;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	795b      	ldrb	r3, [r3, #5]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <uart_register_instance>:

uint8_t uart_register_instance(uart_handle_t* uart)	{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

	for(uint8_t i =0; i < MAX_UART_COUNT; i++){
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	73fb      	strb	r3, [r7, #15]
 8002ce4:	e020      	b.n	8002d28 <uart_register_instance+0x50>
		if(!(uart_instance_id & (1<<i)))	{
 8002ce6:	4b15      	ldr	r3, [pc, #84]	@ (8002d3c <uart_register_instance+0x64>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
 8002cee:	fa42 f303 	asr.w	r3, r2, r3
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d113      	bne.n	8002d22 <uart_register_instance+0x4a>
				uart_instance_id |= (1<<i);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	b25a      	sxtb	r2, r3
 8002d04:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <uart_register_instance+0x64>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	b25b      	sxtb	r3, r3
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	b25b      	sxtb	r3, r3
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	4b0a      	ldr	r3, [pc, #40]	@ (8002d3c <uart_register_instance+0x64>)
 8002d12:	701a      	strb	r2, [r3, #0]
				uart_instances[i] = uart;
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	490a      	ldr	r1, [pc, #40]	@ (8002d40 <uart_register_instance+0x68>)
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				return i;
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	e006      	b.n	8002d30 <uart_register_instance+0x58>
	for(uint8_t i =0; i < MAX_UART_COUNT; i++){
 8002d22:	7bfb      	ldrb	r3, [r7, #15]
 8002d24:	3301      	adds	r3, #1
 8002d26:	73fb      	strb	r3, [r7, #15]
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	2b07      	cmp	r3, #7
 8002d2c:	d9db      	bls.n	8002ce6 <uart_register_instance+0xe>
			}
	}
	return NULL_UART_INST;
 8002d2e:	23ff      	movs	r3, #255	@ 0xff
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	200005e8 	.word	0x200005e8
 8002d40:	200005c8 	.word	0x200005c8

08002d44 <uart_update>:

void uart_unregister_instance(uart_handle_t* uart){
	uart_instance_id = uart_instance_id & ~(1<<uart->instance_id);
}

uart_status_t uart_update(uart_handle_t* uart){
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]

	uart->unread_bytes = fifo_bytes_available(&uart->rx_fifo);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe f994 	bl	8001080 <fifo_bytes_available>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
	if(uart->unread_bytes > UART_BUFFER_SIZE)	{
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8002d66:	2b80      	cmp	r3, #128	@ 0x80
 8002d68:	d902      	bls.n	8002d70 <uart_update+0x2c>
		uart->status = UART_RX_FULL;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2205      	movs	r2, #5
 8002d6e:	715a      	strb	r2, [r3, #5]
	}
	if(uart->tx_remaining > 0 && uart->tx_busy != true){
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b00      	cmp	r3, #0
		}
		uart->unread_bytes += ret;
	}

*/
	return uart->status;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	795b      	ldrb	r3, [r3, #5]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <uart_write_packet>:
		uart->tx_waiting = true;
	}
	return ret;
}

uint32_t uart_write_packet(uart_handle_t* uart, com_packet_t* packet)	{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b084      	sub	sp, #16
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	6039      	str	r1, [r7, #0]
	uint32_t ret = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
	memset(uart->tx_buffer, 0, packet->packet_size.value);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	f00b fbf9 	bl	800e594 <memset>
	uart->tx_buffer[0]	= packet->version;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	781a      	ldrb	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
	uart->tx_buffer[1]	= packet->packet_type;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	785a      	ldrb	r2, [r3, #1]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
	uart->tx_buffer[2]	= packet->payload_length;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	789a      	ldrb	r2, [r3, #2]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
	uart->tx_buffer[3]	= packet->padding;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	78da      	ldrb	r2, [r3, #3]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	memcpy(&uart->tx_buffer[4], packet->packet_size.bytes, sizeof(uint32_t));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	3394      	adds	r3, #148	@ 0x94
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	3204      	adds	r2, #4
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	601a      	str	r2, [r3, #0]
	memcpy(&uart->tx_buffer[8], packet->crc32.bytes, sizeof(uint32_t));
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	3398      	adds	r3, #152	@ 0x98
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	3208      	adds	r2, #8
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	601a      	str	r2, [r3, #0]
	//u32_to_u8(packet->packet_size.value, &temp[4]);
	//u32_to_u8(packet->crc32.value, &temp[8]);
	memcpy(&uart->tx_buffer[12],packet->payload,packet->payload_length);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f103 009c 	add.w	r0, r3, #156	@ 0x9c
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	f103 010c 	add.w	r1, r3, #12
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	789b      	ldrb	r3, [r3, #2]
 8002df2:	461a      	mov	r2, r3
 8002df4:	f00b fc02 	bl	800e5fc <memcpy>
	if(!(uart->tx_busy)){
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	799b      	ldrb	r3, [r3, #6]
 8002dfc:	f083 0301 	eor.w	r3, r3, #1
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00d      	beq.n	8002e22 <uart_write_packet+0xa0>
		uart->tx_busy = 1;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	719a      	strb	r2, [r3, #6]
		//ret = fifo_write(&uart->tx_fifo, uart->tx_buffer, packet->packet_size.value);
		HAL_UART_Transmit_DMA(uart->huart, uart->tx_buffer, packet->packet_size.value);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6818      	ldr	r0, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f103 0190 	add.w	r1, r3, #144	@ 0x90
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	f005 fff1 	bl	8008e04 <HAL_UART_Transmit_DMA>
	}
	return ret;
 8002e22:	68fb      	ldr	r3, [r7, #12]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <get_uart_handle>:

uart_handle_t* get_uart_handle(UART_HandleTypeDef* huart)	{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0; i < MAX_UART_COUNT; i++)	{
 8002e34:	2300      	movs	r3, #0
 8002e36:	73fb      	strb	r3, [r7, #15]
 8002e38:	e00f      	b.n	8002e5a <get_uart_handle+0x2e>
		if(huart==uart_instances[i]->huart){
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002e70 <get_uart_handle+0x44>)
 8002e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d104      	bne.n	8002e54 <get_uart_handle+0x28>
			return uart_instances[i];
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	4a08      	ldr	r2, [pc, #32]	@ (8002e70 <get_uart_handle+0x44>)
 8002e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e52:	e006      	b.n	8002e62 <get_uart_handle+0x36>
	for(uint8_t i=0; i < MAX_UART_COUNT; i++)	{
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
 8002e56:	3301      	adds	r3, #1
 8002e58:	73fb      	strb	r3, [r7, #15]
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	2b07      	cmp	r3, #7
 8002e5e:	d9ec      	bls.n	8002e3a <get_uart_handle+0xe>
		}
	}
	return (uart_handle_t*)NULL_UART_INST;
 8002e60:	23ff      	movs	r3, #255	@ 0xff
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	200005c8 	.word	0x200005c8

08002e74 <HAL_UARTEx_RxEventCallback>:
		HAL_UARTEx_ReceiveToIdle_DMA(uart->huart, uart->dma_buffer, DMA_BUF_SIZE);
	}
}
*/

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)	{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	807b      	strh	r3, [r7, #2]

	switch(huart->RxEventType)	{
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d002      	beq.n	8002e8e <HAL_UARTEx_RxEventCallback+0x1a>
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d138      	bne.n	8002efe <HAL_UARTEx_RxEventCallback+0x8a>
		case HAL_UART_RXEVENT_HT:	{
			// Do nothing
			break;
 8002e8c:	e0af      	b.n	8002fee <HAL_UARTEx_RxEventCallback+0x17a>
		}
		case HAL_UART_RXEVENT_TC:	{
            uart_handle_t* uart = get_uart_handle(huart);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7ff ffcc 	bl	8002e2c <get_uart_handle>
 8002e94:	6138      	str	r0, [r7, #16]
            if(uart != NULL)	{
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 80a7 	beq.w	8002fec <HAL_UARTEx_RxEventCallback+0x178>
                if(!uart->rxlock&&uart->dma_index!=DMA_BUF_SIZE)   {
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002ea4:	f083 0301 	eor.w	r3, r3, #1
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 809e 	beq.w	8002fec <HAL_UARTEx_RxEventCallback+0x178>
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002eb6:	2b80      	cmp	r3, #128	@ 0x80
 8002eb8:	f000 8098 	beq.w	8002fec <HAL_UARTEx_RxEventCallback+0x178>
                      uart->rxlock = true;
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                      uint32_t new_bytes = fifo_write(&uart->rx_fifo, &uart->dma_buffer[uart->dma_index], (DMA_BUF_SIZE - uart->dma_index));
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002ed0:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	1c59      	adds	r1, r3, #1
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002ee0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f7fe f8e9 	bl	80010bc <fifo_write>
 8002eea:	60f8      	str	r0, [r7, #12]
                      uart->dma_index = Size;
 8002eec:	887a      	ldrh	r2, [r7, #2]
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
                     uart->rxlock = false;
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                 }
              }
			break;
 8002efc:	e076      	b.n	8002fec <HAL_UARTEx_RxEventCallback+0x178>
		}
		default:	{
			uart_handle_t* uart = get_uart_handle(huart);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff ff94 	bl	8002e2c <get_uart_handle>
 8002f04:	60b8      	str	r0, [r7, #8]
            if(uart != NULL)	{
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d070      	beq.n	8002fee <HAL_UARTEx_RxEventCallback+0x17a>
                if(!uart->rxlock)   {
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002f12:	f083 0301 	eor.w	r3, r3, #1
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d068      	beq.n	8002fee <HAL_UARTEx_RxEventCallback+0x17a>
                    uart->rxlock = true;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                    uint32_t new_bytes = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
                    if(Size !=0)	{
 8002f28:	887b      	ldrh	r3, [r7, #2]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d059      	beq.n	8002fe2 <HAL_UARTEx_RxEventCallback+0x16e>
                        if(Size > uart->dma_index){
 8002f2e:	887a      	ldrh	r2, [r7, #2]
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d91f      	bls.n	8002f7a <HAL_UARTEx_RxEventCallback+0x106>
                            new_bytes += fifo_write(&uart->rx_fifo, &uart->dma_buffer[uart->dma_index], (Size - uart->dma_index));
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f46:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	1c59      	adds	r1, r3, #1
 8002f50:	887a      	ldrh	r2, [r7, #2]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f7fe f8ae 	bl	80010bc <fifo_write>
 8002f60:	4602      	mov	r2, r0
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	4413      	add	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
                            uart->dma_index += new_bytes;
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f8d3 21bc 	ldr.w	r2, [r3, #444]	@ 0x1bc
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	441a      	add	r2, r3
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
 8002f78:	e033      	b.n	8002fe2 <HAL_UARTEx_RxEventCallback+0x16e>
                        }
                        else if(Size <= uart->dma_index){
 8002f7a:	887a      	ldrh	r2, [r7, #2]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d82d      	bhi.n	8002fe2 <HAL_UARTEx_RxEventCallback+0x16e>
                            if(uart->dma_index < DMA_BUF_SIZE)	{
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f8e:	d816      	bhi.n	8002fbe <HAL_UARTEx_RxEventCallback+0x14a>
                            	new_bytes += fifo_write(&uart->rx_fifo, &uart->dma_buffer[uart->dma_index], (DMA_BUF_SIZE - uart->dma_index));
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002f9c:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	1c59      	adds	r1, r3, #1
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002fac:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	f7fe f883 	bl	80010bc <fifo_write>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	4413      	add	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]
                            }
                            new_bytes += fifo_write(&uart->rx_fifo, uart->dma_buffer, Size);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	f203 1339 	addw	r3, r3, #313	@ 0x139
 8002fca:	887a      	ldrh	r2, [r7, #2]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f7fe f875 	bl	80010bc <fifo_write>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]
                            uart->dma_index = Size;
 8002fda:	887a      	ldrh	r2, [r7, #2]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
                        }
                    }
                    uart->rxlock = false;
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                }
            }
		}
	}
}
 8002fea:	e000      	b.n	8002fee <HAL_UARTEx_RxEventCallback+0x17a>
			break;
 8002fec:	bf00      	nop
}
 8002fee:	bf00      	nop
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)	{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b084      	sub	sp, #16
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
	uart_handle_t* uart = get_uart_handle(huart);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff ff14 	bl	8002e2c <get_uart_handle>
 8003004:	60f8      	str	r0, [r7, #12]
	if(uart != NULL)	{
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d054      	beq.n	80030b6 <HAL_UART_TxCpltCallback+0xc0>

		if(uart->tx_waiting == false)	{
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	79db      	ldrb	r3, [r3, #7]
 8003010:	f083 0301 	eor.w	r3, r3, #1
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00f      	beq.n	800303a <HAL_UART_TxCpltCallback+0x44>
			//fifo_flush_unread(&uart->tx_fifo);
			fifo_push_read_index(&uart->tx_fifo, uart->tx_size);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f503 7292 	add.w	r2, r3, #292	@ 0x124
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	4619      	mov	r1, r3
 8003026:	4610      	mov	r0, r2
 8003028:	f7fe f8be 	bl	80011a8 <fifo_push_read_index>
			uart->tx_remaining = 0;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	609a      	str	r2, [r3, #8]
			uart->tx_busy = 0;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	719a      	strb	r2, [r3, #6]
			else	{
				uart->tx_busy = false;
			}
		}
	}
}
 8003038:	e03d      	b.n	80030b6 <HAL_UART_TxCpltCallback+0xc0>
			fifo_push_read_index(&uart->tx_fifo, uart->tx_size);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f503 7292 	add.w	r2, r3, #292	@ 0x124
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4619      	mov	r1, r3
 8003046:	4610      	mov	r0, r2
 8003048:	f7fe f8ae 	bl	80011a8 <fifo_push_read_index>
			if(uart->tx_remaining > UART_BUFFER_SIZE - uart->tx_fifo.read_index)	{
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8003056:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800305a:	429a      	cmp	r2, r3
 800305c:	d907      	bls.n	800306e <HAL_UART_TxCpltCallback+0x78>
				uart->tx_size = UART_BUFFER_SIZE - uart->tx_fifo.read_index;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8003064:	f1c3 0280 	rsb	r2, r3, #128	@ 0x80
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	60da      	str	r2, [r3, #12]
 800306c:	e006      	b.n	800307c <HAL_UART_TxCpltCallback+0x86>
				uart->tx_size = uart->tx_remaining;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	60da      	str	r2, [r3, #12]
				uart->tx_waiting = false;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	71da      	strb	r2, [r3, #7]
			uart->tx_remaining -= uart->tx_size;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	609a      	str	r2, [r3, #8]
			if(uart->tx_size>0)	{
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00e      	beq.n	80030b0 <HAL_UART_TxCpltCallback+0xba>
				HAL_UART_Transmit_DMA(uart->huart, &uart->tx_buffer[uart->tx_fifo.read_index], uart->tx_size);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6818      	ldr	r0, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 800309c:	3390      	adds	r3, #144	@ 0x90
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	18d1      	adds	r1, r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	f005 feab 	bl	8008e04 <HAL_UART_Transmit_DMA>
}
 80030ae:	e002      	b.n	80030b6 <HAL_UART_TxCpltCallback+0xc0>
				uart->tx_busy = false;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	719a      	strb	r2, [r3, #6]
}
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80030c4:	4b11      	ldr	r3, [pc, #68]	@ (800310c <MX_UART4_Init+0x4c>)
 80030c6:	4a12      	ldr	r2, [pc, #72]	@ (8003110 <MX_UART4_Init+0x50>)
 80030c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 460800;
 80030ca:	4b10      	ldr	r3, [pc, #64]	@ (800310c <MX_UART4_Init+0x4c>)
 80030cc:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80030d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80030d2:	4b0e      	ldr	r3, [pc, #56]	@ (800310c <MX_UART4_Init+0x4c>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80030d8:	4b0c      	ldr	r3, [pc, #48]	@ (800310c <MX_UART4_Init+0x4c>)
 80030da:	2200      	movs	r2, #0
 80030dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80030de:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <MX_UART4_Init+0x4c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80030e4:	4b09      	ldr	r3, [pc, #36]	@ (800310c <MX_UART4_Init+0x4c>)
 80030e6:	220c      	movs	r2, #12
 80030e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ea:	4b08      	ldr	r3, [pc, #32]	@ (800310c <MX_UART4_Init+0x4c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f0:	4b06      	ldr	r3, [pc, #24]	@ (800310c <MX_UART4_Init+0x4c>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80030f6:	4805      	ldr	r0, [pc, #20]	@ (800310c <MX_UART4_Init+0x4c>)
 80030f8:	f005 fe34 	bl	8008d64 <HAL_UART_Init>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003102:	f7ff f9b3 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	200005ec 	.word	0x200005ec
 8003110:	40004c00 	.word	0x40004c00

08003114 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003118:	4b11      	ldr	r3, [pc, #68]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 800311a:	4a12      	ldr	r2, [pc, #72]	@ (8003164 <MX_USART3_UART_Init+0x50>)
 800311c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800311e:	4b10      	ldr	r3, [pc, #64]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 8003120:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003124:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003126:	4b0e      	ldr	r3, [pc, #56]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800312c:	4b0c      	ldr	r3, [pc, #48]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 800312e:	2200      	movs	r2, #0
 8003130:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003132:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 8003134:	2200      	movs	r2, #0
 8003136:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003138:	4b09      	ldr	r3, [pc, #36]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 800313a:	220c      	movs	r2, #12
 800313c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800313e:	4b08      	ldr	r3, [pc, #32]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 8003140:	2200      	movs	r2, #0
 8003142:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003144:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 8003146:	2200      	movs	r2, #0
 8003148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800314a:	4805      	ldr	r0, [pc, #20]	@ (8003160 <MX_USART3_UART_Init+0x4c>)
 800314c:	f005 fe0a 	bl	8008d64 <HAL_UART_Init>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003156:	f7ff f989 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000634 	.word	0x20000634
 8003164:	40004800 	.word	0x40004800

08003168 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08c      	sub	sp, #48	@ 0x30
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	f107 031c 	add.w	r3, r7, #28
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a98      	ldr	r2, [pc, #608]	@ (80033e8 <HAL_UART_MspInit+0x280>)
 8003186:	4293      	cmp	r3, r2
 8003188:	f040 8092 	bne.w	80032b0 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	4b96      	ldr	r3, [pc, #600]	@ (80033ec <HAL_UART_MspInit+0x284>)
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	4a95      	ldr	r2, [pc, #596]	@ (80033ec <HAL_UART_MspInit+0x284>)
 8003196:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800319a:	6413      	str	r3, [r2, #64]	@ 0x40
 800319c:	4b93      	ldr	r3, [pc, #588]	@ (80033ec <HAL_UART_MspInit+0x284>)
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031a4:	61bb      	str	r3, [r7, #24]
 80031a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	4b8f      	ldr	r3, [pc, #572]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80031ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b0:	4a8e      	ldr	r2, [pc, #568]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b8:	4b8c      	ldr	r3, [pc, #560]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80031ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80031c4:	2303      	movs	r3, #3
 80031c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c8:	2302      	movs	r3, #2
 80031ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d0:	2303      	movs	r3, #3
 80031d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80031d4:	2308      	movs	r3, #8
 80031d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d8:	f107 031c 	add.w	r3, r7, #28
 80031dc:	4619      	mov	r1, r3
 80031de:	4884      	ldr	r0, [pc, #528]	@ (80033f0 <HAL_UART_MspInit+0x288>)
 80031e0:	f001 fddc 	bl	8004d9c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80031e4:	4b83      	ldr	r3, [pc, #524]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 80031e6:	4a84      	ldr	r2, [pc, #528]	@ (80033f8 <HAL_UART_MspInit+0x290>)
 80031e8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80031ea:	4b82      	ldr	r3, [pc, #520]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 80031ec:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031f0:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031f2:	4b80      	ldr	r3, [pc, #512]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031f8:	4b7e      	ldr	r3, [pc, #504]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031fe:	4b7d      	ldr	r3, [pc, #500]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 8003200:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003204:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003206:	4b7b      	ldr	r3, [pc, #492]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 8003208:	2200      	movs	r2, #0
 800320a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800320c:	4b79      	ldr	r3, [pc, #484]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 800320e:	2200      	movs	r2, #0
 8003210:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003212:	4b78      	ldr	r3, [pc, #480]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 8003214:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003218:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800321a:	4b76      	ldr	r3, [pc, #472]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 800321c:	2200      	movs	r2, #0
 800321e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003220:	4b74      	ldr	r3, [pc, #464]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 8003222:	2200      	movs	r2, #0
 8003224:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003226:	4873      	ldr	r0, [pc, #460]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 8003228:	f001 f9b6 	bl	8004598 <HAL_DMA_Init>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003232:	f7ff f91b 	bl	800246c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a6e      	ldr	r2, [pc, #440]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 800323a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800323c:	4a6d      	ldr	r2, [pc, #436]	@ (80033f4 <HAL_UART_MspInit+0x28c>)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8003242:	4b6e      	ldr	r3, [pc, #440]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003244:	4a6e      	ldr	r2, [pc, #440]	@ (8003400 <HAL_UART_MspInit+0x298>)
 8003246:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8003248:	4b6c      	ldr	r3, [pc, #432]	@ (80033fc <HAL_UART_MspInit+0x294>)
 800324a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800324e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003250:	4b6a      	ldr	r3, [pc, #424]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003252:	2240      	movs	r2, #64	@ 0x40
 8003254:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003256:	4b69      	ldr	r3, [pc, #420]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003258:	2200      	movs	r2, #0
 800325a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800325c:	4b67      	ldr	r3, [pc, #412]	@ (80033fc <HAL_UART_MspInit+0x294>)
 800325e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003262:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003264:	4b65      	ldr	r3, [pc, #404]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003266:	2200      	movs	r2, #0
 8003268:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800326a:	4b64      	ldr	r3, [pc, #400]	@ (80033fc <HAL_UART_MspInit+0x294>)
 800326c:	2200      	movs	r2, #0
 800326e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8003270:	4b62      	ldr	r3, [pc, #392]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003272:	2200      	movs	r2, #0
 8003274:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003276:	4b61      	ldr	r3, [pc, #388]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003278:	2200      	movs	r2, #0
 800327a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800327c:	4b5f      	ldr	r3, [pc, #380]	@ (80033fc <HAL_UART_MspInit+0x294>)
 800327e:	2200      	movs	r2, #0
 8003280:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003282:	485e      	ldr	r0, [pc, #376]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003284:	f001 f988 	bl	8004598 <HAL_DMA_Init>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800328e:	f7ff f8ed 	bl	800246c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a59      	ldr	r2, [pc, #356]	@ (80033fc <HAL_UART_MspInit+0x294>)
 8003296:	639a      	str	r2, [r3, #56]	@ 0x38
 8003298:	4a58      	ldr	r2, [pc, #352]	@ (80033fc <HAL_UART_MspInit+0x294>)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800329e:	2200      	movs	r2, #0
 80032a0:	2100      	movs	r1, #0
 80032a2:	2034      	movs	r0, #52	@ 0x34
 80032a4:	f001 f8f3 	bl	800448e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80032a8:	2034      	movs	r0, #52	@ 0x34
 80032aa:	f001 f90c 	bl	80044c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80032ae:	e097      	b.n	80033e0 <HAL_UART_MspInit+0x278>
  else if(uartHandle->Instance==USART3)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a53      	ldr	r2, [pc, #332]	@ (8003404 <HAL_UART_MspInit+0x29c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	f040 8092 	bne.w	80033e0 <HAL_UART_MspInit+0x278>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032bc:	2300      	movs	r3, #0
 80032be:	613b      	str	r3, [r7, #16]
 80032c0:	4b4a      	ldr	r3, [pc, #296]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c4:	4a49      	ldr	r2, [pc, #292]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80032cc:	4b47      	ldr	r3, [pc, #284]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032d8:	2300      	movs	r3, #0
 80032da:	60fb      	str	r3, [r7, #12]
 80032dc:	4b43      	ldr	r3, [pc, #268]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e0:	4a42      	ldr	r2, [pc, #264]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032e2:	f043 0304 	orr.w	r3, r3, #4
 80032e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e8:	4b40      	ldr	r3, [pc, #256]	@ (80033ec <HAL_UART_MspInit+0x284>)
 80032ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	60fb      	str	r3, [r7, #12]
 80032f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80032f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80032f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fa:	2302      	movs	r3, #2
 80032fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003302:	2303      	movs	r3, #3
 8003304:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003306:	2307      	movs	r3, #7
 8003308:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800330a:	f107 031c 	add.w	r3, r7, #28
 800330e:	4619      	mov	r1, r3
 8003310:	483d      	ldr	r0, [pc, #244]	@ (8003408 <HAL_UART_MspInit+0x2a0>)
 8003312:	f001 fd43 	bl	8004d9c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003316:	4b3d      	ldr	r3, [pc, #244]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003318:	4a3d      	ldr	r2, [pc, #244]	@ (8003410 <HAL_UART_MspInit+0x2a8>)
 800331a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800331c:	4b3b      	ldr	r3, [pc, #236]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800331e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003322:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003324:	4b39      	ldr	r3, [pc, #228]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003326:	2200      	movs	r2, #0
 8003328:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800332a:	4b38      	ldr	r3, [pc, #224]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800332c:	2200      	movs	r2, #0
 800332e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003330:	4b36      	ldr	r3, [pc, #216]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003332:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003336:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003338:	4b34      	ldr	r3, [pc, #208]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800333a:	2200      	movs	r2, #0
 800333c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800333e:	4b33      	ldr	r3, [pc, #204]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003340:	2200      	movs	r2, #0
 8003342:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003344:	4b31      	ldr	r3, [pc, #196]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003346:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800334a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800334c:	4b2f      	ldr	r3, [pc, #188]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800334e:	2200      	movs	r2, #0
 8003350:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003352:	4b2e      	ldr	r3, [pc, #184]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003354:	2200      	movs	r2, #0
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003358:	482c      	ldr	r0, [pc, #176]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800335a:	f001 f91d 	bl	8004598 <HAL_DMA_Init>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8003364:	f7ff f882 	bl	800246c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a28      	ldr	r2, [pc, #160]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 800336c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800336e:	4a27      	ldr	r2, [pc, #156]	@ (800340c <HAL_UART_MspInit+0x2a4>)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003374:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 8003376:	4a28      	ldr	r2, [pc, #160]	@ (8003418 <HAL_UART_MspInit+0x2b0>)
 8003378:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800337a:	4b26      	ldr	r3, [pc, #152]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 800337c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003380:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003382:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 8003384:	2240      	movs	r2, #64	@ 0x40
 8003386:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003388:	4b22      	ldr	r3, [pc, #136]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 800338a:	2200      	movs	r2, #0
 800338c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800338e:	4b21      	ldr	r3, [pc, #132]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 8003390:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003394:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003396:	4b1f      	ldr	r3, [pc, #124]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 8003398:	2200      	movs	r2, #0
 800339a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800339c:	4b1d      	ldr	r3, [pc, #116]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 800339e:	2200      	movs	r2, #0
 80033a0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80033a2:	4b1c      	ldr	r3, [pc, #112]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033ae:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80033b4:	4817      	ldr	r0, [pc, #92]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033b6:	f001 f8ef 	bl	8004598 <HAL_DMA_Init>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_UART_MspInit+0x25c>
      Error_Handler();
 80033c0:	f7ff f854 	bl	800246c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a13      	ldr	r2, [pc, #76]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80033ca:	4a12      	ldr	r2, [pc, #72]	@ (8003414 <HAL_UART_MspInit+0x2ac>)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80033d0:	2200      	movs	r2, #0
 80033d2:	2100      	movs	r1, #0
 80033d4:	2027      	movs	r0, #39	@ 0x27
 80033d6:	f001 f85a 	bl	800448e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033da:	2027      	movs	r0, #39	@ 0x27
 80033dc:	f001 f873 	bl	80044c6 <HAL_NVIC_EnableIRQ>
}
 80033e0:	bf00      	nop
 80033e2:	3730      	adds	r7, #48	@ 0x30
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40004c00 	.word	0x40004c00
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40020000 	.word	0x40020000
 80033f4:	2000067c 	.word	0x2000067c
 80033f8:	40026040 	.word	0x40026040
 80033fc:	200006dc 	.word	0x200006dc
 8003400:	40026070 	.word	0x40026070
 8003404:	40004800 	.word	0x40004800
 8003408:	40020800 	.word	0x40020800
 800340c:	2000073c 	.word	0x2000073c
 8003410:	40026028 	.word	0x40026028
 8003414:	2000079c 	.word	0x2000079c
 8003418:	40026058 	.word	0x40026058

0800341c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003420:	4b14      	ldr	r3, [pc, #80]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003422:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003426:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8003428:	4b12      	ldr	r3, [pc, #72]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800342a:	2204      	movs	r2, #4
 800342c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800342e:	4b11      	ldr	r3, [pc, #68]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003430:	2202      	movs	r2, #2
 8003432:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003434:	4b0f      	ldr	r3, [pc, #60]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003436:	2200      	movs	r2, #0
 8003438:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800343a:	4b0e      	ldr	r3, [pc, #56]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800343c:	2202      	movs	r2, #2
 800343e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003440:	4b0c      	ldr	r3, [pc, #48]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003442:	2200      	movs	r2, #0
 8003444:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003446:	4b0b      	ldr	r3, [pc, #44]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003448:	2200      	movs	r2, #0
 800344a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800344c:	4b09      	ldr	r3, [pc, #36]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800344e:	2200      	movs	r2, #0
 8003450:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003452:	4b08      	ldr	r3, [pc, #32]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003454:	2200      	movs	r2, #0
 8003456:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003458:	4b06      	ldr	r3, [pc, #24]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800345a:	2200      	movs	r2, #0
 800345c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800345e:	4805      	ldr	r0, [pc, #20]	@ (8003474 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003460:	f001 fe9c 	bl	800519c <HAL_PCD_Init>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800346a:	f7fe ffff 	bl	800246c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800346e:	bf00      	nop
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	200007fc 	.word	0x200007fc

08003478 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08a      	sub	sp, #40	@ 0x28
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003480:	f107 0314 	add.w	r3, r7, #20
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	605a      	str	r2, [r3, #4]
 800348a:	609a      	str	r2, [r3, #8]
 800348c:	60da      	str	r2, [r3, #12]
 800348e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003498:	d13a      	bne.n	8003510 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800349a:	2300      	movs	r3, #0
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	4b1e      	ldr	r3, [pc, #120]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034a4:	f043 0301 	orr.w	r3, r3, #1
 80034a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80034b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80034ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034bc:	2302      	movs	r3, #2
 80034be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034c4:	2303      	movs	r3, #3
 80034c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80034c8:	230a      	movs	r3, #10
 80034ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034cc:	f107 0314 	add.w	r3, r7, #20
 80034d0:	4619      	mov	r1, r3
 80034d2:	4812      	ldr	r0, [pc, #72]	@ (800351c <HAL_PCD_MspInit+0xa4>)
 80034d4:	f001 fc62 	bl	8004d9c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80034d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034dc:	4a0e      	ldr	r2, [pc, #56]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e2:	6353      	str	r3, [r2, #52]	@ 0x34
 80034e4:	2300      	movs	r3, #0
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80034f4:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <HAL_PCD_MspInit+0xa0>)
 80034f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003500:	2200      	movs	r2, #0
 8003502:	2100      	movs	r1, #0
 8003504:	2043      	movs	r0, #67	@ 0x43
 8003506:	f000 ffc2 	bl	800448e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800350a:	2043      	movs	r0, #67	@ 0x43
 800350c:	f000 ffdb 	bl	80044c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003510:	bf00      	nop
 8003512:	3728      	adds	r7, #40	@ 0x28
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	40020000 	.word	0x40020000

08003520 <cs_enable>:
 *      Author: zuidec
 */

#include "w25q16jv.h"

static void cs_enable(w25q16_handle_t* flash_dev)	{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(flash_dev->cs_port, flash_dev->cs_pin, GPIO_PIN_RESET);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6858      	ldr	r0, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	b29b      	uxth	r3, r3
 8003532:	2200      	movs	r2, #0
 8003534:	4619      	mov	r1, r3
 8003536:	f001 fde5 	bl	8005104 <HAL_GPIO_WritePin>
}
 800353a:	bf00      	nop
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <cs_release>:

static void cs_release(w25q16_handle_t* flash_dev)	{
 8003542:	b580      	push	{r7, lr}
 8003544:	b082      	sub	sp, #8
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(flash_dev->cs_port, flash_dev->cs_pin, GPIO_PIN_SET);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6858      	ldr	r0, [r3, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	b29b      	uxth	r3, r3
 8003554:	2201      	movs	r2, #1
 8003556:	4619      	mov	r1, r3
 8003558:	f001 fdd4 	bl	8005104 <HAL_GPIO_WritePin>
}
 800355c:	bf00      	nop
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <w25q16_read>:

void w25q16_read(w25q16_handle_t* flash_dev, uint32_t address, uint8_t* buffer, uint8_t buffer_size)	{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	70fb      	strb	r3, [r7, #3]
	uint8_t data[4] = {W25Q16_READ_DATA, (uint8_t)(address >> 16), (uint8_t)(address >> 8), (uint8_t)address};
 8003572:	2303      	movs	r3, #3
 8003574:	753b      	strb	r3, [r7, #20]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	0c1b      	lsrs	r3, r3, #16
 800357a:	b2db      	uxtb	r3, r3
 800357c:	757b      	strb	r3, [r7, #21]
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	0a1b      	lsrs	r3, r3, #8
 8003582:	b2db      	uxtb	r3, r3
 8003584:	75bb      	strb	r3, [r7, #22]
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	75fb      	strb	r3, [r7, #23]
	cs_enable(flash_dev);
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f7ff ffc7 	bl	8003520 <cs_enable>
	HAL_SPI_Transmit(flash_dev->spi, data, sizeof(data),W25Q16_SPI_TIMEOUT);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	f107 0114 	add.w	r1, r7, #20
 800359a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800359e:	2204      	movs	r2, #4
 80035a0:	f003 fd57 	bl	8007052 <HAL_SPI_Transmit>
	HAL_SPI_Receive(flash_dev->spi, buffer, buffer_size, W25Q16_SPI_TIMEOUT);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6818      	ldr	r0, [r3, #0]
 80035a8:	78fb      	ldrb	r3, [r7, #3]
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	f003 fe92 	bl	80072da <HAL_SPI_Receive>
	cs_release(flash_dev);
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f7ff ffc3 	bl	8003542 <cs_release>
}
 80035bc:	bf00      	nop
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <w25q16_write>:

void w25q16_write(w25q16_handle_t* flash_dev, uint32_t address, uint8_t* buffer, uint8_t bytes_to_write)	{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	70fb      	strb	r3, [r7, #3]
	uint8_t data[4] = {W25Q16_PAGE_PROGRAM, (uint8_t)(address >> 16), (uint8_t)(address >> 8), (uint8_t)address};
 80035d2:	2302      	movs	r3, #2
 80035d4:	753b      	strb	r3, [r7, #20]
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	757b      	strb	r3, [r7, #21]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	0a1b      	lsrs	r3, r3, #8
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	75bb      	strb	r3, [r7, #22]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	75fb      	strb	r3, [r7, #23]
	w25q16_enable_write(flash_dev);
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f81c 	bl	800362a <w25q16_enable_write>
	cs_enable(flash_dev);
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff ff94 	bl	8003520 <cs_enable>
	if(bytes_to_write > 256){
		HAL_SPI_Transmit(flash_dev->spi, data, sizeof(data), W25Q16_SPI_TIMEOUT);
		HAL_SPI_Transmit(flash_dev->spi, buffer, 256, W25Q16_SPI_TIMEOUT);
	}
	else 	{
		HAL_SPI_Transmit(flash_dev->spi, data, sizeof(data), W25Q16_SPI_TIMEOUT);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6818      	ldr	r0, [r3, #0]
 80035fc:	f107 0114 	add.w	r1, r7, #20
 8003600:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003604:	2204      	movs	r2, #4
 8003606:	f003 fd24 	bl	8007052 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(flash_dev->spi, buffer, bytes_to_write, W25Q16_SPI_TIMEOUT);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	78fb      	ldrb	r3, [r7, #3]
 8003610:	b29a      	uxth	r2, r3
 8003612:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	f003 fd1b 	bl	8007052 <HAL_SPI_Transmit>
	}
	cs_release(flash_dev);
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f7ff ff90 	bl	8003542 <cs_release>
	// Write is disabled by chip once programming page is complete
}
 8003622:	bf00      	nop
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <w25q16_enable_write>:

void w25q16_enable_write(w25q16_handle_t* flash_dev)	{
 800362a:	b580      	push	{r7, lr}
 800362c:	b084      	sub	sp, #16
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
	uint8_t data = (uint8_t)W25Q16_WRITE_ENABLE;
 8003632:	2306      	movs	r3, #6
 8003634:	73fb      	strb	r3, [r7, #15]
	cs_enable(flash_dev);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f7ff ff72 	bl	8003520 <cs_enable>
	HAL_SPI_Transmit(flash_dev->spi, &data, sizeof(data), W25Q16_SPI_TIMEOUT);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6818      	ldr	r0, [r3, #0]
 8003640:	f107 010f 	add.w	r1, r7, #15
 8003644:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003648:	2201      	movs	r2, #1
 800364a:	f003 fd02 	bl	8007052 <HAL_SPI_Transmit>
	cs_release(flash_dev);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff ff77 	bl	8003542 <cs_release>
}
 8003654:	bf00      	nop
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <w25q16_sector_erase_4k>:
	cs_enable(flash_dev);
	HAL_SPI_Transmit(flash_dev->spi, &data, sizeof(data), W25Q16_SPI_TIMEOUT);
	cs_release(flash_dev);
}

void w25q16_sector_erase_4k(w25q16_handle_t* flash_dev, uint32_t address)	{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
	uint8_t data[4] = {W25Q16_SECTOR_ERASE_4K, (uint8_t)(address >> 16), (uint8_t)(address >> 8), (uint8_t)address};
 8003666:	2320      	movs	r3, #32
 8003668:	733b      	strb	r3, [r7, #12]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	0c1b      	lsrs	r3, r3, #16
 800366e:	b2db      	uxtb	r3, r3
 8003670:	737b      	strb	r3, [r7, #13]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	0a1b      	lsrs	r3, r3, #8
 8003676:	b2db      	uxtb	r3, r3
 8003678:	73bb      	strb	r3, [r7, #14]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	b2db      	uxtb	r3, r3
 800367e:	73fb      	strb	r3, [r7, #15]
	w25q16_enable_write(flash_dev);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff ffd2 	bl	800362a <w25q16_enable_write>
	cs_enable(flash_dev);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff ff4a 	bl	8003520 <cs_enable>
	HAL_SPI_Transmit(flash_dev->spi, data, sizeof(data), W25Q16_SPI_TIMEOUT);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	f107 010c 	add.w	r1, r7, #12
 8003694:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003698:	2204      	movs	r2, #4
 800369a:	f003 fcda 	bl	8007052 <HAL_SPI_Transmit>
	cs_release(flash_dev);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7ff ff4f 	bl	8003542 <cs_release>
	// Write is disabled by chip once erase is complete

}
 80036a4:	bf00      	nop
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <w25q16_read_SR1>:

void w25q16_block_erase_64k(w25q16_handle_t* flash_dev, uint32_t address)	{

}

uint8_t w25q16_read_SR1(w25q16_handle_t* flash_dev)	{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	73fb      	strb	r3, [r7, #15]
	uint8_t payload = W25Q16_READ_SR1;
 80036b8:	2305      	movs	r3, #5
 80036ba:	73bb      	strb	r3, [r7, #14]
	cs_enable(flash_dev);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ff2f 	bl	8003520 <cs_enable>
	HAL_SPI_Transmit(flash_dev->spi, &payload, sizeof(payload),W25Q16_SPI_TIMEOUT);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	f107 010e 	add.w	r1, r7, #14
 80036ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80036ce:	2201      	movs	r2, #1
 80036d0:	f003 fcbf 	bl	8007052 <HAL_SPI_Transmit>
	HAL_SPI_Receive(flash_dev->spi, &data, sizeof(data), W25Q16_SPI_TIMEOUT);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	f107 010f 	add.w	r1, r7, #15
 80036dc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80036e0:	2201      	movs	r2, #1
 80036e2:	f003 fdfa 	bl	80072da <HAL_SPI_Receive>
	cs_release(flash_dev);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff ff2b 	bl	8003542 <cs_release>

	return data;
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80036f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003730 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80036fc:	f7ff f85c 	bl	80027b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003700:	480c      	ldr	r0, [pc, #48]	@ (8003734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003702:	490d      	ldr	r1, [pc, #52]	@ (8003738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003704:	4a0d      	ldr	r2, [pc, #52]	@ (800373c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003708:	e002      	b.n	8003710 <LoopCopyDataInit>

0800370a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800370a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800370c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800370e:	3304      	adds	r3, #4

08003710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003714:	d3f9      	bcc.n	800370a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003716:	4a0a      	ldr	r2, [pc, #40]	@ (8003740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003718:	4c0a      	ldr	r4, [pc, #40]	@ (8003744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800371a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800371c:	e001      	b.n	8003722 <LoopFillZerobss>

0800371e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800371e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003720:	3204      	adds	r2, #4

08003722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003724:	d3fb      	bcc.n	800371e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003726:	f00a ff43 	bl	800e5b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800372a:	f7fd ff69 	bl	8001600 <main>
  bx  lr    
 800372e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003730:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003738:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 800373c:	0800efa0 	.word	0x0800efa0
  ldr r2, =_sbss
 8003740:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8003744:	2000145c 	.word	0x2000145c

08003748 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003748:	e7fe      	b.n	8003748 <CAN1_RX0_IRQHandler>
	...

0800374c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003750:	4b0e      	ldr	r3, [pc, #56]	@ (800378c <HAL_Init+0x40>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a0d      	ldr	r2, [pc, #52]	@ (800378c <HAL_Init+0x40>)
 8003756:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800375a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800375c:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <HAL_Init+0x40>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0a      	ldr	r2, [pc, #40]	@ (800378c <HAL_Init+0x40>)
 8003762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003768:	4b08      	ldr	r3, [pc, #32]	@ (800378c <HAL_Init+0x40>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a07      	ldr	r2, [pc, #28]	@ (800378c <HAL_Init+0x40>)
 800376e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003774:	2003      	movs	r0, #3
 8003776:	f000 fe7f 	bl	8004478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800377a:	200f      	movs	r0, #15
 800377c:	f000 f808 	bl	8003790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003780:	f7fe ff22 	bl	80025c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40023c00 	.word	0x40023c00

08003790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003798:	4b12      	ldr	r3, [pc, #72]	@ (80037e4 <HAL_InitTick+0x54>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	4b12      	ldr	r3, [pc, #72]	@ (80037e8 <HAL_InitTick+0x58>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
 80037a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fe97 	bl	80044e2 <HAL_SYSTICK_Config>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e00e      	b.n	80037dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b0f      	cmp	r3, #15
 80037c2:	d80a      	bhi.n	80037da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037c4:	2200      	movs	r2, #0
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037cc:	f000 fe5f 	bl	800448e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037d0:	4a06      	ldr	r2, [pc, #24]	@ (80037ec <HAL_InitTick+0x5c>)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e000      	b.n	80037dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	2000000c 	.word	0x2000000c
 80037e8:	20000014 	.word	0x20000014
 80037ec:	20000010 	.word	0x20000010

080037f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f4:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <HAL_IncTick+0x20>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <HAL_IncTick+0x24>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4413      	add	r3, r2
 8003800:	4a04      	ldr	r2, [pc, #16]	@ (8003814 <HAL_IncTick+0x24>)
 8003802:	6013      	str	r3, [r2, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20000014 	.word	0x20000014
 8003814:	20000ce0 	.word	0x20000ce0

08003818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return uwTick;
 800381c:	4b03      	ldr	r3, [pc, #12]	@ (800382c <HAL_GetTick+0x14>)
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20000ce0 	.word	0x20000ce0

08003830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003838:	f7ff ffee 	bl	8003818 <HAL_GetTick>
 800383c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003848:	d005      	beq.n	8003856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800384a:	4b0a      	ldr	r3, [pc, #40]	@ (8003874 <HAL_Delay+0x44>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003856:	bf00      	nop
 8003858:	f7ff ffde 	bl	8003818 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	429a      	cmp	r2, r3
 8003866:	d8f7      	bhi.n	8003858 <HAL_Delay+0x28>
  {
  }
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000014 	.word	0x20000014

08003878 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003880:	2300      	movs	r3, #0
 8003882:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e033      	b.n	80038f6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d109      	bne.n	80038aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7fc fee0 	bl	800065c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ae:	f003 0310 	and.w	r3, r3, #16
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d118      	bne.n	80038e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038be:	f023 0302 	bic.w	r3, r3, #2
 80038c2:	f043 0202 	orr.w	r2, r3, #2
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 fb7c 	bl	8003fc8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	f023 0303 	bic.w	r3, r3, #3
 80038de:	f043 0201 	orr.w	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80038e6:	e001      	b.n	80038ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	2300      	movs	r3, #0
 800390c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d049      	beq.n	80039c8 <HAL_ADC_IRQHandler+0xca>
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d046      	beq.n	80039c8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b00      	cmp	r3, #0
 8003944:	d105      	bne.n	8003952 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d12b      	bne.n	80039b8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003964:	2b00      	cmp	r3, #0
 8003966:	d127      	bne.n	80039b8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003972:	2b00      	cmp	r3, #0
 8003974:	d006      	beq.n	8003984 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003980:	2b00      	cmp	r3, #0
 8003982:	d119      	bne.n	80039b8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 0220 	bic.w	r2, r2, #32
 8003992:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003998:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d105      	bne.n	80039b8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	f043 0201 	orr.w	r2, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7fe f9ab 	bl	8001d14 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f06f 0212 	mvn.w	r2, #18
 80039c6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f003 0304 	and.w	r3, r3, #4
 80039ce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d057      	beq.n	8003a8e <HAL_ADC_IRQHandler+0x190>
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d054      	beq.n	8003a8e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d139      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a10:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d006      	beq.n	8003a26 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d12b      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d124      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d11d      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d119      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a58:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d105      	bne.n	8003a7e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f043 0201 	orr.w	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fc20 	bl	80042c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f06f 020c 	mvn.w	r2, #12
 8003a8c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d017      	beq.n	8003ad4 <HAL_ADC_IRQHandler+0x1d6>
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d014      	beq.n	8003ad4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d10d      	bne.n	8003ad4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 f949 	bl	8003d5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f06f 0201 	mvn.w	r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ae2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d015      	beq.n	8003b16 <HAL_ADC_IRQHandler+0x218>
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d012      	beq.n	8003b16 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af4:	f043 0202 	orr.w	r2, r3, #2
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0220 	mvn.w	r2, #32
 8003b04:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f932 	bl	8003d70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0220 	mvn.w	r2, #32
 8003b14:	601a      	str	r2, [r3, #0]
  }
}
 8003b16:	bf00      	nop
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
	...

08003b20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b088      	sub	sp, #32
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d101      	bne.n	8003b42 <HAL_ADC_Start_DMA+0x22>
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e0eb      	b.n	8003d1a <HAL_ADC_Start_DMA+0x1fa>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d018      	beq.n	8003b8a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0201 	orr.w	r2, r2, #1
 8003b66:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b68:	4b6e      	ldr	r3, [pc, #440]	@ (8003d24 <HAL_ADC_Start_DMA+0x204>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8003d28 <HAL_ADC_Start_DMA+0x208>)
 8003b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b72:	0c9a      	lsrs	r2, r3, #18
 8003b74:	4613      	mov	r3, r2
 8003b76:	005b      	lsls	r3, r3, #1
 8003b78:	4413      	add	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003b7c:	e002      	b.n	8003b84 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	3b01      	subs	r3, #1
 8003b82:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f9      	bne.n	8003b7e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b98:	d107      	bne.n	8003baa <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ba8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	f040 80a3 	bne.w	8003d00 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d007      	beq.n	8003bec <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003be4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bf8:	d106      	bne.n	8003c08 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	f023 0206 	bic.w	r2, r3, #6
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	645a      	str	r2, [r3, #68]	@ 0x44
 8003c06:	e002      	b.n	8003c0e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c16:	4b45      	ldr	r3, [pc, #276]	@ (8003d2c <HAL_ADC_Start_DMA+0x20c>)
 8003c18:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1e:	4a44      	ldr	r2, [pc, #272]	@ (8003d30 <HAL_ADC_Start_DMA+0x210>)
 8003c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c26:	4a43      	ldr	r2, [pc, #268]	@ (8003d34 <HAL_ADC_Start_DMA+0x214>)
 8003c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2e:	4a42      	ldr	r2, [pc, #264]	@ (8003d38 <HAL_ADC_Start_DMA+0x218>)
 8003c30:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003c3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003c4a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689a      	ldr	r2, [r3, #8]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c5a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	334c      	adds	r3, #76	@ 0x4c
 8003c66:	4619      	mov	r1, r3
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f000 fd42 	bl	80046f4 <HAL_DMA_Start_IT>
 8003c70:	4603      	mov	r3, r0
 8003c72:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 031f 	and.w	r3, r3, #31
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d12a      	bne.n	8003cd6 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a2d      	ldr	r2, [pc, #180]	@ (8003d3c <HAL_ADC_Start_DMA+0x21c>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d015      	beq.n	8003cb6 <HAL_ADC_Start_DMA+0x196>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a2c      	ldr	r2, [pc, #176]	@ (8003d40 <HAL_ADC_Start_DMA+0x220>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d105      	bne.n	8003ca0 <HAL_ADC_Start_DMA+0x180>
 8003c94:	4b25      	ldr	r3, [pc, #148]	@ (8003d2c <HAL_ADC_Start_DMA+0x20c>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 031f 	and.w	r3, r3, #31
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a27      	ldr	r2, [pc, #156]	@ (8003d44 <HAL_ADC_Start_DMA+0x224>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d136      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
 8003caa:	4b20      	ldr	r3, [pc, #128]	@ (8003d2c <HAL_ADC_Start_DMA+0x20c>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d130      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d129      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689a      	ldr	r2, [r3, #8]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003cd2:	609a      	str	r2, [r3, #8]
 8003cd4:	e020      	b.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a18      	ldr	r2, [pc, #96]	@ (8003d3c <HAL_ADC_Start_DMA+0x21c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d11b      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d114      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003cfc:	609a      	str	r2, [r3, #8]
 8003cfe:	e00b      	b.n	8003d18 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	f043 0210 	orr.w	r2, r3, #16
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d10:	f043 0201 	orr.w	r2, r3, #1
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003d18:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3720      	adds	r7, #32
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	2000000c 	.word	0x2000000c
 8003d28:	431bde83 	.word	0x431bde83
 8003d2c:	40012300 	.word	0x40012300
 8003d30:	080041c1 	.word	0x080041c1
 8003d34:	0800427b 	.word	0x0800427b
 8003d38:	08004297 	.word	0x08004297
 8003d3c:	40012000 	.word	0x40012000
 8003d40:	40012100 	.word	0x40012100
 8003d44:	40012200 	.word	0x40012200

08003d48 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d101      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x1c>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e105      	b.n	8003fac <HAL_ADC_ConfigChannel+0x228>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b09      	cmp	r3, #9
 8003dae:	d925      	bls.n	8003dfc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68d9      	ldr	r1, [r3, #12]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3b1e      	subs	r3, #30
 8003dc6:	2207      	movs	r2, #7
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43da      	mvns	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	400a      	ands	r2, r1
 8003dd4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68d9      	ldr	r1, [r3, #12]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	4618      	mov	r0, r3
 8003de8:	4603      	mov	r3, r0
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	4403      	add	r3, r0
 8003dee:	3b1e      	subs	r3, #30
 8003df0:	409a      	lsls	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	e022      	b.n	8003e42 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6919      	ldr	r1, [r3, #16]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	461a      	mov	r2, r3
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	4413      	add	r3, r2
 8003e10:	2207      	movs	r2, #7
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43da      	mvns	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	400a      	ands	r2, r1
 8003e1e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6919      	ldr	r1, [r3, #16]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	4618      	mov	r0, r3
 8003e32:	4603      	mov	r3, r0
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	4403      	add	r3, r0
 8003e38:	409a      	lsls	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b06      	cmp	r3, #6
 8003e48:	d824      	bhi.n	8003e94 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	3b05      	subs	r3, #5
 8003e5c:	221f      	movs	r2, #31
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43da      	mvns	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	400a      	ands	r2, r1
 8003e6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	4618      	mov	r0, r3
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	3b05      	subs	r3, #5
 8003e86:	fa00 f203 	lsl.w	r2, r0, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e92:	e04c      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b0c      	cmp	r3, #12
 8003e9a:	d824      	bhi.n	8003ee6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	3b23      	subs	r3, #35	@ 0x23
 8003eae:	221f      	movs	r2, #31
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43da      	mvns	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	400a      	ands	r2, r1
 8003ebc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	4618      	mov	r0, r3
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	3b23      	subs	r3, #35	@ 0x23
 8003ed8:	fa00 f203 	lsl.w	r2, r0, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ee4:	e023      	b.n	8003f2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	3b41      	subs	r3, #65	@ 0x41
 8003ef8:	221f      	movs	r2, #31
 8003efa:	fa02 f303 	lsl.w	r3, r2, r3
 8003efe:	43da      	mvns	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	400a      	ands	r2, r1
 8003f06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	4618      	mov	r0, r3
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	3b41      	subs	r3, #65	@ 0x41
 8003f22:	fa00 f203 	lsl.w	r2, r0, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f2e:	4b22      	ldr	r3, [pc, #136]	@ (8003fb8 <HAL_ADC_ConfigChannel+0x234>)
 8003f30:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a21      	ldr	r2, [pc, #132]	@ (8003fbc <HAL_ADC_ConfigChannel+0x238>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d109      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x1cc>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2b12      	cmp	r3, #18
 8003f42:	d105      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a19      	ldr	r2, [pc, #100]	@ (8003fbc <HAL_ADC_ConfigChannel+0x238>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d123      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x21e>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2b10      	cmp	r3, #16
 8003f60:	d003      	beq.n	8003f6a <HAL_ADC_ConfigChannel+0x1e6>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b11      	cmp	r3, #17
 8003f68:	d11b      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b10      	cmp	r3, #16
 8003f7c:	d111      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f7e:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <HAL_ADC_ConfigChannel+0x23c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a10      	ldr	r2, [pc, #64]	@ (8003fc4 <HAL_ADC_ConfigChannel+0x240>)
 8003f84:	fba2 2303 	umull	r2, r3, r2, r3
 8003f88:	0c9a      	lsrs	r2, r3, #18
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	009b      	lsls	r3, r3, #2
 8003f8e:	4413      	add	r3, r2
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003f94:	e002      	b.n	8003f9c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1f9      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	40012300 	.word	0x40012300
 8003fbc:	40012000 	.word	0x40012000
 8003fc0:	2000000c 	.word	0x2000000c
 8003fc4:	431bde83 	.word	0x431bde83

08003fc8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fd0:	4b79      	ldr	r3, [pc, #484]	@ (80041b8 <ADC_Init+0x1f0>)
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ffc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6859      	ldr	r1, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	021a      	lsls	r2, r3, #8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004020:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6859      	ldr	r1, [r3, #4]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	430a      	orrs	r2, r1
 8004032:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004042:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6899      	ldr	r1, [r3, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405a:	4a58      	ldr	r2, [pc, #352]	@ (80041bc <ADC_Init+0x1f4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d022      	beq.n	80040a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689a      	ldr	r2, [r3, #8]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800406e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6899      	ldr	r1, [r3, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004090:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6899      	ldr	r1, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	609a      	str	r2, [r3, #8]
 80040a4:	e00f      	b.n	80040c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80040c4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0202 	bic.w	r2, r2, #2
 80040d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6899      	ldr	r1, [r3, #8]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	7e1b      	ldrb	r3, [r3, #24]
 80040e0:	005a      	lsls	r2, r3, #1
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d01b      	beq.n	800412c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004102:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004112:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6859      	ldr	r1, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	3b01      	subs	r3, #1
 8004120:	035a      	lsls	r2, r3, #13
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
 800412a:	e007      	b.n	800413c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800413a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800414a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	3b01      	subs	r3, #1
 8004158:	051a      	lsls	r2, r3, #20
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	430a      	orrs	r2, r1
 8004160:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689a      	ldr	r2, [r3, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004170:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6899      	ldr	r1, [r3, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800417e:	025a      	lsls	r2, r3, #9
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6899      	ldr	r1, [r3, #8]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	029a      	lsls	r2, r3, #10
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	609a      	str	r2, [r3, #8]
}
 80041ac:	bf00      	nop
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	40012300 	.word	0x40012300
 80041bc:	0f000001 	.word	0x0f000001

080041c0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d13c      	bne.n	8004254 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d12b      	bne.n	800424c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d127      	bne.n	800424c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004206:	2b00      	cmp	r3, #0
 8004208:	d006      	beq.n	8004218 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004214:	2b00      	cmp	r3, #0
 8004216:	d119      	bne.n	800424c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0220 	bic.w	r2, r2, #32
 8004226:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004238:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004244:	f043 0201 	orr.w	r2, r3, #1
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800424c:	68f8      	ldr	r0, [r7, #12]
 800424e:	f7fd fd61 	bl	8001d14 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004252:	e00e      	b.n	8004272 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	f003 0310 	and.w	r3, r3, #16
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f7ff fd85 	bl	8003d70 <HAL_ADC_ErrorCallback>
}
 8004266:	e004      	b.n	8004272 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	4798      	blx	r3
}
 8004272:	bf00      	nop
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b084      	sub	sp, #16
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004286:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f7ff fd5d 	bl	8003d48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800428e:	bf00      	nop
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b084      	sub	sp, #16
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2240      	movs	r2, #64	@ 0x40
 80042a8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	f043 0204 	orr.w	r2, r3, #4
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f7ff fd5a 	bl	8003d70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <__NVIC_SetPriorityGrouping+0x44>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042f4:	4013      	ands	r3, r2
 80042f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004300:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800430a:	4a04      	ldr	r2, [pc, #16]	@ (800431c <__NVIC_SetPriorityGrouping+0x44>)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	60d3      	str	r3, [r2, #12]
}
 8004310:	bf00      	nop
 8004312:	3714      	adds	r7, #20
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	e000ed00 	.word	0xe000ed00

08004320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004324:	4b04      	ldr	r3, [pc, #16]	@ (8004338 <__NVIC_GetPriorityGrouping+0x18>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	0a1b      	lsrs	r3, r3, #8
 800432a:	f003 0307 	and.w	r3, r3, #7
}
 800432e:	4618      	mov	r0, r3
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434a:	2b00      	cmp	r3, #0
 800434c:	db0b      	blt.n	8004366 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	f003 021f 	and.w	r2, r3, #31
 8004354:	4907      	ldr	r1, [pc, #28]	@ (8004374 <__NVIC_EnableIRQ+0x38>)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	095b      	lsrs	r3, r3, #5
 800435c:	2001      	movs	r0, #1
 800435e:	fa00 f202 	lsl.w	r2, r0, r2
 8004362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	e000e100 	.word	0xe000e100

08004378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	6039      	str	r1, [r7, #0]
 8004382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004388:	2b00      	cmp	r3, #0
 800438a:	db0a      	blt.n	80043a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	b2da      	uxtb	r2, r3
 8004390:	490c      	ldr	r1, [pc, #48]	@ (80043c4 <__NVIC_SetPriority+0x4c>)
 8004392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004396:	0112      	lsls	r2, r2, #4
 8004398:	b2d2      	uxtb	r2, r2
 800439a:	440b      	add	r3, r1
 800439c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043a0:	e00a      	b.n	80043b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	4908      	ldr	r1, [pc, #32]	@ (80043c8 <__NVIC_SetPriority+0x50>)
 80043a8:	79fb      	ldrb	r3, [r7, #7]
 80043aa:	f003 030f 	and.w	r3, r3, #15
 80043ae:	3b04      	subs	r3, #4
 80043b0:	0112      	lsls	r2, r2, #4
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	440b      	add	r3, r1
 80043b6:	761a      	strb	r2, [r3, #24]
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	e000e100 	.word	0xe000e100
 80043c8:	e000ed00 	.word	0xe000ed00

080043cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b089      	sub	sp, #36	@ 0x24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	f1c3 0307 	rsb	r3, r3, #7
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	bf28      	it	cs
 80043ea:	2304      	movcs	r3, #4
 80043ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	3304      	adds	r3, #4
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d902      	bls.n	80043fc <NVIC_EncodePriority+0x30>
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	3b03      	subs	r3, #3
 80043fa:	e000      	b.n	80043fe <NVIC_EncodePriority+0x32>
 80043fc:	2300      	movs	r3, #0
 80043fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004400:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43da      	mvns	r2, r3
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	401a      	ands	r2, r3
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004414:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	fa01 f303 	lsl.w	r3, r1, r3
 800441e:	43d9      	mvns	r1, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004424:	4313      	orrs	r3, r2
         );
}
 8004426:	4618      	mov	r0, r3
 8004428:	3724      	adds	r7, #36	@ 0x24
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
	...

08004434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3b01      	subs	r3, #1
 8004440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004444:	d301      	bcc.n	800444a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004446:	2301      	movs	r3, #1
 8004448:	e00f      	b.n	800446a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800444a:	4a0a      	ldr	r2, [pc, #40]	@ (8004474 <SysTick_Config+0x40>)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3b01      	subs	r3, #1
 8004450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004452:	210f      	movs	r1, #15
 8004454:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004458:	f7ff ff8e 	bl	8004378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800445c:	4b05      	ldr	r3, [pc, #20]	@ (8004474 <SysTick_Config+0x40>)
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004462:	4b04      	ldr	r3, [pc, #16]	@ (8004474 <SysTick_Config+0x40>)
 8004464:	2207      	movs	r2, #7
 8004466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	e000e010 	.word	0xe000e010

08004478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f7ff ff29 	bl	80042d8 <__NVIC_SetPriorityGrouping>
}
 8004486:	bf00      	nop
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800448e:	b580      	push	{r7, lr}
 8004490:	b086      	sub	sp, #24
 8004492:	af00      	add	r7, sp, #0
 8004494:	4603      	mov	r3, r0
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	607a      	str	r2, [r7, #4]
 800449a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800449c:	2300      	movs	r3, #0
 800449e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044a0:	f7ff ff3e 	bl	8004320 <__NVIC_GetPriorityGrouping>
 80044a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	68b9      	ldr	r1, [r7, #8]
 80044aa:	6978      	ldr	r0, [r7, #20]
 80044ac:	f7ff ff8e 	bl	80043cc <NVIC_EncodePriority>
 80044b0:	4602      	mov	r2, r0
 80044b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044b6:	4611      	mov	r1, r2
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff ff5d 	bl	8004378 <__NVIC_SetPriority>
}
 80044be:	bf00      	nop
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b082      	sub	sp, #8
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	4603      	mov	r3, r0
 80044ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7ff ff31 	bl	800433c <__NVIC_EnableIRQ>
}
 80044da:	bf00      	nop
 80044dc:	3708      	adds	r7, #8
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b082      	sub	sp, #8
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7ff ffa2 	bl	8004434 <SysTick_Config>
 80044f0:	4603      	mov	r3, r0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b082      	sub	sp, #8
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e00e      	b.n	800452a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	795b      	ldrb	r3, [r3, #5]
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d105      	bne.n	8004522 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7fc fd23 	bl	8000f68 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3708      	adds	r7, #8
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8004532:	b480      	push	{r7}
 8004534:	b087      	sub	sp, #28
 8004536:	af00      	add	r7, sp, #0
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2202      	movs	r2, #2
 8004546:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8004558:	2300      	movs	r3, #0
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	e00a      	b.n	8004574 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	441a      	add	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	6812      	ldr	r2, [r2, #0]
 800456c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	3301      	adds	r3, #1
 8004572:	617b      	str	r3, [r7, #20]
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	429a      	cmp	r2, r3
 800457a:	d3f0      	bcc.n	800455e <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2201      	movs	r2, #1
 8004588:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800458a:	693b      	ldr	r3, [r7, #16]
}
 800458c:	4618      	mov	r0, r3
 800458e:	371c      	adds	r7, #28
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045a4:	f7ff f938 	bl	8003818 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e099      	b.n	80046e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2202      	movs	r2, #2
 80045b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0201 	bic.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045d4:	e00f      	b.n	80045f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045d6:	f7ff f91f 	bl	8003818 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b05      	cmp	r3, #5
 80045e2:	d908      	bls.n	80045f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2220      	movs	r2, #32
 80045e8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2203      	movs	r2, #3
 80045ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e078      	b.n	80046e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e8      	bne.n	80045d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	4b38      	ldr	r3, [pc, #224]	@ (80046f0 <HAL_DMA_Init+0x158>)
 8004610:	4013      	ands	r3, r2
 8004612:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004622:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800462e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800463a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	4313      	orrs	r3, r2
 8004646:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464c:	2b04      	cmp	r3, #4
 800464e:	d107      	bne.n	8004660 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004658:	4313      	orrs	r3, r2
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f023 0307 	bic.w	r3, r3, #7
 8004676:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4313      	orrs	r3, r2
 8004680:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	2b04      	cmp	r3, #4
 8004688:	d117      	bne.n	80046ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00e      	beq.n	80046ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 fb01 	bl	8004ca4 <DMA_CheckFifoParam>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2240      	movs	r2, #64	@ 0x40
 80046ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80046b6:	2301      	movs	r3, #1
 80046b8:	e016      	b.n	80046e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fab8 	bl	8004c38 <DMA_CalcBaseAndBitshift>
 80046c8:	4603      	mov	r3, r0
 80046ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d0:	223f      	movs	r2, #63	@ 0x3f
 80046d2:	409a      	lsls	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	f010803f 	.word	0xf010803f

080046f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
 8004700:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004712:	2b01      	cmp	r3, #1
 8004714:	d101      	bne.n	800471a <HAL_DMA_Start_IT+0x26>
 8004716:	2302      	movs	r3, #2
 8004718:	e040      	b.n	800479c <HAL_DMA_Start_IT+0xa8>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b01      	cmp	r3, #1
 800472c:	d12f      	bne.n	800478e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2202      	movs	r2, #2
 8004732:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	68b9      	ldr	r1, [r7, #8]
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fa4a 	bl	8004bdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474c:	223f      	movs	r2, #63	@ 0x3f
 800474e:	409a      	lsls	r2, r3
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0216 	orr.w	r2, r2, #22
 8004762:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004768:	2b00      	cmp	r3, #0
 800476a:	d007      	beq.n	800477c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0208 	orr.w	r2, r2, #8
 800477a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	e005      	b.n	800479a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004796:	2302      	movs	r3, #2
 8004798:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800479a:	7dfb      	ldrb	r3, [r7, #23]
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047b2:	f7ff f831 	bl	8003818 <HAL_GetTick>
 80047b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d008      	beq.n	80047d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2280      	movs	r2, #128	@ 0x80
 80047c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e052      	b.n	800487c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0216 	bic.w	r2, r2, #22
 80047e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d103      	bne.n	8004806 <HAL_DMA_Abort+0x62>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004802:	2b00      	cmp	r3, #0
 8004804:	d007      	beq.n	8004816 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0208 	bic.w	r2, r2, #8
 8004814:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0201 	bic.w	r2, r2, #1
 8004824:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004826:	e013      	b.n	8004850 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004828:	f7fe fff6 	bl	8003818 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b05      	cmp	r3, #5
 8004834:	d90c      	bls.n	8004850 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2203      	movs	r2, #3
 8004840:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e015      	b.n	800487c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e4      	bne.n	8004828 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004862:	223f      	movs	r2, #63	@ 0x3f
 8004864:	409a      	lsls	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d004      	beq.n	80048a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2280      	movs	r2, #128	@ 0x80
 800489c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e00c      	b.n	80048bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2205      	movs	r2, #5
 80048a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048d4:	4b8e      	ldr	r3, [pc, #568]	@ (8004b10 <HAL_DMA_IRQHandler+0x248>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a8e      	ldr	r2, [pc, #568]	@ (8004b14 <HAL_DMA_IRQHandler+0x24c>)
 80048da:	fba2 2303 	umull	r2, r3, r2, r3
 80048de:	0a9b      	lsrs	r3, r3, #10
 80048e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f2:	2208      	movs	r2, #8
 80048f4:	409a      	lsls	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	4013      	ands	r3, r2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d01a      	beq.n	8004934 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d013      	beq.n	8004934 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0204 	bic.w	r2, r2, #4
 800491a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004920:	2208      	movs	r2, #8
 8004922:	409a      	lsls	r2, r3
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492c:	f043 0201 	orr.w	r2, r3, #1
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004938:	2201      	movs	r2, #1
 800493a:	409a      	lsls	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4013      	ands	r3, r2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d012      	beq.n	800496a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004956:	2201      	movs	r2, #1
 8004958:	409a      	lsls	r2, r3
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004962:	f043 0202 	orr.w	r2, r3, #2
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496e:	2204      	movs	r2, #4
 8004970:	409a      	lsls	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d012      	beq.n	80049a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00b      	beq.n	80049a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800498c:	2204      	movs	r2, #4
 800498e:	409a      	lsls	r2, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004998:	f043 0204 	orr.w	r2, r3, #4
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a4:	2210      	movs	r2, #16
 80049a6:	409a      	lsls	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d043      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d03c      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c2:	2210      	movs	r2, #16
 80049c4:	409a      	lsls	r2, r3
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d018      	beq.n	8004a0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d108      	bne.n	80049f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d024      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	4798      	blx	r3
 80049f6:	e01f      	b.n	8004a38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d01b      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	4798      	blx	r3
 8004a08:	e016      	b.n	8004a38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d107      	bne.n	8004a28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0208 	bic.w	r2, r2, #8
 8004a26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	409a      	lsls	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 808f 	beq.w	8004b68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 8087 	beq.w	8004b68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a5e:	2220      	movs	r2, #32
 8004a60:	409a      	lsls	r2, r3
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b05      	cmp	r3, #5
 8004a70:	d136      	bne.n	8004ae0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0216 	bic.w	r2, r2, #22
 8004a80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695a      	ldr	r2, [r3, #20]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d103      	bne.n	8004aa2 <HAL_DMA_IRQHandler+0x1da>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0208 	bic.w	r2, r2, #8
 8004ab0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab6:	223f      	movs	r2, #63	@ 0x3f
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d07e      	beq.n	8004bd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	4798      	blx	r3
        }
        return;
 8004ade:	e079      	b.n	8004bd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d01d      	beq.n	8004b2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10d      	bne.n	8004b18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d031      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	4798      	blx	r3
 8004b0c:	e02c      	b.n	8004b68 <HAL_DMA_IRQHandler+0x2a0>
 8004b0e:	bf00      	nop
 8004b10:	2000000c 	.word	0x2000000c
 8004b14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d023      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	4798      	blx	r3
 8004b28:	e01e      	b.n	8004b68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10f      	bne.n	8004b58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0210 	bic.w	r2, r2, #16
 8004b46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d032      	beq.n	8004bd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d022      	beq.n	8004bc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2205      	movs	r2, #5
 8004b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0201 	bic.w	r2, r2, #1
 8004b92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	3301      	adds	r3, #1
 8004b98:	60bb      	str	r3, [r7, #8]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d307      	bcc.n	8004bb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f2      	bne.n	8004b94 <HAL_DMA_IRQHandler+0x2cc>
 8004bae:	e000      	b.n	8004bb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004bb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	4798      	blx	r3
 8004bd2:	e000      	b.n	8004bd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004bd4:	bf00      	nop
    }
  }
}
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bf8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	2b40      	cmp	r3, #64	@ 0x40
 8004c08:	d108      	bne.n	8004c1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c1a:	e007      	b.n	8004c2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	60da      	str	r2, [r3, #12]
}
 8004c2c:	bf00      	nop
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	3b10      	subs	r3, #16
 8004c48:	4a14      	ldr	r2, [pc, #80]	@ (8004c9c <DMA_CalcBaseAndBitshift+0x64>)
 8004c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4e:	091b      	lsrs	r3, r3, #4
 8004c50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c52:	4a13      	ldr	r2, [pc, #76]	@ (8004ca0 <DMA_CalcBaseAndBitshift+0x68>)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b03      	cmp	r3, #3
 8004c64:	d909      	bls.n	8004c7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	1d1a      	adds	r2, r3, #4
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c78:	e007      	b.n	8004c8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c82:	f023 0303 	bic.w	r3, r3, #3
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	aaaaaaab 	.word	0xaaaaaaab
 8004ca0:	0800ef54 	.word	0x0800ef54

08004ca4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d11f      	bne.n	8004cfe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d856      	bhi.n	8004d72 <DMA_CheckFifoParam+0xce>
 8004cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ccc <DMA_CheckFifoParam+0x28>)
 8004cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cca:	bf00      	nop
 8004ccc:	08004cdd 	.word	0x08004cdd
 8004cd0:	08004cef 	.word	0x08004cef
 8004cd4:	08004cdd 	.word	0x08004cdd
 8004cd8:	08004d73 	.word	0x08004d73
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d046      	beq.n	8004d76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cec:	e043      	b.n	8004d76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004cf6:	d140      	bne.n	8004d7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cfc:	e03d      	b.n	8004d7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d06:	d121      	bne.n	8004d4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d837      	bhi.n	8004d7e <DMA_CheckFifoParam+0xda>
 8004d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d14 <DMA_CheckFifoParam+0x70>)
 8004d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d14:	08004d25 	.word	0x08004d25
 8004d18:	08004d2b 	.word	0x08004d2b
 8004d1c:	08004d25 	.word	0x08004d25
 8004d20:	08004d3d 	.word	0x08004d3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
      break;
 8004d28:	e030      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d025      	beq.n	8004d82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d3a:	e022      	b.n	8004d82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d40:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d44:	d11f      	bne.n	8004d86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d4a:	e01c      	b.n	8004d86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d903      	bls.n	8004d5a <DMA_CheckFifoParam+0xb6>
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d003      	beq.n	8004d60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d58:	e018      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	73fb      	strb	r3, [r7, #15]
      break;
 8004d5e:	e015      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00e      	beq.n	8004d8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d70:	e00b      	b.n	8004d8a <DMA_CheckFifoParam+0xe6>
      break;
 8004d72:	bf00      	nop
 8004d74:	e00a      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;
 8004d76:	bf00      	nop
 8004d78:	e008      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;
 8004d7a:	bf00      	nop
 8004d7c:	e006      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;
 8004d7e:	bf00      	nop
 8004d80:	e004      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;
 8004d82:	bf00      	nop
 8004d84:	e002      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;   
 8004d86:	bf00      	nop
 8004d88:	e000      	b.n	8004d8c <DMA_CheckFifoParam+0xe8>
      break;
 8004d8a:	bf00      	nop
    }
  } 
  
  return status; 
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop

08004d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b089      	sub	sp, #36	@ 0x24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004db2:	2300      	movs	r3, #0
 8004db4:	61fb      	str	r3, [r7, #28]
 8004db6:	e16b      	b.n	8005090 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004db8:	2201      	movs	r2, #1
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	f040 815a 	bne.w	800508a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d005      	beq.n	8004dee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d130      	bne.n	8004e50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	2203      	movs	r2, #3
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	43db      	mvns	r3, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	4013      	ands	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e24:	2201      	movs	r2, #1
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	43db      	mvns	r3, r3
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	4013      	ands	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	091b      	lsrs	r3, r3, #4
 8004e3a:	f003 0201 	and.w	r2, r3, #1
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	fa02 f303 	lsl.w	r3, r2, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f003 0303 	and.w	r3, r3, #3
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d017      	beq.n	8004e8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	2203      	movs	r2, #3
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	69ba      	ldr	r2, [r7, #24]
 8004e70:	4013      	ands	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f003 0303 	and.w	r3, r3, #3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d123      	bne.n	8004ee0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	08da      	lsrs	r2, r3, #3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	3208      	adds	r2, #8
 8004ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	220f      	movs	r2, #15
 8004eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	08da      	lsrs	r2, r3, #3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3208      	adds	r2, #8
 8004eda:	69b9      	ldr	r1, [r7, #24]
 8004edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	2203      	movs	r2, #3
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 0203 	and.w	r2, r3, #3
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80b4 	beq.w	800508a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f22:	2300      	movs	r3, #0
 8004f24:	60fb      	str	r3, [r7, #12]
 8004f26:	4b60      	ldr	r3, [pc, #384]	@ (80050a8 <HAL_GPIO_Init+0x30c>)
 8004f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f2a:	4a5f      	ldr	r2, [pc, #380]	@ (80050a8 <HAL_GPIO_Init+0x30c>)
 8004f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f32:	4b5d      	ldr	r3, [pc, #372]	@ (80050a8 <HAL_GPIO_Init+0x30c>)
 8004f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f3a:	60fb      	str	r3, [r7, #12]
 8004f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f3e:	4a5b      	ldr	r2, [pc, #364]	@ (80050ac <HAL_GPIO_Init+0x310>)
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	089b      	lsrs	r3, r3, #2
 8004f44:	3302      	adds	r3, #2
 8004f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	f003 0303 	and.w	r3, r3, #3
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	220f      	movs	r2, #15
 8004f56:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5a:	43db      	mvns	r3, r3
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a52      	ldr	r2, [pc, #328]	@ (80050b0 <HAL_GPIO_Init+0x314>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d02b      	beq.n	8004fc2 <HAL_GPIO_Init+0x226>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a51      	ldr	r2, [pc, #324]	@ (80050b4 <HAL_GPIO_Init+0x318>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d025      	beq.n	8004fbe <HAL_GPIO_Init+0x222>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a50      	ldr	r2, [pc, #320]	@ (80050b8 <HAL_GPIO_Init+0x31c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d01f      	beq.n	8004fba <HAL_GPIO_Init+0x21e>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a4f      	ldr	r2, [pc, #316]	@ (80050bc <HAL_GPIO_Init+0x320>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d019      	beq.n	8004fb6 <HAL_GPIO_Init+0x21a>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a4e      	ldr	r2, [pc, #312]	@ (80050c0 <HAL_GPIO_Init+0x324>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d013      	beq.n	8004fb2 <HAL_GPIO_Init+0x216>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a4d      	ldr	r2, [pc, #308]	@ (80050c4 <HAL_GPIO_Init+0x328>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00d      	beq.n	8004fae <HAL_GPIO_Init+0x212>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a4c      	ldr	r2, [pc, #304]	@ (80050c8 <HAL_GPIO_Init+0x32c>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d007      	beq.n	8004faa <HAL_GPIO_Init+0x20e>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a4b      	ldr	r2, [pc, #300]	@ (80050cc <HAL_GPIO_Init+0x330>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d101      	bne.n	8004fa6 <HAL_GPIO_Init+0x20a>
 8004fa2:	2307      	movs	r3, #7
 8004fa4:	e00e      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fa6:	2308      	movs	r3, #8
 8004fa8:	e00c      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004faa:	2306      	movs	r3, #6
 8004fac:	e00a      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fae:	2305      	movs	r3, #5
 8004fb0:	e008      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fb2:	2304      	movs	r3, #4
 8004fb4:	e006      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e004      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e002      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <HAL_GPIO_Init+0x228>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	f002 0203 	and.w	r2, r2, #3
 8004fca:	0092      	lsls	r2, r2, #2
 8004fcc:	4093      	lsls	r3, r2
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fd4:	4935      	ldr	r1, [pc, #212]	@ (80050ac <HAL_GPIO_Init+0x310>)
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	089b      	lsrs	r3, r3, #2
 8004fda:	3302      	adds	r3, #2
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	43db      	mvns	r3, r3
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005006:	4a32      	ldr	r2, [pc, #200]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800500c:	4b30      	ldr	r3, [pc, #192]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	43db      	mvns	r3, r3
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	4013      	ands	r3, r2
 800501a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	4313      	orrs	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005030:	4a27      	ldr	r2, [pc, #156]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005036:	4b26      	ldr	r3, [pc, #152]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	43db      	mvns	r3, r3
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	4013      	ands	r3, r2
 8005044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	4313      	orrs	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800505a:	4a1d      	ldr	r2, [pc, #116]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005060:	4b1b      	ldr	r3, [pc, #108]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	43db      	mvns	r3, r3
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	4013      	ands	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d003      	beq.n	8005084 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	4313      	orrs	r3, r2
 8005082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005084:	4a12      	ldr	r2, [pc, #72]	@ (80050d0 <HAL_GPIO_Init+0x334>)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	3301      	adds	r3, #1
 800508e:	61fb      	str	r3, [r7, #28]
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	2b0f      	cmp	r3, #15
 8005094:	f67f ae90 	bls.w	8004db8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005098:	bf00      	nop
 800509a:	bf00      	nop
 800509c:	3724      	adds	r7, #36	@ 0x24
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40023800 	.word	0x40023800
 80050ac:	40013800 	.word	0x40013800
 80050b0:	40020000 	.word	0x40020000
 80050b4:	40020400 	.word	0x40020400
 80050b8:	40020800 	.word	0x40020800
 80050bc:	40020c00 	.word	0x40020c00
 80050c0:	40021000 	.word	0x40021000
 80050c4:	40021400 	.word	0x40021400
 80050c8:	40021800 	.word	0x40021800
 80050cc:	40021c00 	.word	0x40021c00
 80050d0:	40013c00 	.word	0x40013c00

080050d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	887b      	ldrh	r3, [r7, #2]
 80050e6:	4013      	ands	r3, r2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050ec:	2301      	movs	r3, #1
 80050ee:	73fb      	strb	r3, [r7, #15]
 80050f0:	e001      	b.n	80050f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050f2:	2300      	movs	r3, #0
 80050f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3714      	adds	r7, #20
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	460b      	mov	r3, r1
 800510e:	807b      	strh	r3, [r7, #2]
 8005110:	4613      	mov	r3, r2
 8005112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005114:	787b      	ldrb	r3, [r7, #1]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005120:	e003      	b.n	800512a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005122:	887b      	ldrh	r3, [r7, #2]
 8005124:	041a      	lsls	r2, r3, #16
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	619a      	str	r2, [r3, #24]
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005136:	b480      	push	{r7}
 8005138:	b085      	sub	sp, #20
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	460b      	mov	r3, r1
 8005140:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005148:	887a      	ldrh	r2, [r7, #2]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	4013      	ands	r3, r2
 800514e:	041a      	lsls	r2, r3, #16
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	43d9      	mvns	r1, r3
 8005154:	887b      	ldrh	r3, [r7, #2]
 8005156:	400b      	ands	r3, r1
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	619a      	str	r2, [r3, #24]
}
 800515e:	bf00      	nop
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
	...

0800516c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005176:	4b08      	ldr	r3, [pc, #32]	@ (8005198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005178:	695a      	ldr	r2, [r3, #20]
 800517a:	88fb      	ldrh	r3, [r7, #6]
 800517c:	4013      	ands	r3, r2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d006      	beq.n	8005190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005182:	4a05      	ldr	r2, [pc, #20]	@ (8005198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005184:	88fb      	ldrh	r3, [r7, #6]
 8005186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005188:	88fb      	ldrh	r3, [r7, #6]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fd f95e 	bl	800244c <HAL_GPIO_EXTI_Callback>
  }
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	40013c00 	.word	0x40013c00

0800519c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af02      	add	r7, sp, #8
 80051a2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e101      	b.n	80053b2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d106      	bne.n	80051ce <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7fe f955 	bl	8003478 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2203      	movs	r2, #3
 80051d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051dc:	d102      	bne.n	80051e4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f005 f900 	bl	800a3ee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	7c1a      	ldrb	r2, [r3, #16]
 80051f6:	f88d 2000 	strb.w	r2, [sp]
 80051fa:	3304      	adds	r3, #4
 80051fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051fe:	f004 ffdf 	bl	800a1c0 <USB_CoreInit>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d005      	beq.n	8005214 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e0ce      	b.n	80053b2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2100      	movs	r1, #0
 800521a:	4618      	mov	r0, r3
 800521c:	f005 f8f8 	bl	800a410 <USB_SetCurrentMode>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d005      	beq.n	8005232 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e0bf      	b.n	80053b2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005232:	2300      	movs	r3, #0
 8005234:	73fb      	strb	r3, [r7, #15]
 8005236:	e04a      	b.n	80052ce <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005238:	7bfa      	ldrb	r2, [r7, #15]
 800523a:	6879      	ldr	r1, [r7, #4]
 800523c:	4613      	mov	r3, r2
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	3315      	adds	r3, #21
 8005248:	2201      	movs	r2, #1
 800524a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800524c:	7bfa      	ldrb	r2, [r7, #15]
 800524e:	6879      	ldr	r1, [r7, #4]
 8005250:	4613      	mov	r3, r2
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	4413      	add	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	440b      	add	r3, r1
 800525a:	3314      	adds	r3, #20
 800525c:	7bfa      	ldrb	r2, [r7, #15]
 800525e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005260:	7bfa      	ldrb	r2, [r7, #15]
 8005262:	7bfb      	ldrb	r3, [r7, #15]
 8005264:	b298      	uxth	r0, r3
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	4613      	mov	r3, r2
 800526a:	00db      	lsls	r3, r3, #3
 800526c:	4413      	add	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	440b      	add	r3, r1
 8005272:	332e      	adds	r3, #46	@ 0x2e
 8005274:	4602      	mov	r2, r0
 8005276:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005278:	7bfa      	ldrb	r2, [r7, #15]
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	4613      	mov	r3, r2
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	4413      	add	r3, r2
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	440b      	add	r3, r1
 8005286:	3318      	adds	r3, #24
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800528c:	7bfa      	ldrb	r2, [r7, #15]
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	00db      	lsls	r3, r3, #3
 8005294:	4413      	add	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	331c      	adds	r3, #28
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80052a0:	7bfa      	ldrb	r2, [r7, #15]
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	4613      	mov	r3, r2
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	4413      	add	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	440b      	add	r3, r1
 80052ae:	3320      	adds	r3, #32
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80052b4:	7bfa      	ldrb	r2, [r7, #15]
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	4613      	mov	r3, r2
 80052ba:	00db      	lsls	r3, r3, #3
 80052bc:	4413      	add	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	3324      	adds	r3, #36	@ 0x24
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
 80052ca:	3301      	adds	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	791b      	ldrb	r3, [r3, #4]
 80052d2:	7bfa      	ldrb	r2, [r7, #15]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d3af      	bcc.n	8005238 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052d8:	2300      	movs	r3, #0
 80052da:	73fb      	strb	r3, [r7, #15]
 80052dc:	e044      	b.n	8005368 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052de:	7bfa      	ldrb	r2, [r7, #15]
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	4413      	add	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80052f0:	2200      	movs	r2, #0
 80052f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052f4:	7bfa      	ldrb	r2, [r7, #15]
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	4613      	mov	r3, r2
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	440b      	add	r3, r1
 8005302:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005306:	7bfa      	ldrb	r2, [r7, #15]
 8005308:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800530a:	7bfa      	ldrb	r2, [r7, #15]
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	00db      	lsls	r3, r3, #3
 8005312:	4413      	add	r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	440b      	add	r3, r1
 8005318:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800531c:	2200      	movs	r2, #0
 800531e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005320:	7bfa      	ldrb	r2, [r7, #15]
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	4613      	mov	r3, r2
 8005326:	00db      	lsls	r3, r3, #3
 8005328:	4413      	add	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	440b      	add	r3, r1
 800532e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005336:	7bfa      	ldrb	r2, [r7, #15]
 8005338:	6879      	ldr	r1, [r7, #4]
 800533a:	4613      	mov	r3, r2
 800533c:	00db      	lsls	r3, r3, #3
 800533e:	4413      	add	r3, r2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	440b      	add	r3, r1
 8005344:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005348:	2200      	movs	r2, #0
 800534a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800534c:	7bfa      	ldrb	r2, [r7, #15]
 800534e:	6879      	ldr	r1, [r7, #4]
 8005350:	4613      	mov	r3, r2
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	4413      	add	r3, r2
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	440b      	add	r3, r1
 800535a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005362:	7bfb      	ldrb	r3, [r7, #15]
 8005364:	3301      	adds	r3, #1
 8005366:	73fb      	strb	r3, [r7, #15]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	791b      	ldrb	r3, [r3, #4]
 800536c:	7bfa      	ldrb	r2, [r7, #15]
 800536e:	429a      	cmp	r2, r3
 8005370:	d3b5      	bcc.n	80052de <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6818      	ldr	r0, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	7c1a      	ldrb	r2, [r3, #16]
 800537a:	f88d 2000 	strb.w	r2, [sp]
 800537e:	3304      	adds	r3, #4
 8005380:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005382:	f005 f891 	bl	800a4a8 <USB_DevInit>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d005      	beq.n	8005398 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e00c      	b.n	80053b2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f006 f8db 	bl	800b566 <USB_DevDisconnect>

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d101      	bne.n	80053d6 <HAL_PCD_Start+0x1c>
 80053d2:	2302      	movs	r3, #2
 80053d4:	e022      	b.n	800541c <HAL_PCD_Start+0x62>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d009      	beq.n	80053fe <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d105      	bne.n	80053fe <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4618      	mov	r0, r3
 8005404:	f004 ffe2 	bl	800a3cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4618      	mov	r0, r3
 800540e:	f006 f889 	bl	800b524 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005424:	b590      	push	{r4, r7, lr}
 8005426:	b08d      	sub	sp, #52	@ 0x34
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f006 f947 	bl	800b6ce <USB_GetMode>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	f040 848c 	bne.w	8005d60 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f006 f8ab 	bl	800b5a8 <USB_ReadInterrupts>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 8482 	beq.w	8005d5e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	0a1b      	lsrs	r3, r3, #8
 8005464:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f006 f898 	bl	800b5a8 <USB_ReadInterrupts>
 8005478:	4603      	mov	r3, r0
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	d107      	bne.n	8005492 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	695a      	ldr	r2, [r3, #20]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f002 0202 	and.w	r2, r2, #2
 8005490:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4618      	mov	r0, r3
 8005498:	f006 f886 	bl	800b5a8 <USB_ReadInterrupts>
 800549c:	4603      	mov	r3, r0
 800549e:	f003 0310 	and.w	r3, r3, #16
 80054a2:	2b10      	cmp	r3, #16
 80054a4:	d161      	bne.n	800556a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	699a      	ldr	r2, [r3, #24]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0210 	bic.w	r2, r2, #16
 80054b4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f003 020f 	and.w	r2, r3, #15
 80054c2:	4613      	mov	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	4413      	add	r3, r2
 80054d2:	3304      	adds	r3, #4
 80054d4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80054dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054e0:	d124      	bne.n	800552c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80054e8:	4013      	ands	r3, r2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d035      	beq.n	800555a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	091b      	lsrs	r3, r3, #4
 80054f6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	461a      	mov	r2, r3
 8005500:	6a38      	ldr	r0, [r7, #32]
 8005502:	f005 febd 	bl	800b280 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	68da      	ldr	r2, [r3, #12]
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	091b      	lsrs	r3, r3, #4
 800550e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005512:	441a      	add	r2, r3
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	695a      	ldr	r2, [r3, #20]
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	091b      	lsrs	r3, r3, #4
 8005520:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005524:	441a      	add	r2, r3
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	615a      	str	r2, [r3, #20]
 800552a:	e016      	b.n	800555a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005532:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005536:	d110      	bne.n	800555a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800553e:	2208      	movs	r2, #8
 8005540:	4619      	mov	r1, r3
 8005542:	6a38      	ldr	r0, [r7, #32]
 8005544:	f005 fe9c 	bl	800b280 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	695a      	ldr	r2, [r3, #20]
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	091b      	lsrs	r3, r3, #4
 8005550:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005554:	441a      	add	r2, r3
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	699a      	ldr	r2, [r3, #24]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0210 	orr.w	r2, r2, #16
 8005568:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f006 f81a 	bl	800b5a8 <USB_ReadInterrupts>
 8005574:	4603      	mov	r3, r0
 8005576:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800557a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800557e:	f040 80a7 	bne.w	80056d0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005582:	2300      	movs	r3, #0
 8005584:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f006 f81f 	bl	800b5ce <USB_ReadDevAllOutEpInterrupt>
 8005590:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005592:	e099      	b.n	80056c8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 808e 	beq.w	80056bc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	4611      	mov	r1, r2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f006 f843 	bl	800b636 <USB_ReadDevOutEPInterrupt>
 80055b0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00c      	beq.n	80055d6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80055bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055be:	015a      	lsls	r2, r3, #5
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	4413      	add	r3, r2
 80055c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c8:	461a      	mov	r2, r3
 80055ca:	2301      	movs	r3, #1
 80055cc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80055ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 fe8b 	bl	80062ec <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f003 0308 	and.w	r3, r3, #8
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00c      	beq.n	80055fa <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ec:	461a      	mov	r2, r3
 80055ee:	2308      	movs	r3, #8
 80055f0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80055f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 ff61 	bl	80064bc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005610:	461a      	mov	r2, r3
 8005612:	2310      	movs	r3, #16
 8005614:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f003 0302 	and.w	r3, r3, #2
 800561c:	2b00      	cmp	r3, #0
 800561e:	d030      	beq.n	8005682 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005628:	2b80      	cmp	r3, #128	@ 0x80
 800562a:	d109      	bne.n	8005640 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	69fa      	ldr	r2, [r7, #28]
 8005636:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800563a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800563e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005642:	4613      	mov	r3, r2
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	4413      	add	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	4413      	add	r3, r2
 8005652:	3304      	adds	r3, #4
 8005654:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	78db      	ldrb	r3, [r3, #3]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d108      	bne.n	8005670 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2200      	movs	r2, #0
 8005662:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005666:	b2db      	uxtb	r3, r3
 8005668:	4619      	mov	r1, r3
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f008 fd7e 	bl	800e16c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	4413      	add	r3, r2
 8005678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800567c:	461a      	mov	r2, r3
 800567e:	2302      	movs	r3, #2
 8005680:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f003 0320 	and.w	r3, r3, #32
 8005688:	2b00      	cmp	r3, #0
 800568a:	d008      	beq.n	800569e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800568c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568e:	015a      	lsls	r2, r3, #5
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	4413      	add	r3, r2
 8005694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005698:	461a      	mov	r2, r3
 800569a:	2320      	movs	r3, #32
 800569c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d009      	beq.n	80056bc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	015a      	lsls	r2, r3, #5
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	4413      	add	r3, r2
 80056b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b4:	461a      	mov	r2, r3
 80056b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80056ba:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	3301      	adds	r3, #1
 80056c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	085b      	lsrs	r3, r3, #1
 80056c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f47f af62 	bne.w	8005594 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f005 ff67 	bl	800b5a8 <USB_ReadInterrupts>
 80056da:	4603      	mov	r3, r0
 80056dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056e4:	f040 80db 	bne.w	800589e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f005 ff88 	bl	800b602 <USB_ReadDevAllInEpInterrupt>
 80056f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80056f8:	e0cd      	b.n	8005896 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80056fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 80c2 	beq.w	800588a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800570c:	b2d2      	uxtb	r2, r2
 800570e:	4611      	mov	r1, r2
 8005710:	4618      	mov	r0, r3
 8005712:	f005 ffae 	bl	800b672 <USB_ReadDevInEPInterrupt>
 8005716:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d057      	beq.n	80057d2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	f003 030f 	and.w	r3, r3, #15
 8005728:	2201      	movs	r2, #1
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	43db      	mvns	r3, r3
 800573c:	69f9      	ldr	r1, [r7, #28]
 800573e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005742:	4013      	ands	r3, r2
 8005744:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	4413      	add	r3, r2
 800574e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005752:	461a      	mov	r2, r3
 8005754:	2301      	movs	r3, #1
 8005756:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	799b      	ldrb	r3, [r3, #6]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d132      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005760:	6879      	ldr	r1, [r7, #4]
 8005762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005764:	4613      	mov	r3, r2
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	4413      	add	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	440b      	add	r3, r1
 800576e:	3320      	adds	r3, #32
 8005770:	6819      	ldr	r1, [r3, #0]
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005776:	4613      	mov	r3, r2
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	4413      	add	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4403      	add	r3, r0
 8005780:	331c      	adds	r3, #28
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4419      	add	r1, r3
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800578a:	4613      	mov	r3, r2
 800578c:	00db      	lsls	r3, r3, #3
 800578e:	4413      	add	r3, r2
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	4403      	add	r3, r0
 8005794:	3320      	adds	r3, #32
 8005796:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579a:	2b00      	cmp	r3, #0
 800579c:	d113      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x3a2>
 800579e:	6879      	ldr	r1, [r7, #4]
 80057a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057a2:	4613      	mov	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	3324      	adds	r3, #36	@ 0x24
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d108      	bne.n	80057c6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6818      	ldr	r0, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057be:	461a      	mov	r2, r3
 80057c0:	2101      	movs	r1, #1
 80057c2:	f005 ffb5 	bl	800b730 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80057c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	4619      	mov	r1, r3
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f008 fc48 	bl	800e062 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f003 0308 	and.w	r3, r3, #8
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d008      	beq.n	80057ee <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80057dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057de:	015a      	lsls	r2, r3, #5
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	4413      	add	r3, r2
 80057e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e8:	461a      	mov	r2, r3
 80057ea:	2308      	movs	r3, #8
 80057ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80057f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005804:	461a      	mov	r2, r3
 8005806:	2310      	movs	r3, #16
 8005808:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005820:	461a      	mov	r2, r3
 8005822:	2340      	movs	r3, #64	@ 0x40
 8005824:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d023      	beq.n	8005878 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005830:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005832:	6a38      	ldr	r0, [r7, #32]
 8005834:	f004 ff9c 	bl	800a770 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800583a:	4613      	mov	r3, r2
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	3310      	adds	r3, #16
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	4413      	add	r3, r2
 8005848:	3304      	adds	r3, #4
 800584a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	78db      	ldrb	r3, [r3, #3]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d108      	bne.n	8005866 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	2200      	movs	r2, #0
 8005858:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	b2db      	uxtb	r3, r3
 800585e:	4619      	mov	r1, r3
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f008 fc95 	bl	800e190 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	015a      	lsls	r2, r3, #5
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	4413      	add	r3, r2
 800586e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005872:	461a      	mov	r2, r3
 8005874:	2302      	movs	r3, #2
 8005876:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005882:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 fca5 	bl	80061d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	3301      	adds	r3, #1
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	085b      	lsrs	r3, r3, #1
 8005894:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	f47f af2e 	bne.w	80056fa <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f005 fe80 	bl	800b5a8 <USB_ReadInterrupts>
 80058a8:	4603      	mov	r3, r0
 80058aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058b2:	d122      	bne.n	80058fa <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	69fa      	ldr	r2, [r7, #28]
 80058be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058c2:	f023 0301 	bic.w	r3, r3, #1
 80058c6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d108      	bne.n	80058e4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80058da:	2100      	movs	r1, #0
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 fe8b 	bl	80065f8 <HAL_PCDEx_LPM_Callback>
 80058e2:	e002      	b.n	80058ea <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f008 fc33 	bl	800e150 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695a      	ldr	r2, [r3, #20]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80058f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f005 fe52 	bl	800b5a8 <USB_ReadInterrupts>
 8005904:	4603      	mov	r3, r0
 8005906:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800590a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800590e:	d112      	bne.n	8005936 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b01      	cmp	r3, #1
 800591e:	d102      	bne.n	8005926 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f008 fbef 	bl	800e104 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	695a      	ldr	r2, [r3, #20]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005934:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4618      	mov	r0, r3
 800593c:	f005 fe34 	bl	800b5a8 <USB_ReadInterrupts>
 8005940:	4603      	mov	r3, r0
 8005942:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800594a:	f040 80b7 	bne.w	8005abc <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	69fa      	ldr	r2, [r7, #28]
 8005958:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800595c:	f023 0301 	bic.w	r3, r3, #1
 8005960:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2110      	movs	r1, #16
 8005968:	4618      	mov	r0, r3
 800596a:	f004 ff01 	bl	800a770 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800596e:	2300      	movs	r3, #0
 8005970:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005972:	e046      	b.n	8005a02 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005976:	015a      	lsls	r2, r3, #5
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	4413      	add	r3, r2
 800597c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005980:	461a      	mov	r2, r3
 8005982:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005986:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598a:	015a      	lsls	r2, r3, #5
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	4413      	add	r3, r2
 8005990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005998:	0151      	lsls	r1, r2, #5
 800599a:	69fa      	ldr	r2, [r7, #28]
 800599c:	440a      	add	r2, r1
 800599e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059a6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80059a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b4:	461a      	mov	r2, r3
 80059b6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059ba:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80059bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059be:	015a      	lsls	r2, r3, #5
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	4413      	add	r3, r2
 80059c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059cc:	0151      	lsls	r1, r2, #5
 80059ce:	69fa      	ldr	r2, [r7, #28]
 80059d0:	440a      	add	r2, r1
 80059d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059da:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80059dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ec:	0151      	lsls	r1, r2, #5
 80059ee:	69fa      	ldr	r2, [r7, #28]
 80059f0:	440a      	add	r2, r1
 80059f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80059f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80059fa:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059fe:	3301      	adds	r3, #1
 8005a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	791b      	ldrb	r3, [r3, #4]
 8005a06:	461a      	mov	r2, r3
 8005a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d3b2      	bcc.n	8005974 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	69fa      	ldr	r2, [r7, #28]
 8005a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a1c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005a20:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	7bdb      	ldrb	r3, [r3, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d016      	beq.n	8005a58 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a34:	69fa      	ldr	r2, [r7, #28]
 8005a36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a3a:	f043 030b 	orr.w	r3, r3, #11
 8005a3e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a50:	f043 030b 	orr.w	r3, r3, #11
 8005a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a56:	e015      	b.n	8005a84 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	69fa      	ldr	r2, [r7, #28]
 8005a62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005a6a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005a6e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	69fa      	ldr	r2, [r7, #28]
 8005a7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a7e:	f043 030b 	orr.w	r3, r3, #11
 8005a82:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69fa      	ldr	r2, [r7, #28]
 8005a8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a92:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005a96:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6818      	ldr	r0, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	f005 fe42 	bl	800b730 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695a      	ldr	r2, [r3, #20]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005aba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f005 fd71 	bl	800b5a8 <USB_ReadInterrupts>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005acc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ad0:	d123      	bne.n	8005b1a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f005 fe07 	bl	800b6ea <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f004 febe 	bl	800a862 <USB_GetDevSpeed>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	461a      	mov	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681c      	ldr	r4, [r3, #0]
 8005af2:	f001 f9f1 	bl	8006ed8 <HAL_RCC_GetHCLKFreq>
 8005af6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005afc:	461a      	mov	r2, r3
 8005afe:	4620      	mov	r0, r4
 8005b00:	f004 fbc2 	bl	800a288 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f008 fad4 	bl	800e0b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	695a      	ldr	r2, [r3, #20]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005b18:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f005 fd42 	bl	800b5a8 <USB_ReadInterrupts>
 8005b24:	4603      	mov	r3, r0
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b08      	cmp	r3, #8
 8005b2c:	d10a      	bne.n	8005b44 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f008 fab1 	bl	800e096 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f002 0208 	and.w	r2, r2, #8
 8005b42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f005 fd2d 	bl	800b5a8 <USB_ReadInterrupts>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b54:	2b80      	cmp	r3, #128	@ 0x80
 8005b56:	d123      	bne.n	8005ba0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b64:	2301      	movs	r3, #1
 8005b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b68:	e014      	b.n	8005b94 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	440b      	add	r3, r1
 8005b78:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d105      	bne.n	8005b8e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	4619      	mov	r1, r3
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 faf2 	bl	8006172 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	3301      	adds	r3, #1
 8005b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	791b      	ldrb	r3, [r3, #4]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d3e4      	bcc.n	8005b6a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f005 fcff 	bl	800b5a8 <USB_ReadInterrupts>
 8005baa:	4603      	mov	r3, r0
 8005bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bb0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bb4:	d13c      	bne.n	8005c30 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bba:	e02b      	b.n	8005c14 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bcc:	6879      	ldr	r1, [r7, #4]
 8005bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	00db      	lsls	r3, r3, #3
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	3318      	adds	r3, #24
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d115      	bne.n	8005c0e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005be2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	da12      	bge.n	8005c0e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005be8:	6879      	ldr	r1, [r7, #4]
 8005bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bec:	4613      	mov	r3, r2
 8005bee:	00db      	lsls	r3, r3, #3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	3317      	adds	r3, #23
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	4619      	mov	r1, r3
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 fab2 	bl	8006172 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	3301      	adds	r3, #1
 8005c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	791b      	ldrb	r3, [r3, #4]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d3cd      	bcc.n	8005bbc <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005c2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f005 fcb7 	bl	800b5a8 <USB_ReadInterrupts>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c44:	d156      	bne.n	8005cf4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c46:	2301      	movs	r3, #1
 8005c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c4a:	e045      	b.n	8005cd8 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c5c:	6879      	ldr	r1, [r7, #4]
 8005c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c60:	4613      	mov	r3, r2
 8005c62:	00db      	lsls	r3, r3, #3
 8005c64:	4413      	add	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	440b      	add	r3, r1
 8005c6a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d12e      	bne.n	8005cd2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c74:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	da2b      	bge.n	8005cd2 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	0c1a      	lsrs	r2, r3, #16
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005c84:	4053      	eors	r3, r2
 8005c86:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d121      	bne.n	8005cd2 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c92:	4613      	mov	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	4413      	add	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	440b      	add	r3, r1
 8005c9c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005ca4:	6a3b      	ldr	r3, [r7, #32]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d10a      	bne.n	8005cd2 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	69fa      	ldr	r2, [r7, #28]
 8005cc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cce:	6053      	str	r3, [r2, #4]
            break;
 8005cd0:	e008      	b.n	8005ce4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	791b      	ldrb	r3, [r3, #4]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d3b3      	bcc.n	8005c4c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005cf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f005 fc55 	bl	800b5a8 <USB_ReadInterrupts>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d08:	d10a      	bne.n	8005d20 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f008 fa52 	bl	800e1b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695a      	ldr	r2, [r3, #20]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005d1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f005 fc3f 	bl	800b5a8 <USB_ReadInterrupts>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d115      	bne.n	8005d60 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	f003 0304 	and.w	r3, r3, #4
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f008 fa42 	bl	800e1d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6859      	ldr	r1, [r3, #4]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	605a      	str	r2, [r3, #4]
 8005d5c:	e000      	b.n	8005d60 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005d5e:	bf00      	nop
    }
  }
}
 8005d60:	3734      	adds	r7, #52	@ 0x34
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd90      	pop	{r4, r7, pc}

08005d66 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
 8005d6e:	460b      	mov	r3, r1
 8005d70:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_PCD_SetAddress+0x1a>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e012      	b.n	8005da6 <HAL_PCD_SetAddress+0x40>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	78fa      	ldrb	r2, [r7, #3]
 8005d8c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	78fa      	ldrb	r2, [r7, #3]
 8005d94:	4611      	mov	r1, r2
 8005d96:	4618      	mov	r0, r3
 8005d98:	f005 fb9e 	bl	800b4d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b084      	sub	sp, #16
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	4608      	mov	r0, r1
 8005db8:	4611      	mov	r1, r2
 8005dba:	461a      	mov	r2, r3
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	70fb      	strb	r3, [r7, #3]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	803b      	strh	r3, [r7, #0]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005dcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	da0f      	bge.n	8005df4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dd4:	78fb      	ldrb	r3, [r7, #3]
 8005dd6:	f003 020f 	and.w	r2, r3, #15
 8005dda:	4613      	mov	r3, r2
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	3310      	adds	r3, #16
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	4413      	add	r3, r2
 8005de8:	3304      	adds	r3, #4
 8005dea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	705a      	strb	r2, [r3, #1]
 8005df2:	e00f      	b.n	8005e14 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005df4:	78fb      	ldrb	r3, [r7, #3]
 8005df6:	f003 020f 	and.w	r2, r3, #15
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	4413      	add	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	4413      	add	r3, r2
 8005e0a:	3304      	adds	r3, #4
 8005e0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	f003 030f 	and.w	r3, r3, #15
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005e20:	883b      	ldrh	r3, [r7, #0]
 8005e22:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	78ba      	ldrb	r2, [r7, #2]
 8005e2e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	785b      	ldrb	r3, [r3, #1]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d004      	beq.n	8005e42 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e42:	78bb      	ldrb	r3, [r7, #2]
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d102      	bne.n	8005e4e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_PCD_EP_Open+0xae>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e00e      	b.n	8005e7a <HAL_PCD_EP_Open+0xcc>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68f9      	ldr	r1, [r7, #12]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f004 fd1e 	bl	800a8ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005e78:	7afb      	ldrb	r3, [r7, #11]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b084      	sub	sp, #16
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	da0f      	bge.n	8005eb6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e96:	78fb      	ldrb	r3, [r7, #3]
 8005e98:	f003 020f 	and.w	r2, r3, #15
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	4413      	add	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	3310      	adds	r3, #16
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	3304      	adds	r3, #4
 8005eac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	705a      	strb	r2, [r3, #1]
 8005eb4:	e00f      	b.n	8005ed6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	f003 020f 	and.w	r2, r3, #15
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	00db      	lsls	r3, r3, #3
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	4413      	add	r3, r2
 8005ecc:	3304      	adds	r3, #4
 8005ece:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ed6:	78fb      	ldrb	r3, [r7, #3]
 8005ed8:	f003 030f 	and.w	r3, r3, #15
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_PCD_EP_Close+0x6e>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e00e      	b.n	8005f0e <HAL_PCD_EP_Close+0x8c>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68f9      	ldr	r1, [r7, #12]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f004 fd5c 	bl	800a9bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b086      	sub	sp, #24
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	60f8      	str	r0, [r7, #12]
 8005f1e:	607a      	str	r2, [r7, #4]
 8005f20:	603b      	str	r3, [r7, #0]
 8005f22:	460b      	mov	r3, r1
 8005f24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f26:	7afb      	ldrb	r3, [r7, #11]
 8005f28:	f003 020f 	and.w	r2, r3, #15
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	4413      	add	r3, r2
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	2200      	movs	r2, #0
 8005f56:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f58:	7afb      	ldrb	r3, [r7, #11]
 8005f5a:	f003 030f 	and.w	r3, r3, #15
 8005f5e:	b2da      	uxtb	r2, r3
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	799b      	ldrb	r3, [r3, #6]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d102      	bne.n	8005f72 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6818      	ldr	r0, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	799b      	ldrb	r3, [r3, #6]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	6979      	ldr	r1, [r7, #20]
 8005f7e:	f004 fdf9 	bl	800ab74 <USB_EPStartXfer>

  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3718      	adds	r7, #24
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	607a      	str	r2, [r7, #4]
 8005f96:	603b      	str	r3, [r7, #0]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f9c:	7afb      	ldrb	r3, [r7, #11]
 8005f9e:	f003 020f 	and.w	r2, r3, #15
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	4413      	add	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	3310      	adds	r3, #16
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4413      	add	r3, r2
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fcc:	7afb      	ldrb	r3, [r7, #11]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	b2da      	uxtb	r2, r3
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	799b      	ldrb	r3, [r3, #6]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d102      	bne.n	8005fe6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6818      	ldr	r0, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	799b      	ldrb	r3, [r3, #6]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	6979      	ldr	r1, [r7, #20]
 8005ff2:	f004 fdbf 	bl	800ab74 <USB_EPStartXfer>

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	f003 030f 	and.w	r3, r3, #15
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	7912      	ldrb	r2, [r2, #4]
 8006016:	4293      	cmp	r3, r2
 8006018:	d901      	bls.n	800601e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e04f      	b.n	80060be <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800601e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006022:	2b00      	cmp	r3, #0
 8006024:	da0f      	bge.n	8006046 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006026:	78fb      	ldrb	r3, [r7, #3]
 8006028:	f003 020f 	and.w	r2, r3, #15
 800602c:	4613      	mov	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	4413      	add	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	3310      	adds	r3, #16
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	4413      	add	r3, r2
 800603a:	3304      	adds	r3, #4
 800603c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	705a      	strb	r2, [r3, #1]
 8006044:	e00d      	b.n	8006062 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006046:	78fa      	ldrb	r2, [r7, #3]
 8006048:	4613      	mov	r3, r2
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	4413      	add	r3, r2
 8006058:	3304      	adds	r3, #4
 800605a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006068:	78fb      	ldrb	r3, [r7, #3]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	b2da      	uxtb	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <HAL_PCD_EP_SetStall+0x82>
 800607e:	2302      	movs	r3, #2
 8006080:	e01d      	b.n	80060be <HAL_PCD_EP_SetStall+0xbe>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68f9      	ldr	r1, [r7, #12]
 8006090:	4618      	mov	r0, r3
 8006092:	f005 f94d 	bl	800b330 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006096:	78fb      	ldrb	r3, [r7, #3]
 8006098:	f003 030f 	and.w	r3, r3, #15
 800609c:	2b00      	cmp	r3, #0
 800609e:	d109      	bne.n	80060b4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6818      	ldr	r0, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	7999      	ldrb	r1, [r3, #6]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80060ae:	461a      	mov	r2, r3
 80060b0:	f005 fb3e 	bl	800b730 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3710      	adds	r7, #16
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b084      	sub	sp, #16
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
 80060ce:	460b      	mov	r3, r1
 80060d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80060d2:	78fb      	ldrb	r3, [r7, #3]
 80060d4:	f003 030f 	and.w	r3, r3, #15
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	7912      	ldrb	r2, [r2, #4]
 80060dc:	4293      	cmp	r3, r2
 80060de:	d901      	bls.n	80060e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e042      	b.n	800616a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	da0f      	bge.n	800610c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060ec:	78fb      	ldrb	r3, [r7, #3]
 80060ee:	f003 020f 	and.w	r2, r3, #15
 80060f2:	4613      	mov	r3, r2
 80060f4:	00db      	lsls	r3, r3, #3
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	3310      	adds	r3, #16
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	4413      	add	r3, r2
 8006100:	3304      	adds	r3, #4
 8006102:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2201      	movs	r2, #1
 8006108:	705a      	strb	r2, [r3, #1]
 800610a:	e00f      	b.n	800612c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800610c:	78fb      	ldrb	r3, [r7, #3]
 800610e:	f003 020f 	and.w	r2, r3, #15
 8006112:	4613      	mov	r3, r2
 8006114:	00db      	lsls	r3, r3, #3
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	4413      	add	r3, r2
 8006122:	3304      	adds	r3, #4
 8006124:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006132:	78fb      	ldrb	r3, [r7, #3]
 8006134:	f003 030f 	and.w	r3, r3, #15
 8006138:	b2da      	uxtb	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006144:	2b01      	cmp	r3, #1
 8006146:	d101      	bne.n	800614c <HAL_PCD_EP_ClrStall+0x86>
 8006148:	2302      	movs	r3, #2
 800614a:	e00e      	b.n	800616a <HAL_PCD_EP_ClrStall+0xa4>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68f9      	ldr	r1, [r7, #12]
 800615a:	4618      	mov	r0, r3
 800615c:	f005 f956 	bl	800b40c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	460b      	mov	r3, r1
 800617c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800617e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006182:	2b00      	cmp	r3, #0
 8006184:	da0c      	bge.n	80061a0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006186:	78fb      	ldrb	r3, [r7, #3]
 8006188:	f003 020f 	and.w	r2, r3, #15
 800618c:	4613      	mov	r3, r2
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	4413      	add	r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	3310      	adds	r3, #16
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	4413      	add	r3, r2
 800619a:	3304      	adds	r3, #4
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	e00c      	b.n	80061ba <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	f003 020f 	and.w	r2, r3, #15
 80061a6:	4613      	mov	r3, r2
 80061a8:	00db      	lsls	r3, r3, #3
 80061aa:	4413      	add	r3, r2
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	4413      	add	r3, r2
 80061b6:	3304      	adds	r3, #4
 80061b8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68f9      	ldr	r1, [r7, #12]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f004 ff75 	bl	800b0b0 <USB_EPStopXfer>
 80061c6:	4603      	mov	r3, r0
 80061c8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80061ca:	7afb      	ldrb	r3, [r7, #11]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b08a      	sub	sp, #40	@ 0x28
 80061d8:	af02      	add	r7, sp, #8
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	4613      	mov	r3, r2
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	4413      	add	r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	3310      	adds	r3, #16
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	4413      	add	r3, r2
 80061f8:	3304      	adds	r3, #4
 80061fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	695a      	ldr	r2, [r3, #20]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	429a      	cmp	r2, r3
 8006206:	d901      	bls.n	800620c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e06b      	b.n	80062e4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	69fa      	ldr	r2, [r7, #28]
 800621e:	429a      	cmp	r2, r3
 8006220:	d902      	bls.n	8006228 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	3303      	adds	r3, #3
 800622c:	089b      	lsrs	r3, r3, #2
 800622e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006230:	e02a      	b.n	8006288 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	69fa      	ldr	r2, [r7, #28]
 8006244:	429a      	cmp	r2, r3
 8006246:	d902      	bls.n	800624e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	3303      	adds	r3, #3
 8006252:	089b      	lsrs	r3, r3, #2
 8006254:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	68d9      	ldr	r1, [r3, #12]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	b2da      	uxtb	r2, r3
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	4603      	mov	r3, r0
 800626a:	6978      	ldr	r0, [r7, #20]
 800626c:	f004 ffca 	bl	800b204 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	441a      	add	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	695a      	ldr	r2, [r3, #20]
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	441a      	add	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	4413      	add	r3, r2
 8006290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006298:	69ba      	ldr	r2, [r7, #24]
 800629a:	429a      	cmp	r2, r3
 800629c:	d809      	bhi.n	80062b2 <PCD_WriteEmptyTxFifo+0xde>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	695a      	ldr	r2, [r3, #20]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d203      	bcs.n	80062b2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1bf      	bne.n	8006232 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	691a      	ldr	r2, [r3, #16]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d811      	bhi.n	80062e2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	2201      	movs	r2, #1
 80062c6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ca:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	43db      	mvns	r3, r3
 80062d8:	6939      	ldr	r1, [r7, #16]
 80062da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062de:	4013      	ands	r3, r2
 80062e0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3720      	adds	r7, #32
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b088      	sub	sp, #32
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	333c      	adds	r3, #60	@ 0x3c
 8006304:	3304      	adds	r3, #4
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	4413      	add	r3, r2
 8006312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	799b      	ldrb	r3, [r3, #6]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d17b      	bne.n	800641a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f003 0308 	and.w	r3, r3, #8
 8006328:	2b00      	cmp	r3, #0
 800632a:	d015      	beq.n	8006358 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	4a61      	ldr	r2, [pc, #388]	@ (80064b4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	f240 80b9 	bls.w	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800633c:	2b00      	cmp	r3, #0
 800633e:	f000 80b3 	beq.w	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634e:	461a      	mov	r2, r3
 8006350:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006354:	6093      	str	r3, [r2, #8]
 8006356:	e0a7      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	f003 0320 	and.w	r3, r3, #32
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636e:	461a      	mov	r2, r3
 8006370:	2320      	movs	r3, #32
 8006372:	6093      	str	r3, [r2, #8]
 8006374:	e098      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800637c:	2b00      	cmp	r3, #0
 800637e:	f040 8093 	bne.w	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	4a4b      	ldr	r2, [pc, #300]	@ (80064b4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d90f      	bls.n	80063aa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	015a      	lsls	r2, r3, #5
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	4413      	add	r3, r2
 800639c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a0:	461a      	mov	r2, r3
 80063a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063a6:	6093      	str	r3, [r2, #8]
 80063a8:	e07e      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	4613      	mov	r3, r2
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	4413      	add	r3, r2
 80063bc:	3304      	adds	r3, #4
 80063be:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a1a      	ldr	r2, [r3, #32]
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	0159      	lsls	r1, r3, #5
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	440b      	add	r3, r1
 80063cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063d6:	1ad2      	subs	r2, r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d114      	bne.n	800640c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d109      	bne.n	80063fe <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6818      	ldr	r0, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063f4:	461a      	mov	r2, r3
 80063f6:	2101      	movs	r1, #1
 80063f8:	f005 f99a 	bl	800b730 <USB_EP0_OutStart>
 80063fc:	e006      	b.n	800640c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	68da      	ldr	r2, [r3, #12]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	695b      	ldr	r3, [r3, #20]
 8006406:	441a      	add	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	b2db      	uxtb	r3, r3
 8006410:	4619      	mov	r1, r3
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f007 fe0a 	bl	800e02c <HAL_PCD_DataOutStageCallback>
 8006418:	e046      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	4a26      	ldr	r2, [pc, #152]	@ (80064b8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d124      	bne.n	800646c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00a      	beq.n	8006442 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006438:	461a      	mov	r2, r3
 800643a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800643e:	6093      	str	r3, [r2, #8]
 8006440:	e032      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	f003 0320 	and.w	r3, r3, #32
 8006448:	2b00      	cmp	r3, #0
 800644a:	d008      	beq.n	800645e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	015a      	lsls	r2, r3, #5
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	4413      	add	r3, r2
 8006454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006458:	461a      	mov	r2, r3
 800645a:	2320      	movs	r3, #32
 800645c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	b2db      	uxtb	r3, r3
 8006462:	4619      	mov	r1, r3
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f007 fde1 	bl	800e02c <HAL_PCD_DataOutStageCallback>
 800646a:	e01d      	b.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d114      	bne.n	800649c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	4613      	mov	r3, r2
 8006478:	00db      	lsls	r3, r3, #3
 800647a:	4413      	add	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d108      	bne.n	800649c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6818      	ldr	r0, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006494:	461a      	mov	r2, r3
 8006496:	2100      	movs	r1, #0
 8006498:	f005 f94a 	bl	800b730 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	4619      	mov	r1, r3
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f007 fdc2 	bl	800e02c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3720      	adds	r7, #32
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	4f54300a 	.word	0x4f54300a
 80064b8:	4f54310a 	.word	0x4f54310a

080064bc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	333c      	adds	r3, #60	@ 0x3c
 80064d4:	3304      	adds	r3, #4
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	015a      	lsls	r2, r3, #5
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	4413      	add	r3, r2
 80064e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	4a15      	ldr	r2, [pc, #84]	@ (8006544 <PCD_EP_OutSetupPacket_int+0x88>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d90e      	bls.n	8006510 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d009      	beq.n	8006510 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006508:	461a      	mov	r2, r3
 800650a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800650e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f007 fd79 	bl	800e008 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	4a0a      	ldr	r2, [pc, #40]	@ (8006544 <PCD_EP_OutSetupPacket_int+0x88>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d90c      	bls.n	8006538 <PCD_EP_OutSetupPacket_int+0x7c>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	799b      	ldrb	r3, [r3, #6]
 8006522:	2b01      	cmp	r3, #1
 8006524:	d108      	bne.n	8006538 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006530:	461a      	mov	r2, r3
 8006532:	2101      	movs	r1, #1
 8006534:	f005 f8fc 	bl	800b730 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	4f54300a 	.word	0x4f54300a

08006548 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	460b      	mov	r3, r1
 8006552:	70fb      	strb	r3, [r7, #3]
 8006554:	4613      	mov	r3, r2
 8006556:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006560:	78fb      	ldrb	r3, [r7, #3]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d107      	bne.n	8006576 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006566:	883b      	ldrh	r3, [r7, #0]
 8006568:	0419      	lsls	r1, r3, #16
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	430a      	orrs	r2, r1
 8006572:	629a      	str	r2, [r3, #40]	@ 0x28
 8006574:	e028      	b.n	80065c8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800657c:	0c1b      	lsrs	r3, r3, #16
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	4413      	add	r3, r2
 8006582:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006584:	2300      	movs	r3, #0
 8006586:	73fb      	strb	r3, [r7, #15]
 8006588:	e00d      	b.n	80065a6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	7bfb      	ldrb	r3, [r7, #15]
 8006590:	3340      	adds	r3, #64	@ 0x40
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	4413      	add	r3, r2
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	0c1b      	lsrs	r3, r3, #16
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	4413      	add	r3, r2
 800659e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	3301      	adds	r3, #1
 80065a4:	73fb      	strb	r3, [r7, #15]
 80065a6:	7bfa      	ldrb	r2, [r7, #15]
 80065a8:	78fb      	ldrb	r3, [r7, #3]
 80065aa:	3b01      	subs	r3, #1
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d3ec      	bcc.n	800658a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80065b0:	883b      	ldrh	r3, [r7, #0]
 80065b2:	0418      	lsls	r0, r3, #16
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6819      	ldr	r1, [r3, #0]
 80065b8:	78fb      	ldrb	r3, [r7, #3]
 80065ba:	3b01      	subs	r3, #1
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	4302      	orrs	r2, r0
 80065c0:	3340      	adds	r3, #64	@ 0x40
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	440b      	add	r3, r1
 80065c6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	460b      	mov	r3, r1
 80065e0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	887a      	ldrh	r2, [r7, #2]
 80065e8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	460b      	mov	r3, r1
 8006602:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006604:	bf00      	nop
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr

08006610 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e267      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d075      	beq.n	800671a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800662e:	4b88      	ldr	r3, [pc, #544]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 030c 	and.w	r3, r3, #12
 8006636:	2b04      	cmp	r3, #4
 8006638:	d00c      	beq.n	8006654 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800663a:	4b85      	ldr	r3, [pc, #532]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006642:	2b08      	cmp	r3, #8
 8006644:	d112      	bne.n	800666c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006646:	4b82      	ldr	r3, [pc, #520]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800664e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006652:	d10b      	bne.n	800666c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006654:	4b7e      	ldr	r3, [pc, #504]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d05b      	beq.n	8006718 <HAL_RCC_OscConfig+0x108>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d157      	bne.n	8006718 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e242      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006674:	d106      	bne.n	8006684 <HAL_RCC_OscConfig+0x74>
 8006676:	4b76      	ldr	r3, [pc, #472]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a75      	ldr	r2, [pc, #468]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 800667c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006680:	6013      	str	r3, [r2, #0]
 8006682:	e01d      	b.n	80066c0 <HAL_RCC_OscConfig+0xb0>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800668c:	d10c      	bne.n	80066a8 <HAL_RCC_OscConfig+0x98>
 800668e:	4b70      	ldr	r3, [pc, #448]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a6f      	ldr	r2, [pc, #444]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006698:	6013      	str	r3, [r2, #0]
 800669a:	4b6d      	ldr	r3, [pc, #436]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a6c      	ldr	r2, [pc, #432]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	e00b      	b.n	80066c0 <HAL_RCC_OscConfig+0xb0>
 80066a8:	4b69      	ldr	r3, [pc, #420]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a68      	ldr	r2, [pc, #416]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066b2:	6013      	str	r3, [r2, #0]
 80066b4:	4b66      	ldr	r3, [pc, #408]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a65      	ldr	r2, [pc, #404]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d013      	beq.n	80066f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c8:	f7fd f8a6 	bl	8003818 <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066d0:	f7fd f8a2 	bl	8003818 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b64      	cmp	r3, #100	@ 0x64
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e207      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066e2:	4b5b      	ldr	r3, [pc, #364]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0f0      	beq.n	80066d0 <HAL_RCC_OscConfig+0xc0>
 80066ee:	e014      	b.n	800671a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066f0:	f7fd f892 	bl	8003818 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066f8:	f7fd f88e 	bl	8003818 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b64      	cmp	r3, #100	@ 0x64
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e1f3      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800670a:	4b51      	ldr	r3, [pc, #324]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1f0      	bne.n	80066f8 <HAL_RCC_OscConfig+0xe8>
 8006716:	e000      	b.n	800671a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d063      	beq.n	80067ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006726:	4b4a      	ldr	r3, [pc, #296]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 030c 	and.w	r3, r3, #12
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006732:	4b47      	ldr	r3, [pc, #284]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800673a:	2b08      	cmp	r3, #8
 800673c:	d11c      	bne.n	8006778 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800673e:	4b44      	ldr	r3, [pc, #272]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d116      	bne.n	8006778 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800674a:	4b41      	ldr	r3, [pc, #260]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d005      	beq.n	8006762 <HAL_RCC_OscConfig+0x152>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d001      	beq.n	8006762 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e1c7      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006762:	4b3b      	ldr	r3, [pc, #236]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	00db      	lsls	r3, r3, #3
 8006770:	4937      	ldr	r1, [pc, #220]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006772:	4313      	orrs	r3, r2
 8006774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006776:	e03a      	b.n	80067ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d020      	beq.n	80067c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006780:	4b34      	ldr	r3, [pc, #208]	@ (8006854 <HAL_RCC_OscConfig+0x244>)
 8006782:	2201      	movs	r2, #1
 8006784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006786:	f7fd f847 	bl	8003818 <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800678c:	e008      	b.n	80067a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800678e:	f7fd f843 	bl	8003818 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e1a8      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0f0      	beq.n	800678e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067ac:	4b28      	ldr	r3, [pc, #160]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	4925      	ldr	r1, [pc, #148]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	600b      	str	r3, [r1, #0]
 80067c0:	e015      	b.n	80067ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067c2:	4b24      	ldr	r3, [pc, #144]	@ (8006854 <HAL_RCC_OscConfig+0x244>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c8:	f7fd f826 	bl	8003818 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067d0:	f7fd f822 	bl	8003818 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e187      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d036      	beq.n	8006868 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d016      	beq.n	8006830 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006802:	4b15      	ldr	r3, [pc, #84]	@ (8006858 <HAL_RCC_OscConfig+0x248>)
 8006804:	2201      	movs	r2, #1
 8006806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006808:	f7fd f806 	bl	8003818 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006810:	f7fd f802 	bl	8003818 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e167      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006822:	4b0b      	ldr	r3, [pc, #44]	@ (8006850 <HAL_RCC_OscConfig+0x240>)
 8006824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f0      	beq.n	8006810 <HAL_RCC_OscConfig+0x200>
 800682e:	e01b      	b.n	8006868 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006830:	4b09      	ldr	r3, [pc, #36]	@ (8006858 <HAL_RCC_OscConfig+0x248>)
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006836:	f7fc ffef 	bl	8003818 <HAL_GetTick>
 800683a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800683c:	e00e      	b.n	800685c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800683e:	f7fc ffeb 	bl	8003818 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d907      	bls.n	800685c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e150      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
 8006850:	40023800 	.word	0x40023800
 8006854:	42470000 	.word	0x42470000
 8006858:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800685c:	4b88      	ldr	r3, [pc, #544]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800685e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1ea      	bne.n	800683e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0304 	and.w	r3, r3, #4
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 8097 	beq.w	80069a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006876:	2300      	movs	r3, #0
 8006878:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800687a:	4b81      	ldr	r3, [pc, #516]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800687c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10f      	bne.n	80068a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006886:	2300      	movs	r3, #0
 8006888:	60bb      	str	r3, [r7, #8]
 800688a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006894:	6413      	str	r3, [r2, #64]	@ 0x40
 8006896:	4b7a      	ldr	r3, [pc, #488]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800689e:	60bb      	str	r3, [r7, #8]
 80068a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068a2:	2301      	movs	r3, #1
 80068a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068a6:	4b77      	ldr	r3, [pc, #476]	@ (8006a84 <HAL_RCC_OscConfig+0x474>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d118      	bne.n	80068e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068b2:	4b74      	ldr	r3, [pc, #464]	@ (8006a84 <HAL_RCC_OscConfig+0x474>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a73      	ldr	r2, [pc, #460]	@ (8006a84 <HAL_RCC_OscConfig+0x474>)
 80068b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068be:	f7fc ffab 	bl	8003818 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068c6:	f7fc ffa7 	bl	8003818 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e10c      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d8:	4b6a      	ldr	r3, [pc, #424]	@ (8006a84 <HAL_RCC_OscConfig+0x474>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d106      	bne.n	80068fa <HAL_RCC_OscConfig+0x2ea>
 80068ec:	4b64      	ldr	r3, [pc, #400]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 80068ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068f0:	4a63      	ldr	r2, [pc, #396]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 80068f2:	f043 0301 	orr.w	r3, r3, #1
 80068f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068f8:	e01c      	b.n	8006934 <HAL_RCC_OscConfig+0x324>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2b05      	cmp	r3, #5
 8006900:	d10c      	bne.n	800691c <HAL_RCC_OscConfig+0x30c>
 8006902:	4b5f      	ldr	r3, [pc, #380]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006906:	4a5e      	ldr	r2, [pc, #376]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006908:	f043 0304 	orr.w	r3, r3, #4
 800690c:	6713      	str	r3, [r2, #112]	@ 0x70
 800690e:	4b5c      	ldr	r3, [pc, #368]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006912:	4a5b      	ldr	r2, [pc, #364]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006914:	f043 0301 	orr.w	r3, r3, #1
 8006918:	6713      	str	r3, [r2, #112]	@ 0x70
 800691a:	e00b      	b.n	8006934 <HAL_RCC_OscConfig+0x324>
 800691c:	4b58      	ldr	r3, [pc, #352]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800691e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006920:	4a57      	ldr	r2, [pc, #348]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006922:	f023 0301 	bic.w	r3, r3, #1
 8006926:	6713      	str	r3, [r2, #112]	@ 0x70
 8006928:	4b55      	ldr	r3, [pc, #340]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800692a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800692c:	4a54      	ldr	r2, [pc, #336]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800692e:	f023 0304 	bic.w	r3, r3, #4
 8006932:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d015      	beq.n	8006968 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800693c:	f7fc ff6c 	bl	8003818 <HAL_GetTick>
 8006940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006942:	e00a      	b.n	800695a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006944:	f7fc ff68 	bl	8003818 <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006952:	4293      	cmp	r3, r2
 8006954:	d901      	bls.n	800695a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e0cb      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800695a:	4b49      	ldr	r3, [pc, #292]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800695c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d0ee      	beq.n	8006944 <HAL_RCC_OscConfig+0x334>
 8006966:	e014      	b.n	8006992 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006968:	f7fc ff56 	bl	8003818 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800696e:	e00a      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006970:	f7fc ff52 	bl	8003818 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800697e:	4293      	cmp	r3, r2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e0b5      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006986:	4b3e      	ldr	r3, [pc, #248]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1ee      	bne.n	8006970 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006992:	7dfb      	ldrb	r3, [r7, #23]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d105      	bne.n	80069a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006998:	4b39      	ldr	r3, [pc, #228]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800699a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699c:	4a38      	ldr	r2, [pc, #224]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 800699e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	699b      	ldr	r3, [r3, #24]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 80a1 	beq.w	8006af0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069ae:	4b34      	ldr	r3, [pc, #208]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f003 030c 	and.w	r3, r3, #12
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d05c      	beq.n	8006a74 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d141      	bne.n	8006a46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c2:	4b31      	ldr	r3, [pc, #196]	@ (8006a88 <HAL_RCC_OscConfig+0x478>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069c8:	f7fc ff26 	bl	8003818 <HAL_GetTick>
 80069cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ce:	e008      	b.n	80069e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069d0:	f7fc ff22 	bl	8003818 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d901      	bls.n	80069e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80069de:	2303      	movs	r3, #3
 80069e0:	e087      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e2:	4b27      	ldr	r3, [pc, #156]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1f0      	bne.n	80069d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69da      	ldr	r2, [r3, #28]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	431a      	orrs	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fc:	019b      	lsls	r3, r3, #6
 80069fe:	431a      	orrs	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a04:	085b      	lsrs	r3, r3, #1
 8006a06:	3b01      	subs	r3, #1
 8006a08:	041b      	lsls	r3, r3, #16
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a10:	061b      	lsls	r3, r3, #24
 8006a12:	491b      	ldr	r1, [pc, #108]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a18:	4b1b      	ldr	r3, [pc, #108]	@ (8006a88 <HAL_RCC_OscConfig+0x478>)
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a1e:	f7fc fefb 	bl	8003818 <HAL_GetTick>
 8006a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a24:	e008      	b.n	8006a38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a26:	f7fc fef7 	bl	8003818 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e05c      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a38:	4b11      	ldr	r3, [pc, #68]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0f0      	beq.n	8006a26 <HAL_RCC_OscConfig+0x416>
 8006a44:	e054      	b.n	8006af0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a46:	4b10      	ldr	r3, [pc, #64]	@ (8006a88 <HAL_RCC_OscConfig+0x478>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a4c:	f7fc fee4 	bl	8003818 <HAL_GetTick>
 8006a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a52:	e008      	b.n	8006a66 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a54:	f7fc fee0 	bl	8003818 <HAL_GetTick>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e045      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a66:	4b06      	ldr	r3, [pc, #24]	@ (8006a80 <HAL_RCC_OscConfig+0x470>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1f0      	bne.n	8006a54 <HAL_RCC_OscConfig+0x444>
 8006a72:	e03d      	b.n	8006af0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d107      	bne.n	8006a8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e038      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
 8006a80:	40023800 	.word	0x40023800
 8006a84:	40007000 	.word	0x40007000
 8006a88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8006afc <HAL_RCC_OscConfig+0x4ec>)
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d028      	beq.n	8006aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d121      	bne.n	8006aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d11a      	bne.n	8006aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006abc:	4013      	ands	r3, r2
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ac2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d111      	bne.n	8006aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad2:	085b      	lsrs	r3, r3, #1
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d107      	bne.n	8006aec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d001      	beq.n	8006af0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	40023800 	.word	0x40023800

08006b00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e0cc      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b14:	4b68      	ldr	r3, [pc, #416]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0307 	and.w	r3, r3, #7
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d90c      	bls.n	8006b3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b22:	4b65      	ldr	r3, [pc, #404]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	b2d2      	uxtb	r2, r2
 8006b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b2a:	4b63      	ldr	r3, [pc, #396]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0307 	and.w	r3, r3, #7
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d001      	beq.n	8006b3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e0b8      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d020      	beq.n	8006b8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d005      	beq.n	8006b60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b54:	4b59      	ldr	r3, [pc, #356]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	4a58      	ldr	r2, [pc, #352]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0308 	and.w	r3, r3, #8
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d005      	beq.n	8006b78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b6c:	4b53      	ldr	r3, [pc, #332]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	4a52      	ldr	r2, [pc, #328]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b78:	4b50      	ldr	r3, [pc, #320]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	494d      	ldr	r1, [pc, #308]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d044      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d107      	bne.n	8006bae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b9e:	4b47      	ldr	r3, [pc, #284]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d119      	bne.n	8006bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e07f      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d003      	beq.n	8006bbe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d107      	bne.n	8006bce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e06f      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bce:	4b3b      	ldr	r3, [pc, #236]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e067      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bde:	4b37      	ldr	r3, [pc, #220]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f023 0203 	bic.w	r2, r3, #3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	4934      	ldr	r1, [pc, #208]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bf0:	f7fc fe12 	bl	8003818 <HAL_GetTick>
 8006bf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bf6:	e00a      	b.n	8006c0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf8:	f7fc fe0e 	bl	8003818 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e04f      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0e:	4b2b      	ldr	r3, [pc, #172]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f003 020c 	and.w	r2, r3, #12
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d1eb      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c20:	4b25      	ldr	r3, [pc, #148]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0307 	and.w	r3, r3, #7
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d20c      	bcs.n	8006c48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c2e:	4b22      	ldr	r3, [pc, #136]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c36:	4b20      	ldr	r3, [pc, #128]	@ (8006cb8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0307 	and.w	r3, r3, #7
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d001      	beq.n	8006c48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e032      	b.n	8006cae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0304 	and.w	r3, r3, #4
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d008      	beq.n	8006c66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c54:	4b19      	ldr	r3, [pc, #100]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	4916      	ldr	r1, [pc, #88]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0308 	and.w	r3, r3, #8
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d009      	beq.n	8006c86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c72:	4b12      	ldr	r3, [pc, #72]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	490e      	ldr	r1, [pc, #56]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c86:	f000 f821 	bl	8006ccc <HAL_RCC_GetSysClockFreq>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006cbc <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	091b      	lsrs	r3, r3, #4
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	490a      	ldr	r1, [pc, #40]	@ (8006cc0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c98:	5ccb      	ldrb	r3, [r1, r3]
 8006c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c9e:	4a09      	ldr	r2, [pc, #36]	@ (8006cc4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ca0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006ca2:	4b09      	ldr	r3, [pc, #36]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1c8>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7fc fd72 	bl	8003790 <HAL_InitTick>

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	40023c00 	.word	0x40023c00
 8006cbc:	40023800 	.word	0x40023800
 8006cc0:	0800ef3c 	.word	0x0800ef3c
 8006cc4:	2000000c 	.word	0x2000000c
 8006cc8:	20000010 	.word	0x20000010

08006ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cd0:	b094      	sub	sp, #80	@ 0x50
 8006cd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ce4:	4b79      	ldr	r3, [pc, #484]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	f003 030c 	and.w	r3, r3, #12
 8006cec:	2b08      	cmp	r3, #8
 8006cee:	d00d      	beq.n	8006d0c <HAL_RCC_GetSysClockFreq+0x40>
 8006cf0:	2b08      	cmp	r3, #8
 8006cf2:	f200 80e1 	bhi.w	8006eb8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <HAL_RCC_GetSysClockFreq+0x34>
 8006cfa:	2b04      	cmp	r3, #4
 8006cfc:	d003      	beq.n	8006d06 <HAL_RCC_GetSysClockFreq+0x3a>
 8006cfe:	e0db      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d00:	4b73      	ldr	r3, [pc, #460]	@ (8006ed0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d04:	e0db      	b.n	8006ebe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d06:	4b73      	ldr	r3, [pc, #460]	@ (8006ed4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006d08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d0a:	e0d8      	b.n	8006ebe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d0c:	4b6f      	ldr	r3, [pc, #444]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d14:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d16:	4b6d      	ldr	r3, [pc, #436]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d063      	beq.n	8006dea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d22:	4b6a      	ldr	r3, [pc, #424]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	099b      	lsrs	r3, r3, #6
 8006d28:	2200      	movs	r2, #0
 8006d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d34:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d36:	2300      	movs	r3, #0
 8006d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006d3e:	4622      	mov	r2, r4
 8006d40:	462b      	mov	r3, r5
 8006d42:	f04f 0000 	mov.w	r0, #0
 8006d46:	f04f 0100 	mov.w	r1, #0
 8006d4a:	0159      	lsls	r1, r3, #5
 8006d4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d50:	0150      	lsls	r0, r2, #5
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	4621      	mov	r1, r4
 8006d58:	1a51      	subs	r1, r2, r1
 8006d5a:	6139      	str	r1, [r7, #16]
 8006d5c:	4629      	mov	r1, r5
 8006d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d62:	617b      	str	r3, [r7, #20]
 8006d64:	f04f 0200 	mov.w	r2, #0
 8006d68:	f04f 0300 	mov.w	r3, #0
 8006d6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d70:	4659      	mov	r1, fp
 8006d72:	018b      	lsls	r3, r1, #6
 8006d74:	4651      	mov	r1, sl
 8006d76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d7a:	4651      	mov	r1, sl
 8006d7c:	018a      	lsls	r2, r1, #6
 8006d7e:	4651      	mov	r1, sl
 8006d80:	ebb2 0801 	subs.w	r8, r2, r1
 8006d84:	4659      	mov	r1, fp
 8006d86:	eb63 0901 	sbc.w	r9, r3, r1
 8006d8a:	f04f 0200 	mov.w	r2, #0
 8006d8e:	f04f 0300 	mov.w	r3, #0
 8006d92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d9e:	4690      	mov	r8, r2
 8006da0:	4699      	mov	r9, r3
 8006da2:	4623      	mov	r3, r4
 8006da4:	eb18 0303 	adds.w	r3, r8, r3
 8006da8:	60bb      	str	r3, [r7, #8]
 8006daa:	462b      	mov	r3, r5
 8006dac:	eb49 0303 	adc.w	r3, r9, r3
 8006db0:	60fb      	str	r3, [r7, #12]
 8006db2:	f04f 0200 	mov.w	r2, #0
 8006db6:	f04f 0300 	mov.w	r3, #0
 8006dba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	024b      	lsls	r3, r1, #9
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006dc8:	4621      	mov	r1, r4
 8006dca:	024a      	lsls	r2, r1, #9
 8006dcc:	4610      	mov	r0, r2
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006dd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006dd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ddc:	f7f9 fa48 	bl	8000270 <__aeabi_uldivmod>
 8006de0:	4602      	mov	r2, r0
 8006de2:	460b      	mov	r3, r1
 8006de4:	4613      	mov	r3, r2
 8006de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006de8:	e058      	b.n	8006e9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dea:	4b38      	ldr	r3, [pc, #224]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	099b      	lsrs	r3, r3, #6
 8006df0:	2200      	movs	r2, #0
 8006df2:	4618      	mov	r0, r3
 8006df4:	4611      	mov	r1, r2
 8006df6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006dfa:	623b      	str	r3, [r7, #32]
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e04:	4642      	mov	r2, r8
 8006e06:	464b      	mov	r3, r9
 8006e08:	f04f 0000 	mov.w	r0, #0
 8006e0c:	f04f 0100 	mov.w	r1, #0
 8006e10:	0159      	lsls	r1, r3, #5
 8006e12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e16:	0150      	lsls	r0, r2, #5
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4641      	mov	r1, r8
 8006e1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e22:	4649      	mov	r1, r9
 8006e24:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e28:	f04f 0200 	mov.w	r2, #0
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006e3c:	ebb2 040a 	subs.w	r4, r2, sl
 8006e40:	eb63 050b 	sbc.w	r5, r3, fp
 8006e44:	f04f 0200 	mov.w	r2, #0
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	00eb      	lsls	r3, r5, #3
 8006e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e52:	00e2      	lsls	r2, r4, #3
 8006e54:	4614      	mov	r4, r2
 8006e56:	461d      	mov	r5, r3
 8006e58:	4643      	mov	r3, r8
 8006e5a:	18e3      	adds	r3, r4, r3
 8006e5c:	603b      	str	r3, [r7, #0]
 8006e5e:	464b      	mov	r3, r9
 8006e60:	eb45 0303 	adc.w	r3, r5, r3
 8006e64:	607b      	str	r3, [r7, #4]
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	f04f 0300 	mov.w	r3, #0
 8006e6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e72:	4629      	mov	r1, r5
 8006e74:	028b      	lsls	r3, r1, #10
 8006e76:	4621      	mov	r1, r4
 8006e78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	028a      	lsls	r2, r1, #10
 8006e80:	4610      	mov	r0, r2
 8006e82:	4619      	mov	r1, r3
 8006e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e86:	2200      	movs	r2, #0
 8006e88:	61bb      	str	r3, [r7, #24]
 8006e8a:	61fa      	str	r2, [r7, #28]
 8006e8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e90:	f7f9 f9ee 	bl	8000270 <__aeabi_uldivmod>
 8006e94:	4602      	mov	r2, r0
 8006e96:	460b      	mov	r3, r1
 8006e98:	4613      	mov	r3, r2
 8006e9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x200>)
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	0c1b      	lsrs	r3, r3, #16
 8006ea2:	f003 0303 	and.w	r3, r3, #3
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006eac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006eb6:	e002      	b.n	8006ebe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006eb8:	4b05      	ldr	r3, [pc, #20]	@ (8006ed0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ebc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3750      	adds	r7, #80	@ 0x50
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006eca:	bf00      	nop
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	00f42400 	.word	0x00f42400
 8006ed4:	007a1200 	.word	0x007a1200

08006ed8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006edc:	4b03      	ldr	r3, [pc, #12]	@ (8006eec <HAL_RCC_GetHCLKFreq+0x14>)
 8006ede:	681b      	ldr	r3, [r3, #0]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	2000000c 	.word	0x2000000c

08006ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ef4:	f7ff fff0 	bl	8006ed8 <HAL_RCC_GetHCLKFreq>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	4b05      	ldr	r3, [pc, #20]	@ (8006f10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	0a9b      	lsrs	r3, r3, #10
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	4903      	ldr	r1, [pc, #12]	@ (8006f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f06:	5ccb      	ldrb	r3, [r1, r3]
 8006f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40023800 	.word	0x40023800
 8006f14:	0800ef4c 	.word	0x0800ef4c

08006f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f1c:	f7ff ffdc 	bl	8006ed8 <HAL_RCC_GetHCLKFreq>
 8006f20:	4602      	mov	r2, r0
 8006f22:	4b05      	ldr	r3, [pc, #20]	@ (8006f38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	0b5b      	lsrs	r3, r3, #13
 8006f28:	f003 0307 	and.w	r3, r3, #7
 8006f2c:	4903      	ldr	r1, [pc, #12]	@ (8006f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f2e:	5ccb      	ldrb	r3, [r1, r3]
 8006f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	40023800 	.word	0x40023800
 8006f3c:	0800ef4c 	.word	0x0800ef4c

08006f40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b082      	sub	sp, #8
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d101      	bne.n	8006f52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e07b      	b.n	800704a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d108      	bne.n	8006f6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f62:	d009      	beq.n	8006f78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	61da      	str	r2, [r3, #28]
 8006f6a:	e005      	b.n	8006f78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d106      	bne.n	8006f98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7fb faa6 	bl	80024e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	f003 0302 	and.w	r3, r3, #2
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	f003 0301 	and.w	r3, r3, #1
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fe8:	431a      	orrs	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	69db      	ldr	r3, [r3, #28]
 8006fee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ff2:	431a      	orrs	r2, r3
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6a1b      	ldr	r3, [r3, #32]
 8006ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ffc:	ea42 0103 	orr.w	r1, r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007004:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	699b      	ldr	r3, [r3, #24]
 8007014:	0c1b      	lsrs	r3, r3, #16
 8007016:	f003 0104 	and.w	r1, r3, #4
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701e:	f003 0210 	and.w	r2, r3, #16
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69da      	ldr	r2, [r3, #28]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007038:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007052:	b580      	push	{r7, lr}
 8007054:	b088      	sub	sp, #32
 8007056:	af00      	add	r7, sp, #0
 8007058:	60f8      	str	r0, [r7, #12]
 800705a:	60b9      	str	r1, [r7, #8]
 800705c:	603b      	str	r3, [r7, #0]
 800705e:	4613      	mov	r3, r2
 8007060:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007062:	f7fc fbd9 	bl	8003818 <HAL_GetTick>
 8007066:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007068:	88fb      	ldrh	r3, [r7, #6]
 800706a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b01      	cmp	r3, #1
 8007076:	d001      	beq.n	800707c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007078:	2302      	movs	r3, #2
 800707a:	e12a      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <HAL_SPI_Transmit+0x36>
 8007082:	88fb      	ldrh	r3, [r7, #6]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d101      	bne.n	800708c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e122      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007092:	2b01      	cmp	r3, #1
 8007094:	d101      	bne.n	800709a <HAL_SPI_Transmit+0x48>
 8007096:	2302      	movs	r3, #2
 8007098:	e11b      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2203      	movs	r2, #3
 80070a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	68ba      	ldr	r2, [r7, #8]
 80070b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	88fa      	ldrh	r2, [r7, #6]
 80070ba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	88fa      	ldrh	r2, [r7, #6]
 80070c0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070e8:	d10f      	bne.n	800710a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007108:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007114:	2b40      	cmp	r3, #64	@ 0x40
 8007116:	d007      	beq.n	8007128 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007126:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007130:	d152      	bne.n	80071d8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d002      	beq.n	8007140 <HAL_SPI_Transmit+0xee>
 800713a:	8b7b      	ldrh	r3, [r7, #26]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d145      	bne.n	80071cc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007144:	881a      	ldrh	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007150:	1c9a      	adds	r2, r3, #2
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b29a      	uxth	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007164:	e032      	b.n	80071cc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b02      	cmp	r3, #2
 8007172:	d112      	bne.n	800719a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007178:	881a      	ldrh	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007184:	1c9a      	adds	r2, r3, #2
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800718e:	b29b      	uxth	r3, r3
 8007190:	3b01      	subs	r3, #1
 8007192:	b29a      	uxth	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007198:	e018      	b.n	80071cc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800719a:	f7fc fb3d 	bl	8003818 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	683a      	ldr	r2, [r7, #0]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d803      	bhi.n	80071b2 <HAL_SPI_Transmit+0x160>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071b0:	d102      	bne.n	80071b8 <HAL_SPI_Transmit+0x166>
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d109      	bne.n	80071cc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e082      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1c7      	bne.n	8007166 <HAL_SPI_Transmit+0x114>
 80071d6:	e053      	b.n	8007280 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d002      	beq.n	80071e6 <HAL_SPI_Transmit+0x194>
 80071e0:	8b7b      	ldrh	r3, [r7, #26]
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d147      	bne.n	8007276 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	330c      	adds	r3, #12
 80071f0:	7812      	ldrb	r2, [r2, #0]
 80071f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007202:	b29b      	uxth	r3, r3
 8007204:	3b01      	subs	r3, #1
 8007206:	b29a      	uxth	r2, r3
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800720c:	e033      	b.n	8007276 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d113      	bne.n	8007244 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	330c      	adds	r3, #12
 8007226:	7812      	ldrb	r2, [r2, #0]
 8007228:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007238:	b29b      	uxth	r3, r3
 800723a:	3b01      	subs	r3, #1
 800723c:	b29a      	uxth	r2, r3
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007242:	e018      	b.n	8007276 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007244:	f7fc fae8 	bl	8003818 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	683a      	ldr	r2, [r7, #0]
 8007250:	429a      	cmp	r2, r3
 8007252:	d803      	bhi.n	800725c <HAL_SPI_Transmit+0x20a>
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800725a:	d102      	bne.n	8007262 <HAL_SPI_Transmit+0x210>
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d109      	bne.n	8007276 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e02d      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800727a:	b29b      	uxth	r3, r3
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1c6      	bne.n	800720e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007280:	69fa      	ldr	r2, [r7, #28]
 8007282:	6839      	ldr	r1, [r7, #0]
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fcf7 	bl	8007c78 <SPI_EndRxTxTransaction>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2220      	movs	r2, #32
 8007294:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10a      	bne.n	80072b4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800729e:	2300      	movs	r3, #0
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	617b      	str	r3, [r7, #20]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	617b      	str	r3, [r7, #20]
 80072b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d001      	beq.n	80072d0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e000      	b.n	80072d2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80072d0:	2300      	movs	r3, #0
  }
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3720      	adds	r7, #32
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b088      	sub	sp, #32
 80072de:	af02      	add	r7, sp, #8
 80072e0:	60f8      	str	r0, [r7, #12]
 80072e2:	60b9      	str	r1, [r7, #8]
 80072e4:	603b      	str	r3, [r7, #0]
 80072e6:	4613      	mov	r3, r2
 80072e8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d001      	beq.n	80072fa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80072f6:	2302      	movs	r3, #2
 80072f8:	e104      	b.n	8007504 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_Receive+0x2c>
 8007300:	88fb      	ldrh	r3, [r7, #6]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e0fc      	b.n	8007504 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007312:	d112      	bne.n	800733a <HAL_SPI_Receive+0x60>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d10e      	bne.n	800733a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2204      	movs	r2, #4
 8007320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007324:	88fa      	ldrh	r2, [r7, #6]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	4613      	mov	r3, r2
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 f8eb 	bl	800750c <HAL_SPI_TransmitReceive>
 8007336:	4603      	mov	r3, r0
 8007338:	e0e4      	b.n	8007504 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800733a:	f7fc fa6d 	bl	8003818 <HAL_GetTick>
 800733e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_SPI_Receive+0x74>
 800734a:	2302      	movs	r3, #2
 800734c:	e0da      	b.n	8007504 <HAL_SPI_Receive+0x22a>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2204      	movs	r2, #4
 800735a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	88fa      	ldrh	r2, [r7, #6]
 800736e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	88fa      	ldrh	r2, [r7, #6]
 8007374:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800739c:	d10f      	bne.n	80073be <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80073bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c8:	2b40      	cmp	r3, #64	@ 0x40
 80073ca:	d007      	beq.n	80073dc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d170      	bne.n	80074c6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80073e4:	e035      	b.n	8007452 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d115      	bne.n	8007420 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f103 020c 	add.w	r2, r3, #12
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007400:	7812      	ldrb	r2, [r2, #0]
 8007402:	b2d2      	uxtb	r2, r2
 8007404:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007414:	b29b      	uxth	r3, r3
 8007416:	3b01      	subs	r3, #1
 8007418:	b29a      	uxth	r2, r3
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800741e:	e018      	b.n	8007452 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007420:	f7fc f9fa 	bl	8003818 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	429a      	cmp	r2, r3
 800742e:	d803      	bhi.n	8007438 <HAL_SPI_Receive+0x15e>
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007436:	d102      	bne.n	800743e <HAL_SPI_Receive+0x164>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e058      	b.n	8007504 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007456:	b29b      	uxth	r3, r3
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1c4      	bne.n	80073e6 <HAL_SPI_Receive+0x10c>
 800745c:	e038      	b.n	80074d0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	f003 0301 	and.w	r3, r3, #1
 8007468:	2b01      	cmp	r3, #1
 800746a:	d113      	bne.n	8007494 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68da      	ldr	r2, [r3, #12]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	b292      	uxth	r2, r2
 8007478:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747e:	1c9a      	adds	r2, r3, #2
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007488:	b29b      	uxth	r3, r3
 800748a:	3b01      	subs	r3, #1
 800748c:	b29a      	uxth	r2, r3
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007492:	e018      	b.n	80074c6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007494:	f7fc f9c0 	bl	8003818 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	683a      	ldr	r2, [r7, #0]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d803      	bhi.n	80074ac <HAL_SPI_Receive+0x1d2>
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074aa:	d102      	bne.n	80074b2 <HAL_SPI_Receive+0x1d8>
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d109      	bne.n	80074c6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e01e      	b.n	8007504 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1c6      	bne.n	800745e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	6839      	ldr	r1, [r7, #0]
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f000 fb69 	bl	8007bac <SPI_EndRxTransaction>
 80074da:	4603      	mov	r3, r0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2220      	movs	r2, #32
 80074e4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	e000      	b.n	8007504 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007502:	2300      	movs	r3, #0
  }
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b08a      	sub	sp, #40	@ 0x28
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
 8007518:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800751a:	2301      	movs	r3, #1
 800751c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800751e:	f7fc f97b 	bl	8003818 <HAL_GetTick>
 8007522:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800752a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007532:	887b      	ldrh	r3, [r7, #2]
 8007534:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007536:	7ffb      	ldrb	r3, [r7, #31]
 8007538:	2b01      	cmp	r3, #1
 800753a:	d00c      	beq.n	8007556 <HAL_SPI_TransmitReceive+0x4a>
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007542:	d106      	bne.n	8007552 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d102      	bne.n	8007552 <HAL_SPI_TransmitReceive+0x46>
 800754c:	7ffb      	ldrb	r3, [r7, #31]
 800754e:	2b04      	cmp	r3, #4
 8007550:	d001      	beq.n	8007556 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007552:	2302      	movs	r3, #2
 8007554:	e17f      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d005      	beq.n	8007568 <HAL_SPI_TransmitReceive+0x5c>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d002      	beq.n	8007568 <HAL_SPI_TransmitReceive+0x5c>
 8007562:	887b      	ldrh	r3, [r7, #2]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d101      	bne.n	800756c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	e174      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007572:	2b01      	cmp	r3, #1
 8007574:	d101      	bne.n	800757a <HAL_SPI_TransmitReceive+0x6e>
 8007576:	2302      	movs	r3, #2
 8007578:	e16d      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007588:	b2db      	uxtb	r3, r3
 800758a:	2b04      	cmp	r3, #4
 800758c:	d003      	beq.n	8007596 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2205      	movs	r2, #5
 8007592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	887a      	ldrh	r2, [r7, #2]
 80075a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	887a      	ldrh	r2, [r7, #2]
 80075ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	887a      	ldrh	r2, [r7, #2]
 80075b8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	887a      	ldrh	r2, [r7, #2]
 80075be:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d6:	2b40      	cmp	r3, #64	@ 0x40
 80075d8:	d007      	beq.n	80075ea <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075f2:	d17e      	bne.n	80076f2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d002      	beq.n	8007602 <HAL_SPI_TransmitReceive+0xf6>
 80075fc:	8afb      	ldrh	r3, [r7, #22]
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d16c      	bne.n	80076dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007606:	881a      	ldrh	r2, [r3, #0]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007612:	1c9a      	adds	r2, r3, #2
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800761c:	b29b      	uxth	r3, r3
 800761e:	3b01      	subs	r3, #1
 8007620:	b29a      	uxth	r2, r3
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007626:	e059      	b.n	80076dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f003 0302 	and.w	r3, r3, #2
 8007632:	2b02      	cmp	r3, #2
 8007634:	d11b      	bne.n	800766e <HAL_SPI_TransmitReceive+0x162>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800763a:	b29b      	uxth	r3, r3
 800763c:	2b00      	cmp	r3, #0
 800763e:	d016      	beq.n	800766e <HAL_SPI_TransmitReceive+0x162>
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	2b01      	cmp	r3, #1
 8007644:	d113      	bne.n	800766e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800764a:	881a      	ldrh	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007656:	1c9a      	adds	r2, r3, #2
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	2b01      	cmp	r3, #1
 800767a:	d119      	bne.n	80076b0 <HAL_SPI_TransmitReceive+0x1a4>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007680:	b29b      	uxth	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d014      	beq.n	80076b0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68da      	ldr	r2, [r3, #12]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007690:	b292      	uxth	r2, r2
 8007692:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007698:	1c9a      	adds	r2, r3, #2
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	3b01      	subs	r3, #1
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80076ac:	2301      	movs	r3, #1
 80076ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80076b0:	f7fc f8b2 	bl	8003818 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076bc:	429a      	cmp	r2, r3
 80076be:	d80d      	bhi.n	80076dc <HAL_SPI_TransmitReceive+0x1d0>
 80076c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076c6:	d009      	beq.n	80076dc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e0bc      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1a0      	bne.n	8007628 <HAL_SPI_TransmitReceive+0x11c>
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d19b      	bne.n	8007628 <HAL_SPI_TransmitReceive+0x11c>
 80076f0:	e082      	b.n	80077f8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d002      	beq.n	8007700 <HAL_SPI_TransmitReceive+0x1f4>
 80076fa:	8afb      	ldrh	r3, [r7, #22]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d171      	bne.n	80077e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	330c      	adds	r3, #12
 800770a:	7812      	ldrb	r2, [r2, #0]
 800770c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800771c:	b29b      	uxth	r3, r3
 800771e:	3b01      	subs	r3, #1
 8007720:	b29a      	uxth	r2, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007726:	e05d      	b.n	80077e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f003 0302 	and.w	r3, r3, #2
 8007732:	2b02      	cmp	r3, #2
 8007734:	d11c      	bne.n	8007770 <HAL_SPI_TransmitReceive+0x264>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800773a:	b29b      	uxth	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	d017      	beq.n	8007770 <HAL_SPI_TransmitReceive+0x264>
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	2b01      	cmp	r3, #1
 8007744:	d114      	bne.n	8007770 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	330c      	adds	r3, #12
 8007750:	7812      	ldrb	r2, [r2, #0]
 8007752:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007758:	1c5a      	adds	r2, r3, #1
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007762:	b29b      	uxth	r3, r3
 8007764:	3b01      	subs	r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800776c:	2300      	movs	r3, #0
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f003 0301 	and.w	r3, r3, #1
 800777a:	2b01      	cmp	r3, #1
 800777c:	d119      	bne.n	80077b2 <HAL_SPI_TransmitReceive+0x2a6>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007782:	b29b      	uxth	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	d014      	beq.n	80077b2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	68da      	ldr	r2, [r3, #12]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007792:	b2d2      	uxtb	r2, r2
 8007794:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779a:	1c5a      	adds	r2, r3, #1
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077ae:	2301      	movs	r3, #1
 80077b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80077b2:	f7fc f831 	bl	8003818 <HAL_GetTick>
 80077b6:	4602      	mov	r2, r0
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077be:	429a      	cmp	r2, r3
 80077c0:	d803      	bhi.n	80077ca <HAL_SPI_TransmitReceive+0x2be>
 80077c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077c8:	d102      	bne.n	80077d0 <HAL_SPI_TransmitReceive+0x2c4>
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d109      	bne.n	80077e4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80077e0:	2303      	movs	r3, #3
 80077e2:	e038      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d19c      	bne.n	8007728 <HAL_SPI_TransmitReceive+0x21c>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d197      	bne.n	8007728 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077f8:	6a3a      	ldr	r2, [r7, #32]
 80077fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f000 fa3b 	bl	8007c78 <SPI_EndRxTxTransaction>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d008      	beq.n	800781a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2220      	movs	r2, #32
 800780c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e01d      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007822:	2300      	movs	r3, #0
 8007824:	613b      	str	r3, [r7, #16]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	613b      	str	r3, [r7, #16]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	613b      	str	r3, [r7, #16]
 8007836:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e000      	b.n	8007856 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007854:	2300      	movs	r3, #0
  }
}
 8007856:	4618      	mov	r0, r3
 8007858:	3728      	adds	r7, #40	@ 0x28
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
	...

08007860 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b088      	sub	sp, #32
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	099b      	lsrs	r3, r3, #6
 800787c:	f003 0301 	and.w	r3, r3, #1
 8007880:	2b00      	cmp	r3, #0
 8007882:	d10f      	bne.n	80078a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00a      	beq.n	80078a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	099b      	lsrs	r3, r3, #6
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b00      	cmp	r3, #0
 8007898:	d004      	beq.n	80078a4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	4798      	blx	r3
    return;
 80078a2:	e0d7      	b.n	8007a54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	085b      	lsrs	r3, r3, #1
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00a      	beq.n	80078c6 <HAL_SPI_IRQHandler+0x66>
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	09db      	lsrs	r3, r3, #7
 80078b4:	f003 0301 	and.w	r3, r3, #1
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d004      	beq.n	80078c6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	4798      	blx	r3
    return;
 80078c4:	e0c6      	b.n	8007a54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	095b      	lsrs	r3, r3, #5
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10c      	bne.n	80078ec <HAL_SPI_IRQHandler+0x8c>
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	099b      	lsrs	r3, r3, #6
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d106      	bne.n	80078ec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	0a1b      	lsrs	r3, r3, #8
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 80b4 	beq.w	8007a54 <HAL_SPI_IRQHandler+0x1f4>
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	095b      	lsrs	r3, r3, #5
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f000 80ad 	beq.w	8007a54 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	099b      	lsrs	r3, r3, #6
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d023      	beq.n	800794e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b03      	cmp	r3, #3
 8007910:	d011      	beq.n	8007936 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007916:	f043 0204 	orr.w	r2, r3, #4
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	617b      	str	r3, [r7, #20]
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	e00b      	b.n	800794e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007936:	2300      	movs	r3, #0
 8007938:	613b      	str	r3, [r7, #16]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	613b      	str	r3, [r7, #16]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	613b      	str	r3, [r7, #16]
 800794a:	693b      	ldr	r3, [r7, #16]
        return;
 800794c:	e082      	b.n	8007a54 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	095b      	lsrs	r3, r3, #5
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	d014      	beq.n	8007984 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800795e:	f043 0201 	orr.w	r2, r3, #1
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007966:	2300      	movs	r3, #0
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	0a1b      	lsrs	r3, r3, #8
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00c      	beq.n	80079aa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007994:	f043 0208 	orr.w	r2, r3, #8
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800799c:	2300      	movs	r3, #0
 800799e:	60bb      	str	r3, [r7, #8]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	60bb      	str	r3, [r7, #8]
 80079a8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d04f      	beq.n	8007a52 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80079c0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d104      	bne.n	80079de <HAL_SPI_IRQHandler+0x17e>
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d034      	beq.n	8007a48 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685a      	ldr	r2, [r3, #4]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f022 0203 	bic.w	r2, r2, #3
 80079ec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d011      	beq.n	8007a1a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079fa:	4a18      	ldr	r2, [pc, #96]	@ (8007a5c <HAL_SPI_IRQHandler+0x1fc>)
 80079fc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7fc ff3e 	bl	8004884 <HAL_DMA_Abort_IT>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d005      	beq.n	8007a1a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d016      	beq.n	8007a50 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a26:	4a0d      	ldr	r2, [pc, #52]	@ (8007a5c <HAL_SPI_IRQHandler+0x1fc>)
 8007a28:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7fc ff28 	bl	8004884 <HAL_DMA_Abort_IT>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007a46:	e003      	b.n	8007a50 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 f809 	bl	8007a60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007a4e:	e000      	b.n	8007a52 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007a50:	bf00      	nop
    return;
 8007a52:	bf00      	nop
  }
}
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	08007a75 	.word	0x08007a75

08007a60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a80:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f7ff ffe6 	bl	8007a60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a94:	bf00      	nop
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b088      	sub	sp, #32
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	603b      	str	r3, [r7, #0]
 8007aa8:	4613      	mov	r3, r2
 8007aaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007aac:	f7fb feb4 	bl	8003818 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab4:	1a9b      	subs	r3, r3, r2
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	4413      	add	r3, r2
 8007aba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007abc:	f7fb feac 	bl	8003818 <HAL_GetTick>
 8007ac0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ac2:	4b39      	ldr	r3, [pc, #228]	@ (8007ba8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	015b      	lsls	r3, r3, #5
 8007ac8:	0d1b      	lsrs	r3, r3, #20
 8007aca:	69fa      	ldr	r2, [r7, #28]
 8007acc:	fb02 f303 	mul.w	r3, r2, r3
 8007ad0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ad2:	e055      	b.n	8007b80 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ada:	d051      	beq.n	8007b80 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007adc:	f7fb fe9c 	bl	8003818 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d902      	bls.n	8007af2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d13d      	bne.n	8007b6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007b00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b0a:	d111      	bne.n	8007b30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b14:	d004      	beq.n	8007b20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b1e:	d107      	bne.n	8007b30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b38:	d10f      	bne.n	8007b5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b48:	601a      	str	r2, [r3, #0]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007b58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2200      	movs	r2, #0
 8007b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e018      	b.n	8007ba0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d102      	bne.n	8007b7a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	61fb      	str	r3, [r7, #28]
 8007b78:	e002      	b.n	8007b80 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	689a      	ldr	r2, [r3, #8]
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	4013      	ands	r3, r2
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	bf0c      	ite	eq
 8007b90:	2301      	moveq	r3, #1
 8007b92:	2300      	movne	r3, #0
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	461a      	mov	r2, r3
 8007b98:	79fb      	ldrb	r3, [r7, #7]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d19a      	bne.n	8007ad4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3720      	adds	r7, #32
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	2000000c 	.word	0x2000000c

08007bac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af02      	add	r7, sp, #8
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bc0:	d111      	bne.n	8007be6 <SPI_EndRxTransaction+0x3a>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bca:	d004      	beq.n	8007bd6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bd4:	d107      	bne.n	8007be6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007be4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bee:	d12a      	bne.n	8007c46 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bf8:	d012      	beq.n	8007c20 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2200      	movs	r2, #0
 8007c02:	2180      	movs	r1, #128	@ 0x80
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	f7ff ff49 	bl	8007a9c <SPI_WaitFlagStateUntilTimeout>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d02d      	beq.n	8007c6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c14:	f043 0220 	orr.w	r2, r3, #32
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e026      	b.n	8007c6e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2200      	movs	r2, #0
 8007c28:	2101      	movs	r1, #1
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f7ff ff36 	bl	8007a9c <SPI_WaitFlagStateUntilTimeout>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d01a      	beq.n	8007c6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3a:	f043 0220 	orr.w	r2, r3, #32
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e013      	b.n	8007c6e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	9300      	str	r3, [sp, #0]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	2101      	movs	r1, #1
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f7ff ff23 	bl	8007a9c <SPI_WaitFlagStateUntilTimeout>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d007      	beq.n	8007c6c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c60:	f043 0220 	orr.w	r2, r3, #32
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007c68:	2303      	movs	r3, #3
 8007c6a:	e000      	b.n	8007c6e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3710      	adds	r7, #16
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
	...

08007c78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	2102      	movs	r1, #2
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f7ff ff04 	bl	8007a9c <SPI_WaitFlagStateUntilTimeout>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d007      	beq.n	8007caa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c9e:	f043 0220 	orr.w	r2, r3, #32
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	e032      	b.n	8007d10 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007caa:	4b1b      	ldr	r3, [pc, #108]	@ (8007d18 <SPI_EndRxTxTransaction+0xa0>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a1b      	ldr	r2, [pc, #108]	@ (8007d1c <SPI_EndRxTxTransaction+0xa4>)
 8007cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb4:	0d5b      	lsrs	r3, r3, #21
 8007cb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007cba:	fb02 f303 	mul.w	r3, r2, r3
 8007cbe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cc8:	d112      	bne.n	8007cf0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2180      	movs	r1, #128	@ 0x80
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f7ff fee1 	bl	8007a9c <SPI_WaitFlagStateUntilTimeout>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d016      	beq.n	8007d0e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ce4:	f043 0220 	orr.w	r2, r3, #32
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e00f      	b.n	8007d10 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00a      	beq.n	8007d0c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d06:	2b80      	cmp	r3, #128	@ 0x80
 8007d08:	d0f2      	beq.n	8007cf0 <SPI_EndRxTxTransaction+0x78>
 8007d0a:	e000      	b.n	8007d0e <SPI_EndRxTxTransaction+0x96>
        break;
 8007d0c:	bf00      	nop
  }

  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3718      	adds	r7, #24
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	2000000c 	.word	0x2000000c
 8007d1c:	165e9f81 	.word	0x165e9f81

08007d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d101      	bne.n	8007d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e041      	b.n	8007db6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d106      	bne.n	8007d4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f7fa fe7c 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	4610      	mov	r0, r2
 8007d60:	f000 fbde 	bl	8008520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2201      	movs	r2, #1
 8007d68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3708      	adds	r7, #8
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
	...

08007dc0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d001      	beq.n	8007dd8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e046      	b.n	8007e66 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2202      	movs	r2, #2
 8007ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a23      	ldr	r2, [pc, #140]	@ (8007e74 <HAL_TIM_Base_Start+0xb4>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d022      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007df2:	d01d      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a1f      	ldr	r2, [pc, #124]	@ (8007e78 <HAL_TIM_Base_Start+0xb8>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d018      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a1e      	ldr	r2, [pc, #120]	@ (8007e7c <HAL_TIM_Base_Start+0xbc>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d013      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007e80 <HAL_TIM_Base_Start+0xc0>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d00e      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a1b      	ldr	r2, [pc, #108]	@ (8007e84 <HAL_TIM_Base_Start+0xc4>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d009      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a19      	ldr	r2, [pc, #100]	@ (8007e88 <HAL_TIM_Base_Start+0xc8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d004      	beq.n	8007e30 <HAL_TIM_Base_Start+0x70>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a18      	ldr	r2, [pc, #96]	@ (8007e8c <HAL_TIM_Base_Start+0xcc>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d111      	bne.n	8007e54 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b06      	cmp	r3, #6
 8007e40:	d010      	beq.n	8007e64 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f042 0201 	orr.w	r2, r2, #1
 8007e50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e52:	e007      	b.n	8007e64 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f042 0201 	orr.w	r2, r2, #1
 8007e62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	40010000 	.word	0x40010000
 8007e78:	40000400 	.word	0x40000400
 8007e7c:	40000800 	.word	0x40000800
 8007e80:	40000c00 	.word	0x40000c00
 8007e84:	40010400 	.word	0x40010400
 8007e88:	40014000 	.word	0x40014000
 8007e8c:	40001800 	.word	0x40001800

08007e90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d101      	bne.n	8007ea2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e041      	b.n	8007f26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 f839 	bl	8007f2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	3304      	adds	r3, #4
 8007ecc:	4619      	mov	r1, r3
 8007ece:	4610      	mov	r0, r2
 8007ed0:	f000 fb26 	bl	8008520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f36:	bf00      	nop
 8007f38:	370c      	adds	r7, #12
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
	...

08007f44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d109      	bne.n	8007f68 <HAL_TIM_PWM_Start+0x24>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	bf14      	ite	ne
 8007f60:	2301      	movne	r3, #1
 8007f62:	2300      	moveq	r3, #0
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	e022      	b.n	8007fae <HAL_TIM_PWM_Start+0x6a>
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d109      	bne.n	8007f82 <HAL_TIM_PWM_Start+0x3e>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	bf14      	ite	ne
 8007f7a:	2301      	movne	r3, #1
 8007f7c:	2300      	moveq	r3, #0
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	e015      	b.n	8007fae <HAL_TIM_PWM_Start+0x6a>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2b08      	cmp	r3, #8
 8007f86:	d109      	bne.n	8007f9c <HAL_TIM_PWM_Start+0x58>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	bf14      	ite	ne
 8007f94:	2301      	movne	r3, #1
 8007f96:	2300      	moveq	r3, #0
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	e008      	b.n	8007fae <HAL_TIM_PWM_Start+0x6a>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	bf14      	ite	ne
 8007fa8:	2301      	movne	r3, #1
 8007faa:	2300      	moveq	r3, #0
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e07c      	b.n	80080b0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d104      	bne.n	8007fc6 <HAL_TIM_PWM_Start+0x82>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007fc4:	e013      	b.n	8007fee <HAL_TIM_PWM_Start+0xaa>
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2b04      	cmp	r3, #4
 8007fca:	d104      	bne.n	8007fd6 <HAL_TIM_PWM_Start+0x92>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2202      	movs	r2, #2
 8007fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007fd4:	e00b      	b.n	8007fee <HAL_TIM_PWM_Start+0xaa>
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	2b08      	cmp	r3, #8
 8007fda:	d104      	bne.n	8007fe6 <HAL_TIM_PWM_Start+0xa2>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2202      	movs	r2, #2
 8007fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007fe4:	e003      	b.n	8007fee <HAL_TIM_PWM_Start+0xaa>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2202      	movs	r2, #2
 8007fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	6839      	ldr	r1, [r7, #0]
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f000 fe13 	bl	8008c22 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a2d      	ldr	r2, [pc, #180]	@ (80080b8 <HAL_TIM_PWM_Start+0x174>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d004      	beq.n	8008010 <HAL_TIM_PWM_Start+0xcc>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a2c      	ldr	r2, [pc, #176]	@ (80080bc <HAL_TIM_PWM_Start+0x178>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d101      	bne.n	8008014 <HAL_TIM_PWM_Start+0xd0>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <HAL_TIM_PWM_Start+0xd2>
 8008014:	2300      	movs	r3, #0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d007      	beq.n	800802a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008028:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a22      	ldr	r2, [pc, #136]	@ (80080b8 <HAL_TIM_PWM_Start+0x174>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d022      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800803c:	d01d      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a1f      	ldr	r2, [pc, #124]	@ (80080c0 <HAL_TIM_PWM_Start+0x17c>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d018      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a1d      	ldr	r2, [pc, #116]	@ (80080c4 <HAL_TIM_PWM_Start+0x180>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d013      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a1c      	ldr	r2, [pc, #112]	@ (80080c8 <HAL_TIM_PWM_Start+0x184>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d00e      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a16      	ldr	r2, [pc, #88]	@ (80080bc <HAL_TIM_PWM_Start+0x178>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d009      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a18      	ldr	r2, [pc, #96]	@ (80080cc <HAL_TIM_PWM_Start+0x188>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d004      	beq.n	800807a <HAL_TIM_PWM_Start+0x136>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a16      	ldr	r2, [pc, #88]	@ (80080d0 <HAL_TIM_PWM_Start+0x18c>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d111      	bne.n	800809e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	f003 0307 	and.w	r3, r3, #7
 8008084:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2b06      	cmp	r3, #6
 800808a:	d010      	beq.n	80080ae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f042 0201 	orr.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800809c:	e007      	b.n	80080ae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f042 0201 	orr.w	r2, r2, #1
 80080ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	40010000 	.word	0x40010000
 80080bc:	40010400 	.word	0x40010400
 80080c0:	40000400 	.word	0x40000400
 80080c4:	40000800 	.word	0x40000800
 80080c8:	40000c00 	.word	0x40000c00
 80080cc:	40014000 	.word	0x40014000
 80080d0:	40001800 	.word	0x40001800

080080d4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d101      	bne.n	80080e8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e041      	b.n	800816c <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d106      	bne.n	8008102 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f839 	bl	8008174 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2202      	movs	r2, #2
 8008106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	3304      	adds	r3, #4
 8008112:	4619      	mov	r1, r3
 8008114:	4610      	mov	r0, r2
 8008116:	f000 fa03 	bl	8008520 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 0208 	bic.w	r2, r2, #8
 8008128:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6819      	ldr	r1, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2201      	movs	r2, #1
 800814e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3708      	adds	r7, #8
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008194:	2300      	movs	r3, #0
 8008196:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d101      	bne.n	80081a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80081a2:	2302      	movs	r3, #2
 80081a4:	e0ae      	b.n	8008304 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b0c      	cmp	r3, #12
 80081b2:	f200 809f 	bhi.w	80082f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80081b6:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80081b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081bc:	080081f1 	.word	0x080081f1
 80081c0:	080082f5 	.word	0x080082f5
 80081c4:	080082f5 	.word	0x080082f5
 80081c8:	080082f5 	.word	0x080082f5
 80081cc:	08008231 	.word	0x08008231
 80081d0:	080082f5 	.word	0x080082f5
 80081d4:	080082f5 	.word	0x080082f5
 80081d8:	080082f5 	.word	0x080082f5
 80081dc:	08008273 	.word	0x08008273
 80081e0:	080082f5 	.word	0x080082f5
 80081e4:	080082f5 	.word	0x080082f5
 80081e8:	080082f5 	.word	0x080082f5
 80081ec:	080082b3 	.word	0x080082b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68b9      	ldr	r1, [r7, #8]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f000 fa38 	bl	800866c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	699a      	ldr	r2, [r3, #24]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f042 0208 	orr.w	r2, r2, #8
 800820a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	699a      	ldr	r2, [r3, #24]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f022 0204 	bic.w	r2, r2, #4
 800821a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	6999      	ldr	r1, [r3, #24]
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	691a      	ldr	r2, [r3, #16]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	430a      	orrs	r2, r1
 800822c:	619a      	str	r2, [r3, #24]
      break;
 800822e:	e064      	b.n	80082fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68b9      	ldr	r1, [r7, #8]
 8008236:	4618      	mov	r0, r3
 8008238:	f000 fa88 	bl	800874c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	699a      	ldr	r2, [r3, #24]
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800824a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	699a      	ldr	r2, [r3, #24]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800825a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6999      	ldr	r1, [r3, #24]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	021a      	lsls	r2, r3, #8
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	430a      	orrs	r2, r1
 800826e:	619a      	str	r2, [r3, #24]
      break;
 8008270:	e043      	b.n	80082fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68b9      	ldr	r1, [r7, #8]
 8008278:	4618      	mov	r0, r3
 800827a:	f000 fadd 	bl	8008838 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69da      	ldr	r2, [r3, #28]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f042 0208 	orr.w	r2, r2, #8
 800828c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	69da      	ldr	r2, [r3, #28]
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f022 0204 	bic.w	r2, r2, #4
 800829c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	69d9      	ldr	r1, [r3, #28]
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	691a      	ldr	r2, [r3, #16]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	430a      	orrs	r2, r1
 80082ae:	61da      	str	r2, [r3, #28]
      break;
 80082b0:	e023      	b.n	80082fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68b9      	ldr	r1, [r7, #8]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f000 fb31 	bl	8008920 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	69da      	ldr	r2, [r3, #28]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69da      	ldr	r2, [r3, #28]
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	69d9      	ldr	r1, [r3, #28]
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	021a      	lsls	r2, r3, #8
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	61da      	str	r2, [r3, #28]
      break;
 80082f2:	e002      	b.n	80082fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	75fb      	strb	r3, [r7, #23]
      break;
 80082f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008302:	7dfb      	ldrb	r3, [r7, #23]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3718      	adds	r7, #24
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008316:	2300      	movs	r3, #0
 8008318:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008320:	2b01      	cmp	r3, #1
 8008322:	d101      	bne.n	8008328 <HAL_TIM_ConfigClockSource+0x1c>
 8008324:	2302      	movs	r3, #2
 8008326:	e0b4      	b.n	8008492 <HAL_TIM_ConfigClockSource+0x186>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2202      	movs	r2, #2
 8008334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800834e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68ba      	ldr	r2, [r7, #8]
 8008356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008360:	d03e      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0xd4>
 8008362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008366:	f200 8087 	bhi.w	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 800836a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800836e:	f000 8086 	beq.w	800847e <HAL_TIM_ConfigClockSource+0x172>
 8008372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008376:	d87f      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 8008378:	2b70      	cmp	r3, #112	@ 0x70
 800837a:	d01a      	beq.n	80083b2 <HAL_TIM_ConfigClockSource+0xa6>
 800837c:	2b70      	cmp	r3, #112	@ 0x70
 800837e:	d87b      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 8008380:	2b60      	cmp	r3, #96	@ 0x60
 8008382:	d050      	beq.n	8008426 <HAL_TIM_ConfigClockSource+0x11a>
 8008384:	2b60      	cmp	r3, #96	@ 0x60
 8008386:	d877      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 8008388:	2b50      	cmp	r3, #80	@ 0x50
 800838a:	d03c      	beq.n	8008406 <HAL_TIM_ConfigClockSource+0xfa>
 800838c:	2b50      	cmp	r3, #80	@ 0x50
 800838e:	d873      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 8008390:	2b40      	cmp	r3, #64	@ 0x40
 8008392:	d058      	beq.n	8008446 <HAL_TIM_ConfigClockSource+0x13a>
 8008394:	2b40      	cmp	r3, #64	@ 0x40
 8008396:	d86f      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 8008398:	2b30      	cmp	r3, #48	@ 0x30
 800839a:	d064      	beq.n	8008466 <HAL_TIM_ConfigClockSource+0x15a>
 800839c:	2b30      	cmp	r3, #48	@ 0x30
 800839e:	d86b      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 80083a0:	2b20      	cmp	r3, #32
 80083a2:	d060      	beq.n	8008466 <HAL_TIM_ConfigClockSource+0x15a>
 80083a4:	2b20      	cmp	r3, #32
 80083a6:	d867      	bhi.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d05c      	beq.n	8008466 <HAL_TIM_ConfigClockSource+0x15a>
 80083ac:	2b10      	cmp	r3, #16
 80083ae:	d05a      	beq.n	8008466 <HAL_TIM_ConfigClockSource+0x15a>
 80083b0:	e062      	b.n	8008478 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083c2:	f000 fc0e 	bl	8008be2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80083d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	609a      	str	r2, [r3, #8]
      break;
 80083de:	e04f      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083f0:	f000 fbf7 	bl	8008be2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	689a      	ldr	r2, [r3, #8]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008402:	609a      	str	r2, [r3, #8]
      break;
 8008404:	e03c      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008412:	461a      	mov	r2, r3
 8008414:	f000 fb6b 	bl	8008aee <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2150      	movs	r1, #80	@ 0x50
 800841e:	4618      	mov	r0, r3
 8008420:	f000 fbc4 	bl	8008bac <TIM_ITRx_SetConfig>
      break;
 8008424:	e02c      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008432:	461a      	mov	r2, r3
 8008434:	f000 fb8a 	bl	8008b4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2160      	movs	r1, #96	@ 0x60
 800843e:	4618      	mov	r0, r3
 8008440:	f000 fbb4 	bl	8008bac <TIM_ITRx_SetConfig>
      break;
 8008444:	e01c      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008452:	461a      	mov	r2, r3
 8008454:	f000 fb4b 	bl	8008aee <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2140      	movs	r1, #64	@ 0x40
 800845e:	4618      	mov	r0, r3
 8008460:	f000 fba4 	bl	8008bac <TIM_ITRx_SetConfig>
      break;
 8008464:	e00c      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4619      	mov	r1, r3
 8008470:	4610      	mov	r0, r2
 8008472:	f000 fb9b 	bl	8008bac <TIM_ITRx_SetConfig>
      break;
 8008476:	e003      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008478:	2301      	movs	r3, #1
 800847a:	73fb      	strb	r3, [r7, #15]
      break;
 800847c:	e000      	b.n	8008480 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800847e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008490:	7bfb      	ldrb	r3, [r7, #15]
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b082      	sub	sp, #8
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
 80084a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d101      	bne.n	80084b2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80084ae:	2302      	movs	r3, #2
 80084b0:	e031      	b.n	8008516 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2202      	movs	r2, #2
 80084be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80084c2:	6839      	ldr	r1, [r7, #0]
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 fa81 	bl	80089cc <TIM_SlaveTimer_SetConfig>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d009      	beq.n	80084e4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e018      	b.n	8008516 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	68da      	ldr	r2, [r3, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084f2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68da      	ldr	r2, [r3, #12]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008502:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
	...

08008520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008520:	b480      	push	{r7}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a43      	ldr	r2, [pc, #268]	@ (8008640 <TIM_Base_SetConfig+0x120>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d013      	beq.n	8008560 <TIM_Base_SetConfig+0x40>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800853e:	d00f      	beq.n	8008560 <TIM_Base_SetConfig+0x40>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a40      	ldr	r2, [pc, #256]	@ (8008644 <TIM_Base_SetConfig+0x124>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d00b      	beq.n	8008560 <TIM_Base_SetConfig+0x40>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a3f      	ldr	r2, [pc, #252]	@ (8008648 <TIM_Base_SetConfig+0x128>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d007      	beq.n	8008560 <TIM_Base_SetConfig+0x40>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a3e      	ldr	r2, [pc, #248]	@ (800864c <TIM_Base_SetConfig+0x12c>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d003      	beq.n	8008560 <TIM_Base_SetConfig+0x40>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a3d      	ldr	r2, [pc, #244]	@ (8008650 <TIM_Base_SetConfig+0x130>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d108      	bne.n	8008572 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008566:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	4313      	orrs	r3, r2
 8008570:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a32      	ldr	r2, [pc, #200]	@ (8008640 <TIM_Base_SetConfig+0x120>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d02b      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008580:	d027      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	4a2f      	ldr	r2, [pc, #188]	@ (8008644 <TIM_Base_SetConfig+0x124>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d023      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	4a2e      	ldr	r2, [pc, #184]	@ (8008648 <TIM_Base_SetConfig+0x128>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d01f      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a2d      	ldr	r2, [pc, #180]	@ (800864c <TIM_Base_SetConfig+0x12c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d01b      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a2c      	ldr	r2, [pc, #176]	@ (8008650 <TIM_Base_SetConfig+0x130>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d017      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a2b      	ldr	r2, [pc, #172]	@ (8008654 <TIM_Base_SetConfig+0x134>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d013      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a2a      	ldr	r2, [pc, #168]	@ (8008658 <TIM_Base_SetConfig+0x138>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d00f      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a29      	ldr	r2, [pc, #164]	@ (800865c <TIM_Base_SetConfig+0x13c>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d00b      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a28      	ldr	r2, [pc, #160]	@ (8008660 <TIM_Base_SetConfig+0x140>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d007      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a27      	ldr	r2, [pc, #156]	@ (8008664 <TIM_Base_SetConfig+0x144>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d003      	beq.n	80085d2 <TIM_Base_SetConfig+0xb2>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a26      	ldr	r2, [pc, #152]	@ (8008668 <TIM_Base_SetConfig+0x148>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d108      	bne.n	80085e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	689a      	ldr	r2, [r3, #8]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a0e      	ldr	r2, [pc, #56]	@ (8008640 <TIM_Base_SetConfig+0x120>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d003      	beq.n	8008612 <TIM_Base_SetConfig+0xf2>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a10      	ldr	r2, [pc, #64]	@ (8008650 <TIM_Base_SetConfig+0x130>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d103      	bne.n	800861a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	691a      	ldr	r2, [r3, #16]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f043 0204 	orr.w	r2, r3, #4
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2201      	movs	r2, #1
 800862a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	601a      	str	r2, [r3, #0]
}
 8008632:	bf00      	nop
 8008634:	3714      	adds	r7, #20
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop
 8008640:	40010000 	.word	0x40010000
 8008644:	40000400 	.word	0x40000400
 8008648:	40000800 	.word	0x40000800
 800864c:	40000c00 	.word	0x40000c00
 8008650:	40010400 	.word	0x40010400
 8008654:	40014000 	.word	0x40014000
 8008658:	40014400 	.word	0x40014400
 800865c:	40014800 	.word	0x40014800
 8008660:	40001800 	.word	0x40001800
 8008664:	40001c00 	.word	0x40001c00
 8008668:	40002000 	.word	0x40002000

0800866c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800866c:	b480      	push	{r7}
 800866e:	b087      	sub	sp, #28
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a1b      	ldr	r3, [r3, #32]
 800867a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	f023 0201 	bic.w	r2, r3, #1
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f023 0303 	bic.w	r3, r3, #3
 80086a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f023 0302 	bic.w	r3, r3, #2
 80086b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	697a      	ldr	r2, [r7, #20]
 80086bc:	4313      	orrs	r3, r2
 80086be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a20      	ldr	r2, [pc, #128]	@ (8008744 <TIM_OC1_SetConfig+0xd8>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d003      	beq.n	80086d0 <TIM_OC1_SetConfig+0x64>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4a1f      	ldr	r2, [pc, #124]	@ (8008748 <TIM_OC1_SetConfig+0xdc>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d10c      	bne.n	80086ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	f023 0308 	bic.w	r3, r3, #8
 80086d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f023 0304 	bic.w	r3, r3, #4
 80086e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a15      	ldr	r2, [pc, #84]	@ (8008744 <TIM_OC1_SetConfig+0xd8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d003      	beq.n	80086fa <TIM_OC1_SetConfig+0x8e>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a14      	ldr	r2, [pc, #80]	@ (8008748 <TIM_OC1_SetConfig+0xdc>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d111      	bne.n	800871e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008700:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008708:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	695b      	ldr	r3, [r3, #20]
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	4313      	orrs	r3, r2
 8008712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	699b      	ldr	r3, [r3, #24]
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	4313      	orrs	r3, r2
 800871c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	685a      	ldr	r2, [r3, #4]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	621a      	str	r2, [r3, #32]
}
 8008738:	bf00      	nop
 800873a:	371c      	adds	r7, #28
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr
 8008744:	40010000 	.word	0x40010000
 8008748:	40010400 	.word	0x40010400

0800874c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800874c:	b480      	push	{r7}
 800874e:	b087      	sub	sp, #28
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a1b      	ldr	r3, [r3, #32]
 800875a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a1b      	ldr	r3, [r3, #32]
 8008760:	f023 0210 	bic.w	r2, r3, #16
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800877a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008782:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	021b      	lsls	r3, r3, #8
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	4313      	orrs	r3, r2
 800878e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	f023 0320 	bic.w	r3, r3, #32
 8008796:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	011b      	lsls	r3, r3, #4
 800879e:	697a      	ldr	r2, [r7, #20]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a22      	ldr	r2, [pc, #136]	@ (8008830 <TIM_OC2_SetConfig+0xe4>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d003      	beq.n	80087b4 <TIM_OC2_SetConfig+0x68>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a21      	ldr	r2, [pc, #132]	@ (8008834 <TIM_OC2_SetConfig+0xe8>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d10d      	bne.n	80087d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	011b      	lsls	r3, r3, #4
 80087c2:	697a      	ldr	r2, [r7, #20]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a17      	ldr	r2, [pc, #92]	@ (8008830 <TIM_OC2_SetConfig+0xe4>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d003      	beq.n	80087e0 <TIM_OC2_SetConfig+0x94>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a16      	ldr	r2, [pc, #88]	@ (8008834 <TIM_OC2_SetConfig+0xe8>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d113      	bne.n	8008808 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80087e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80087ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	4313      	orrs	r3, r2
 8008806:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	697a      	ldr	r2, [r7, #20]
 8008820:	621a      	str	r2, [r3, #32]
}
 8008822:	bf00      	nop
 8008824:	371c      	adds	r7, #28
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	40010000 	.word	0x40010000
 8008834:	40010400 	.word	0x40010400

08008838 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008838:	b480      	push	{r7}
 800883a:	b087      	sub	sp, #28
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a1b      	ldr	r3, [r3, #32]
 8008846:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a1b      	ldr	r3, [r3, #32]
 800884c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	69db      	ldr	r3, [r3, #28]
 800885e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f023 0303 	bic.w	r3, r3, #3
 800886e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	4313      	orrs	r3, r2
 8008878:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008880:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	021b      	lsls	r3, r3, #8
 8008888:	697a      	ldr	r2, [r7, #20]
 800888a:	4313      	orrs	r3, r2
 800888c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	4a21      	ldr	r2, [pc, #132]	@ (8008918 <TIM_OC3_SetConfig+0xe0>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d003      	beq.n	800889e <TIM_OC3_SetConfig+0x66>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4a20      	ldr	r2, [pc, #128]	@ (800891c <TIM_OC3_SetConfig+0xe4>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d10d      	bne.n	80088ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80088a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	021b      	lsls	r3, r3, #8
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80088b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a16      	ldr	r2, [pc, #88]	@ (8008918 <TIM_OC3_SetConfig+0xe0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d003      	beq.n	80088ca <TIM_OC3_SetConfig+0x92>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a15      	ldr	r2, [pc, #84]	@ (800891c <TIM_OC3_SetConfig+0xe4>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d113      	bne.n	80088f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	693a      	ldr	r2, [r7, #16]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	699b      	ldr	r3, [r3, #24]
 80088ea:	011b      	lsls	r3, r3, #4
 80088ec:	693a      	ldr	r2, [r7, #16]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	697a      	ldr	r2, [r7, #20]
 800890a:	621a      	str	r2, [r3, #32]
}
 800890c:	bf00      	nop
 800890e:	371c      	adds	r7, #28
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	40010000 	.word	0x40010000
 800891c:	40010400 	.word	0x40010400

08008920 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008920:	b480      	push	{r7}
 8008922:	b087      	sub	sp, #28
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a1b      	ldr	r3, [r3, #32]
 800892e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a1b      	ldr	r3, [r3, #32]
 8008934:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800894e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008956:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	021b      	lsls	r3, r3, #8
 800895e:	68fa      	ldr	r2, [r7, #12]
 8008960:	4313      	orrs	r3, r2
 8008962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008964:	693b      	ldr	r3, [r7, #16]
 8008966:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800896a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	031b      	lsls	r3, r3, #12
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	4313      	orrs	r3, r2
 8008976:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a12      	ldr	r2, [pc, #72]	@ (80089c4 <TIM_OC4_SetConfig+0xa4>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d003      	beq.n	8008988 <TIM_OC4_SetConfig+0x68>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a11      	ldr	r2, [pc, #68]	@ (80089c8 <TIM_OC4_SetConfig+0xa8>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d109      	bne.n	800899c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800898e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	695b      	ldr	r3, [r3, #20]
 8008994:	019b      	lsls	r3, r3, #6
 8008996:	697a      	ldr	r2, [r7, #20]
 8008998:	4313      	orrs	r3, r2
 800899a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	697a      	ldr	r2, [r7, #20]
 80089a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	685a      	ldr	r2, [r3, #4]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	693a      	ldr	r2, [r7, #16]
 80089b4:	621a      	str	r2, [r3, #32]
}
 80089b6:	bf00      	nop
 80089b8:	371c      	adds	r7, #28
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	40010000 	.word	0x40010000
 80089c8:	40010400 	.word	0x40010400

080089cc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b086      	sub	sp, #24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089e8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	f023 0307 	bic.w	r3, r3, #7
 80089fa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	693a      	ldr	r2, [r7, #16]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	2b70      	cmp	r3, #112	@ 0x70
 8008a14:	d01a      	beq.n	8008a4c <TIM_SlaveTimer_SetConfig+0x80>
 8008a16:	2b70      	cmp	r3, #112	@ 0x70
 8008a18:	d860      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a1a:	2b60      	cmp	r3, #96	@ 0x60
 8008a1c:	d054      	beq.n	8008ac8 <TIM_SlaveTimer_SetConfig+0xfc>
 8008a1e:	2b60      	cmp	r3, #96	@ 0x60
 8008a20:	d85c      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a22:	2b50      	cmp	r3, #80	@ 0x50
 8008a24:	d046      	beq.n	8008ab4 <TIM_SlaveTimer_SetConfig+0xe8>
 8008a26:	2b50      	cmp	r3, #80	@ 0x50
 8008a28:	d858      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a2a:	2b40      	cmp	r3, #64	@ 0x40
 8008a2c:	d019      	beq.n	8008a62 <TIM_SlaveTimer_SetConfig+0x96>
 8008a2e:	2b40      	cmp	r3, #64	@ 0x40
 8008a30:	d854      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a32:	2b30      	cmp	r3, #48	@ 0x30
 8008a34:	d055      	beq.n	8008ae2 <TIM_SlaveTimer_SetConfig+0x116>
 8008a36:	2b30      	cmp	r3, #48	@ 0x30
 8008a38:	d850      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a3a:	2b20      	cmp	r3, #32
 8008a3c:	d051      	beq.n	8008ae2 <TIM_SlaveTimer_SetConfig+0x116>
 8008a3e:	2b20      	cmp	r3, #32
 8008a40:	d84c      	bhi.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d04d      	beq.n	8008ae2 <TIM_SlaveTimer_SetConfig+0x116>
 8008a46:	2b10      	cmp	r3, #16
 8008a48:	d04b      	beq.n	8008ae2 <TIM_SlaveTimer_SetConfig+0x116>
 8008a4a:	e047      	b.n	8008adc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8008a5c:	f000 f8c1 	bl	8008be2 <TIM_ETR_SetConfig>
      break;
 8008a60:	e040      	b.n	8008ae4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2b05      	cmp	r3, #5
 8008a68:	d101      	bne.n	8008a6e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e03b      	b.n	8008ae6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	6a1b      	ldr	r3, [r3, #32]
 8008a74:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6a1a      	ldr	r2, [r3, #32]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f022 0201 	bic.w	r2, r2, #1
 8008a84:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	699b      	ldr	r3, [r3, #24]
 8008a8c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a94:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	011b      	lsls	r3, r3, #4
 8008a9c:	68ba      	ldr	r2, [r7, #8]
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	621a      	str	r2, [r3, #32]
      break;
 8008ab2:	e017      	b.n	8008ae4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	f000 f814 	bl	8008aee <TIM_TI1_ConfigInputStage>
      break;
 8008ac6:	e00d      	b.n	8008ae4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	f000 f839 	bl	8008b4c <TIM_TI2_ConfigInputStage>
      break;
 8008ada:	e003      	b.n	8008ae4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008adc:	2301      	movs	r3, #1
 8008ade:	75fb      	strb	r3, [r7, #23]
      break;
 8008ae0:	e000      	b.n	8008ae4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008ae2:	bf00      	nop
  }

  return status;
 8008ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3718      	adds	r7, #24
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b087      	sub	sp, #28
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	60f8      	str	r0, [r7, #12]
 8008af6:	60b9      	str	r1, [r7, #8]
 8008af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6a1b      	ldr	r3, [r3, #32]
 8008b04:	f023 0201 	bic.w	r2, r3, #1
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	699b      	ldr	r3, [r3, #24]
 8008b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	011b      	lsls	r3, r3, #4
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	4313      	orrs	r3, r2
 8008b22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	f023 030a 	bic.w	r3, r3, #10
 8008b2a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	621a      	str	r2, [r3, #32]
}
 8008b40:	bf00      	nop
 8008b42:	371c      	adds	r7, #28
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	60f8      	str	r0, [r7, #12]
 8008b54:	60b9      	str	r1, [r7, #8]
 8008b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6a1b      	ldr	r3, [r3, #32]
 8008b62:	f023 0210 	bic.w	r2, r3, #16
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	699b      	ldr	r3, [r3, #24]
 8008b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	031b      	lsls	r3, r3, #12
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	011b      	lsls	r3, r3, #4
 8008b8e:	697a      	ldr	r2, [r7, #20]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	693a      	ldr	r2, [r7, #16]
 8008b98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	697a      	ldr	r2, [r7, #20]
 8008b9e:	621a      	str	r2, [r3, #32]
}
 8008ba0:	bf00      	nop
 8008ba2:	371c      	adds	r7, #28
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bc2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bc4:	683a      	ldr	r2, [r7, #0]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	f043 0307 	orr.w	r3, r3, #7
 8008bce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	68fa      	ldr	r2, [r7, #12]
 8008bd4:	609a      	str	r2, [r3, #8]
}
 8008bd6:	bf00      	nop
 8008bd8:	3714      	adds	r7, #20
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008be2:	b480      	push	{r7}
 8008be4:	b087      	sub	sp, #28
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	60f8      	str	r0, [r7, #12]
 8008bea:	60b9      	str	r1, [r7, #8]
 8008bec:	607a      	str	r2, [r7, #4]
 8008bee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	021a      	lsls	r2, r3, #8
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	431a      	orrs	r2, r3
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	697a      	ldr	r2, [r7, #20]
 8008c14:	609a      	str	r2, [r3, #8]
}
 8008c16:	bf00      	nop
 8008c18:	371c      	adds	r7, #28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c22:	b480      	push	{r7}
 8008c24:	b087      	sub	sp, #28
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	60f8      	str	r0, [r7, #12]
 8008c2a:	60b9      	str	r1, [r7, #8]
 8008c2c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	f003 031f 	and.w	r3, r3, #31
 8008c34:	2201      	movs	r2, #1
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6a1a      	ldr	r2, [r3, #32]
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	43db      	mvns	r3, r3
 8008c44:	401a      	ands	r2, r3
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	6a1a      	ldr	r2, [r3, #32]
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f003 031f 	and.w	r3, r3, #31
 8008c54:	6879      	ldr	r1, [r7, #4]
 8008c56:	fa01 f303 	lsl.w	r3, r1, r3
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	621a      	str	r2, [r3, #32]
}
 8008c60:	bf00      	nop
 8008c62:	371c      	adds	r7, #28
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d101      	bne.n	8008c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c80:	2302      	movs	r3, #2
 8008c82:	e05a      	b.n	8008d3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a21      	ldr	r2, [pc, #132]	@ (8008d48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d022      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd0:	d01d      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8008d4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d018      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a1b      	ldr	r2, [pc, #108]	@ (8008d50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d013      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a1a      	ldr	r2, [pc, #104]	@ (8008d54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d00e      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a18      	ldr	r2, [pc, #96]	@ (8008d58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d009      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a17      	ldr	r2, [pc, #92]	@ (8008d5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d004      	beq.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a15      	ldr	r2, [pc, #84]	@ (8008d60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d10c      	bne.n	8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	40010000 	.word	0x40010000
 8008d4c:	40000400 	.word	0x40000400
 8008d50:	40000800 	.word	0x40000800
 8008d54:	40000c00 	.word	0x40000c00
 8008d58:	40010400 	.word	0x40010400
 8008d5c:	40014000 	.word	0x40014000
 8008d60:	40001800 	.word	0x40001800

08008d64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d101      	bne.n	8008d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e042      	b.n	8008dfc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d106      	bne.n	8008d90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7fa f9ec 	bl	8003168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2224      	movs	r2, #36	@ 0x24
 8008d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	68da      	ldr	r2, [r3, #12]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008da6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 ff95 	bl	8009cd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	691a      	ldr	r2, [r3, #16]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	695a      	ldr	r2, [r3, #20]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008dcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68da      	ldr	r2, [r3, #12]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ddc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2220      	movs	r2, #32
 8008de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2220      	movs	r2, #32
 8008df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b08c      	sub	sp, #48	@ 0x30
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b20      	cmp	r3, #32
 8008e1c:	d162      	bne.n	8008ee4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d002      	beq.n	8008e2a <HAL_UART_Transmit_DMA+0x26>
 8008e24:	88fb      	ldrh	r3, [r7, #6]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d101      	bne.n	8008e2e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e05b      	b.n	8008ee6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8008e2e:	68ba      	ldr	r2, [r7, #8]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	88fa      	ldrh	r2, [r7, #6]
 8008e38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	88fa      	ldrh	r2, [r7, #6]
 8008e3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2221      	movs	r2, #33	@ 0x21
 8008e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e52:	4a27      	ldr	r2, [pc, #156]	@ (8008ef0 <HAL_UART_Transmit_DMA+0xec>)
 8008e54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e5a:	4a26      	ldr	r2, [pc, #152]	@ (8008ef4 <HAL_UART_Transmit_DMA+0xf0>)
 8008e5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e62:	4a25      	ldr	r2, [pc, #148]	@ (8008ef8 <HAL_UART_Transmit_DMA+0xf4>)
 8008e64:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008e6e:	f107 0308 	add.w	r3, r7, #8
 8008e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e7a:	6819      	ldr	r1, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	3304      	adds	r3, #4
 8008e82:	461a      	mov	r2, r3
 8008e84:	88fb      	ldrh	r3, [r7, #6]
 8008e86:	f7fb fc35 	bl	80046f4 <HAL_DMA_Start_IT>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d008      	beq.n	8008ea2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2210      	movs	r2, #16
 8008e94:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2220      	movs	r2, #32
 8008e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e021      	b.n	8008ee6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008eaa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	3314      	adds	r3, #20
 8008eb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	617b      	str	r3, [r7, #20]
   return(result);
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3314      	adds	r3, #20
 8008eca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ecc:	627a      	str	r2, [r7, #36]	@ 0x24
 8008ece:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	6a39      	ldr	r1, [r7, #32]
 8008ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008eda:	69fb      	ldr	r3, [r7, #28]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e5      	bne.n	8008eac <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e000      	b.n	8008ee6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8008ee4:	2302      	movs	r3, #2
  }
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3730      	adds	r7, #48	@ 0x30
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	08009555 	.word	0x08009555
 8008ef4:	080095ef 	.word	0x080095ef
 8008ef8:	08009773 	.word	0x08009773

08008efc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08c      	sub	sp, #48	@ 0x30
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	4613      	mov	r3, r2
 8008f08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b20      	cmp	r3, #32
 8008f14:	d146      	bne.n	8008fa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d002      	beq.n	8008f22 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008f1c:	88fb      	ldrh	r3, [r7, #6]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d101      	bne.n	8008f26 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e03f      	b.n	8008fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008f32:	88fb      	ldrh	r3, [r7, #6]
 8008f34:	461a      	mov	r2, r3
 8008f36:	68b9      	ldr	r1, [r7, #8]
 8008f38:	68f8      	ldr	r0, [r7, #12]
 8008f3a:	f000 fc65 	bl	8009808 <UART_Start_Receive_DMA>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d125      	bne.n	8008f98 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	613b      	str	r3, [r7, #16]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	613b      	str	r3, [r7, #16]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	613b      	str	r3, [r7, #16]
 8008f60:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	330c      	adds	r3, #12
 8008f68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	e853 3f00 	ldrex	r3, [r3]
 8008f70:	617b      	str	r3, [r7, #20]
   return(result);
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	f043 0310 	orr.w	r3, r3, #16
 8008f78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	330c      	adds	r3, #12
 8008f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f82:	627a      	str	r2, [r7, #36]	@ 0x24
 8008f84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f86:	6a39      	ldr	r1, [r7, #32]
 8008f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f8a:	e841 2300 	strex	r3, r2, [r1]
 8008f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1e5      	bne.n	8008f62 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008f96:	e002      	b.n	8008f9e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008f9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008fa2:	e000      	b.n	8008fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008fa4:	2302      	movs	r3, #2
  }
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3730      	adds	r7, #48	@ 0x30
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b0ba      	sub	sp, #232	@ 0xe8
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fe6:	f003 030f 	and.w	r3, r3, #15
 8008fea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008fee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10f      	bne.n	8009016 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ffa:	f003 0320 	and.w	r3, r3, #32
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d009      	beq.n	8009016 <HAL_UART_IRQHandler+0x66>
 8009002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009006:	f003 0320 	and.w	r3, r3, #32
 800900a:	2b00      	cmp	r3, #0
 800900c:	d003      	beq.n	8009016 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 fda4 	bl	8009b5c <UART_Receive_IT>
      return;
 8009014:	e273      	b.n	80094fe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009016:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800901a:	2b00      	cmp	r3, #0
 800901c:	f000 80de 	beq.w	80091dc <HAL_UART_IRQHandler+0x22c>
 8009020:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009024:	f003 0301 	and.w	r3, r3, #1
 8009028:	2b00      	cmp	r3, #0
 800902a:	d106      	bne.n	800903a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800902c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009030:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009034:	2b00      	cmp	r3, #0
 8009036:	f000 80d1 	beq.w	80091dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800903a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00b      	beq.n	800905e <HAL_UART_IRQHandler+0xae>
 8009046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800904a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800904e:	2b00      	cmp	r3, #0
 8009050:	d005      	beq.n	800905e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009056:	f043 0201 	orr.w	r2, r3, #1
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800905e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009062:	f003 0304 	and.w	r3, r3, #4
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00b      	beq.n	8009082 <HAL_UART_IRQHandler+0xd2>
 800906a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800906e:	f003 0301 	and.w	r3, r3, #1
 8009072:	2b00      	cmp	r3, #0
 8009074:	d005      	beq.n	8009082 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800907a:	f043 0202 	orr.w	r2, r3, #2
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00b      	beq.n	80090a6 <HAL_UART_IRQHandler+0xf6>
 800908e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009092:	f003 0301 	and.w	r3, r3, #1
 8009096:	2b00      	cmp	r3, #0
 8009098:	d005      	beq.n	80090a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800909e:	f043 0204 	orr.w	r2, r3, #4
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80090a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090aa:	f003 0308 	and.w	r3, r3, #8
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d011      	beq.n	80090d6 <HAL_UART_IRQHandler+0x126>
 80090b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090b6:	f003 0320 	and.w	r3, r3, #32
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d105      	bne.n	80090ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80090be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ce:	f043 0208 	orr.w	r2, r3, #8
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 820a 	beq.w	80094f4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090e4:	f003 0320 	and.w	r3, r3, #32
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d008      	beq.n	80090fe <HAL_UART_IRQHandler+0x14e>
 80090ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090f0:	f003 0320 	and.w	r3, r3, #32
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 fd2f 	bl	8009b5c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	695b      	ldr	r3, [r3, #20]
 8009104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009108:	2b40      	cmp	r3, #64	@ 0x40
 800910a:	bf0c      	ite	eq
 800910c:	2301      	moveq	r3, #1
 800910e:	2300      	movne	r3, #0
 8009110:	b2db      	uxtb	r3, r3
 8009112:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800911a:	f003 0308 	and.w	r3, r3, #8
 800911e:	2b00      	cmp	r3, #0
 8009120:	d103      	bne.n	800912a <HAL_UART_IRQHandler+0x17a>
 8009122:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009126:	2b00      	cmp	r3, #0
 8009128:	d04f      	beq.n	80091ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 fc3a 	bl	80099a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800913a:	2b40      	cmp	r3, #64	@ 0x40
 800913c:	d141      	bne.n	80091c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	3314      	adds	r3, #20
 8009144:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009148:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800914c:	e853 3f00 	ldrex	r3, [r3]
 8009150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009154:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800915c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	3314      	adds	r3, #20
 8009166:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800916a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800916e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009172:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009176:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800917a:	e841 2300 	strex	r3, r2, [r1]
 800917e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009182:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1d9      	bne.n	800913e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800918e:	2b00      	cmp	r3, #0
 8009190:	d013      	beq.n	80091ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009196:	4a8a      	ldr	r2, [pc, #552]	@ (80093c0 <HAL_UART_IRQHandler+0x410>)
 8009198:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919e:	4618      	mov	r0, r3
 80091a0:	f7fb fb70 	bl	8004884 <HAL_DMA_Abort_IT>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d016      	beq.n	80091d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80091b4:	4610      	mov	r0, r2
 80091b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091b8:	e00e      	b.n	80091d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f9c0 	bl	8009540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c0:	e00a      	b.n	80091d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 f9bc 	bl	8009540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c8:	e006      	b.n	80091d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 f9b8 	bl	8009540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80091d6:	e18d      	b.n	80094f4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d8:	bf00      	nop
    return;
 80091da:	e18b      	b.n	80094f4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	f040 8167 	bne.w	80094b4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80091e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ea:	f003 0310 	and.w	r3, r3, #16
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f000 8160 	beq.w	80094b4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80091f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091f8:	f003 0310 	and.w	r3, r3, #16
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f000 8159 	beq.w	80094b4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009202:	2300      	movs	r3, #0
 8009204:	60bb      	str	r3, [r7, #8]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	60bb      	str	r3, [r7, #8]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	60bb      	str	r3, [r7, #8]
 8009216:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009222:	2b40      	cmp	r3, #64	@ 0x40
 8009224:	f040 80ce 	bne.w	80093c4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009234:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 80a9 	beq.w	8009390 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009242:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009246:	429a      	cmp	r2, r3
 8009248:	f080 80a2 	bcs.w	8009390 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009252:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800925e:	f000 8088 	beq.w	8009372 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	330c      	adds	r3, #12
 8009268:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800926c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009270:	e853 3f00 	ldrex	r3, [r3]
 8009274:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009278:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800927c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009280:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	330c      	adds	r3, #12
 800928a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800928e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009292:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009296:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800929a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800929e:	e841 2300 	strex	r3, r2, [r1]
 80092a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d1d9      	bne.n	8009262 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	3314      	adds	r3, #20
 80092b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092b8:	e853 3f00 	ldrex	r3, [r3]
 80092bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092c0:	f023 0301 	bic.w	r3, r3, #1
 80092c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3314      	adds	r3, #20
 80092ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80092d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80092d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80092da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092de:	e841 2300 	strex	r3, r2, [r1]
 80092e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80092e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d1e1      	bne.n	80092ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3314      	adds	r3, #20
 80092f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092f4:	e853 3f00 	ldrex	r3, [r3]
 80092f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80092fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009300:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	3314      	adds	r3, #20
 800930a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800930e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009310:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009312:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009314:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009316:	e841 2300 	strex	r3, r2, [r1]
 800931a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800931c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1e3      	bne.n	80092ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2220      	movs	r2, #32
 8009326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	330c      	adds	r3, #12
 8009336:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800933a:	e853 3f00 	ldrex	r3, [r3]
 800933e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009342:	f023 0310 	bic.w	r3, r3, #16
 8009346:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	330c      	adds	r3, #12
 8009350:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009354:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009356:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009358:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800935a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800935c:	e841 2300 	strex	r3, r2, [r1]
 8009360:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1e3      	bne.n	8009330 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800936c:	4618      	mov	r0, r3
 800936e:	f7fb fa19 	bl	80047a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2202      	movs	r2, #2
 8009376:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009380:	b29b      	uxth	r3, r3
 8009382:	1ad3      	subs	r3, r2, r3
 8009384:	b29b      	uxth	r3, r3
 8009386:	4619      	mov	r1, r3
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f7f9 fd73 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800938e:	e0b3      	b.n	80094f8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009394:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009398:	429a      	cmp	r2, r3
 800939a:	f040 80ad 	bne.w	80094f8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093a8:	f040 80a6 	bne.w	80094f8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2202      	movs	r2, #2
 80093b0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093b6:	4619      	mov	r1, r3
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f7f9 fd5b 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
      return;
 80093be:	e09b      	b.n	80094f8 <HAL_UART_IRQHandler+0x548>
 80093c0:	08009a6b 	.word	0x08009a6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	1ad3      	subs	r3, r2, r3
 80093d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093d8:	b29b      	uxth	r3, r3
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 808e 	beq.w	80094fc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80093e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 8089 	beq.w	80094fc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	330c      	adds	r3, #12
 80093f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f4:	e853 3f00 	ldrex	r3, [r3]
 80093f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009400:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	330c      	adds	r3, #12
 800940a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800940e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009410:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009412:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009414:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009416:	e841 2300 	strex	r3, r2, [r1]
 800941a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800941c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1e3      	bne.n	80093ea <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3314      	adds	r3, #20
 8009428:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	e853 3f00 	ldrex	r3, [r3]
 8009430:	623b      	str	r3, [r7, #32]
   return(result);
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	f023 0301 	bic.w	r3, r3, #1
 8009438:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	3314      	adds	r3, #20
 8009442:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009446:	633a      	str	r2, [r7, #48]	@ 0x30
 8009448:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800944c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800944e:	e841 2300 	strex	r3, r2, [r1]
 8009452:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1e3      	bne.n	8009422 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2220      	movs	r2, #32
 800945e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	330c      	adds	r3, #12
 800946e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	e853 3f00 	ldrex	r3, [r3]
 8009476:	60fb      	str	r3, [r7, #12]
   return(result);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 0310 	bic.w	r3, r3, #16
 800947e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	330c      	adds	r3, #12
 8009488:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800948c:	61fa      	str	r2, [r7, #28]
 800948e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009490:	69b9      	ldr	r1, [r7, #24]
 8009492:	69fa      	ldr	r2, [r7, #28]
 8009494:	e841 2300 	strex	r3, r2, [r1]
 8009498:	617b      	str	r3, [r7, #20]
   return(result);
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1e3      	bne.n	8009468 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2202      	movs	r2, #2
 80094a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094aa:	4619      	mov	r1, r3
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f7f9 fce1 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80094b2:	e023      	b.n	80094fc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80094b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d009      	beq.n	80094d4 <HAL_UART_IRQHandler+0x524>
 80094c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d003      	beq.n	80094d4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fadd 	bl	8009a8c <UART_Transmit_IT>
    return;
 80094d2:	e014      	b.n	80094fe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80094d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00e      	beq.n	80094fe <HAL_UART_IRQHandler+0x54e>
 80094e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d008      	beq.n	80094fe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 fb1d 	bl	8009b2c <UART_EndTransmit_IT>
    return;
 80094f2:	e004      	b.n	80094fe <HAL_UART_IRQHandler+0x54e>
    return;
 80094f4:	bf00      	nop
 80094f6:	e002      	b.n	80094fe <HAL_UART_IRQHandler+0x54e>
      return;
 80094f8:	bf00      	nop
 80094fa:	e000      	b.n	80094fe <HAL_UART_IRQHandler+0x54e>
      return;
 80094fc:	bf00      	nop
  }
}
 80094fe:	37e8      	adds	r7, #232	@ 0xe8
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800950c:	bf00      	nop
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009520:	bf00      	nop
 8009522:	370c      	adds	r7, #12
 8009524:	46bd      	mov	sp, r7
 8009526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952a:	4770      	bx	lr

0800952c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009534:	bf00      	nop
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr

08009540 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009540:	b480      	push	{r7}
 8009542:	b083      	sub	sp, #12
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009548:	bf00      	nop
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b090      	sub	sp, #64	@ 0x40
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009560:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800956c:	2b00      	cmp	r3, #0
 800956e:	d137      	bne.n	80095e0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009572:	2200      	movs	r2, #0
 8009574:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	3314      	adds	r3, #20
 800957c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	e853 3f00 	ldrex	r3, [r3]
 8009584:	623b      	str	r3, [r7, #32]
   return(result);
 8009586:	6a3b      	ldr	r3, [r7, #32]
 8009588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800958c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800958e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	3314      	adds	r3, #20
 8009594:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009596:	633a      	str	r2, [r7, #48]	@ 0x30
 8009598:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800959c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800959e:	e841 2300 	strex	r3, r2, [r1]
 80095a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d1e5      	bne.n	8009576 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	330c      	adds	r3, #12
 80095b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	e853 3f00 	ldrex	r3, [r3]
 80095b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80095c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	330c      	adds	r3, #12
 80095c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095ca:	61fa      	str	r2, [r7, #28]
 80095cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ce:	69b9      	ldr	r1, [r7, #24]
 80095d0:	69fa      	ldr	r2, [r7, #28]
 80095d2:	e841 2300 	strex	r3, r2, [r1]
 80095d6:	617b      	str	r3, [r7, #20]
   return(result);
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1e5      	bne.n	80095aa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095de:	e002      	b.n	80095e6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80095e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80095e2:	f7f9 fd08 	bl	8002ff6 <HAL_UART_TxCpltCallback>
}
 80095e6:	bf00      	nop
 80095e8:	3740      	adds	r7, #64	@ 0x40
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}

080095ee <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	b084      	sub	sp, #16
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f7ff ff81 	bl	8009504 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009602:	bf00      	nop
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b09c      	sub	sp, #112	@ 0x70
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009616:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009622:	2b00      	cmp	r3, #0
 8009624:	d172      	bne.n	800970c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009628:	2200      	movs	r2, #0
 800962a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800962c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	330c      	adds	r3, #12
 8009632:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009636:	e853 3f00 	ldrex	r3, [r3]
 800963a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800963c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800963e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009642:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	330c      	adds	r3, #12
 800964a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800964c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800964e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009650:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009652:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009654:	e841 2300 	strex	r3, r2, [r1]
 8009658:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800965a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1e5      	bne.n	800962c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009660:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	3314      	adds	r3, #20
 8009666:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009672:	f023 0301 	bic.w	r3, r3, #1
 8009676:	667b      	str	r3, [r7, #100]	@ 0x64
 8009678:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	3314      	adds	r3, #20
 800967e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009680:	647a      	str	r2, [r7, #68]	@ 0x44
 8009682:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009684:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009686:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009688:	e841 2300 	strex	r3, r2, [r1]
 800968c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800968e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009690:	2b00      	cmp	r3, #0
 8009692:	d1e5      	bne.n	8009660 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3314      	adds	r3, #20
 800969a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	623b      	str	r3, [r7, #32]
   return(result);
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80096ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	3314      	adds	r3, #20
 80096b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80096b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80096b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e5      	bne.n	8009694 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80096c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ca:	2220      	movs	r2, #32
 80096cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d119      	bne.n	800970c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	330c      	adds	r3, #12
 80096de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	e853 3f00 	ldrex	r3, [r3]
 80096e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f023 0310 	bic.w	r3, r3, #16
 80096ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	330c      	adds	r3, #12
 80096f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80096f8:	61fa      	str	r2, [r7, #28]
 80096fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096fc:	69b9      	ldr	r1, [r7, #24]
 80096fe:	69fa      	ldr	r2, [r7, #28]
 8009700:	e841 2300 	strex	r3, r2, [r1]
 8009704:	617b      	str	r3, [r7, #20]
   return(result);
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e5      	bne.n	80096d8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800970c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800970e:	2200      	movs	r2, #0
 8009710:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009716:	2b01      	cmp	r3, #1
 8009718:	d106      	bne.n	8009728 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800971a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800971c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800971e:	4619      	mov	r1, r3
 8009720:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009722:	f7f9 fba7 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009726:	e002      	b.n	800972e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009728:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800972a:	f7ff fef5 	bl	8009518 <HAL_UART_RxCpltCallback>
}
 800972e:	bf00      	nop
 8009730:	3770      	adds	r7, #112	@ 0x70
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b084      	sub	sp, #16
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009742:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2201      	movs	r2, #1
 8009748:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800974e:	2b01      	cmp	r3, #1
 8009750:	d108      	bne.n	8009764 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009756:	085b      	lsrs	r3, r3, #1
 8009758:	b29b      	uxth	r3, r3
 800975a:	4619      	mov	r1, r3
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f7f9 fb89 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009762:	e002      	b.n	800976a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009764:	68f8      	ldr	r0, [r7, #12]
 8009766:	f7ff fee1 	bl	800952c <HAL_UART_RxHalfCpltCallback>
}
 800976a:	bf00      	nop
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b084      	sub	sp, #16
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800977a:	2300      	movs	r3, #0
 800977c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009782:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	695b      	ldr	r3, [r3, #20]
 800978a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800978e:	2b80      	cmp	r3, #128	@ 0x80
 8009790:	bf0c      	ite	eq
 8009792:	2301      	moveq	r3, #1
 8009794:	2300      	movne	r3, #0
 8009796:	b2db      	uxtb	r3, r3
 8009798:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097a0:	b2db      	uxtb	r3, r3
 80097a2:	2b21      	cmp	r3, #33	@ 0x21
 80097a4:	d108      	bne.n	80097b8 <UART_DMAError+0x46>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d005      	beq.n	80097b8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2200      	movs	r2, #0
 80097b0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80097b2:	68b8      	ldr	r0, [r7, #8]
 80097b4:	f000 f8ce 	bl	8009954 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	695b      	ldr	r3, [r3, #20]
 80097be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097c2:	2b40      	cmp	r3, #64	@ 0x40
 80097c4:	bf0c      	ite	eq
 80097c6:	2301      	moveq	r3, #1
 80097c8:	2300      	movne	r3, #0
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	2b22      	cmp	r3, #34	@ 0x22
 80097d8:	d108      	bne.n	80097ec <UART_DMAError+0x7a>
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d005      	beq.n	80097ec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	2200      	movs	r2, #0
 80097e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80097e6:	68b8      	ldr	r0, [r7, #8]
 80097e8:	f000 f8dc 	bl	80099a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097f0:	f043 0210 	orr.w	r2, r3, #16
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097f8:	68b8      	ldr	r0, [r7, #8]
 80097fa:	f7ff fea1 	bl	8009540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097fe:	bf00      	nop
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
	...

08009808 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b098      	sub	sp, #96	@ 0x60
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	4613      	mov	r3, r2
 8009814:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	88fa      	ldrh	r2, [r7, #6]
 8009820:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2222      	movs	r2, #34	@ 0x22
 800982c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009834:	4a44      	ldr	r2, [pc, #272]	@ (8009948 <UART_Start_Receive_DMA+0x140>)
 8009836:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800983c:	4a43      	ldr	r2, [pc, #268]	@ (800994c <UART_Start_Receive_DMA+0x144>)
 800983e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009844:	4a42      	ldr	r2, [pc, #264]	@ (8009950 <UART_Start_Receive_DMA+0x148>)
 8009846:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800984c:	2200      	movs	r2, #0
 800984e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009850:	f107 0308 	add.w	r3, r7, #8
 8009854:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	3304      	adds	r3, #4
 8009860:	4619      	mov	r1, r3
 8009862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	88fb      	ldrh	r3, [r7, #6]
 8009868:	f7fa ff44 	bl	80046f4 <HAL_DMA_Start_IT>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d008      	beq.n	8009884 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2210      	movs	r2, #16
 8009876:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2220      	movs	r2, #32
 800987c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	e05d      	b.n	8009940 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009884:	2300      	movs	r3, #0
 8009886:	613b      	str	r3, [r7, #16]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	613b      	str	r3, [r7, #16]
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	613b      	str	r3, [r7, #16]
 8009898:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	691b      	ldr	r3, [r3, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d019      	beq.n	80098d6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	330c      	adds	r3, #12
 80098a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098ac:	e853 3f00 	ldrex	r3, [r3]
 80098b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	330c      	adds	r3, #12
 80098c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80098c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80098c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80098ca:	e841 2300 	strex	r3, r2, [r1]
 80098ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80098d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d1e5      	bne.n	80098a2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3314      	adds	r3, #20
 80098dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e0:	e853 3f00 	ldrex	r3, [r3]
 80098e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e8:	f043 0301 	orr.w	r3, r3, #1
 80098ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	3314      	adds	r3, #20
 80098f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80098f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80098f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80098fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e5      	bne.n	80098d6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3314      	adds	r3, #20
 8009910:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	617b      	str	r3, [r7, #20]
   return(result);
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009920:	653b      	str	r3, [r7, #80]	@ 0x50
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	3314      	adds	r3, #20
 8009928:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800992a:	627a      	str	r2, [r7, #36]	@ 0x24
 800992c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	6a39      	ldr	r1, [r7, #32]
 8009930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	61fb      	str	r3, [r7, #28]
   return(result);
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e5      	bne.n	800990a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3760      	adds	r7, #96	@ 0x60
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}
 8009948:	0800960b 	.word	0x0800960b
 800994c:	08009737 	.word	0x08009737
 8009950:	08009773 	.word	0x08009773

08009954 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009954:	b480      	push	{r7}
 8009956:	b089      	sub	sp, #36	@ 0x24
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	330c      	adds	r3, #12
 8009962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	e853 3f00 	ldrex	r3, [r3]
 800996a:	60bb      	str	r3, [r7, #8]
   return(result);
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009972:	61fb      	str	r3, [r7, #28]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	330c      	adds	r3, #12
 800997a:	69fa      	ldr	r2, [r7, #28]
 800997c:	61ba      	str	r2, [r7, #24]
 800997e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009980:	6979      	ldr	r1, [r7, #20]
 8009982:	69ba      	ldr	r2, [r7, #24]
 8009984:	e841 2300 	strex	r3, r2, [r1]
 8009988:	613b      	str	r3, [r7, #16]
   return(result);
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d1e5      	bne.n	800995c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2220      	movs	r2, #32
 8009994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009998:	bf00      	nop
 800999a:	3724      	adds	r7, #36	@ 0x24
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b095      	sub	sp, #84	@ 0x54
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	330c      	adds	r3, #12
 80099b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099b6:	e853 3f00 	ldrex	r3, [r3]
 80099ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	330c      	adds	r3, #12
 80099ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80099ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80099d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80099d4:	e841 2300 	strex	r3, r2, [r1]
 80099d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d1e5      	bne.n	80099ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	3314      	adds	r3, #20
 80099e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	e853 3f00 	ldrex	r3, [r3]
 80099ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	f023 0301 	bic.w	r3, r3, #1
 80099f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	3314      	adds	r3, #20
 80099fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a08:	e841 2300 	strex	r3, r2, [r1]
 8009a0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d1e5      	bne.n	80099e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d119      	bne.n	8009a50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	330c      	adds	r3, #12
 8009a22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	e853 3f00 	ldrex	r3, [r3]
 8009a2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	f023 0310 	bic.w	r3, r3, #16
 8009a32:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	330c      	adds	r3, #12
 8009a3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a3c:	61ba      	str	r2, [r7, #24]
 8009a3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a40:	6979      	ldr	r1, [r7, #20]
 8009a42:	69ba      	ldr	r2, [r7, #24]
 8009a44:	e841 2300 	strex	r3, r2, [r1]
 8009a48:	613b      	str	r3, [r7, #16]
   return(result);
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d1e5      	bne.n	8009a1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2220      	movs	r2, #32
 8009a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009a5e:	bf00      	nop
 8009a60:	3754      	adds	r7, #84	@ 0x54
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr

08009a6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a6a:	b580      	push	{r7, lr}
 8009a6c:	b084      	sub	sp, #16
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	f7ff fd5e 	bl	8009540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a84:	bf00      	nop
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b085      	sub	sp, #20
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b21      	cmp	r3, #33	@ 0x21
 8009a9e:	d13e      	bne.n	8009b1e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aa8:	d114      	bne.n	8009ad4 <UART_Transmit_IT+0x48>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d110      	bne.n	8009ad4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6a1b      	ldr	r3, [r3, #32]
 8009ab6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	881b      	ldrh	r3, [r3, #0]
 8009abc:	461a      	mov	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ac6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a1b      	ldr	r3, [r3, #32]
 8009acc:	1c9a      	adds	r2, r3, #2
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	621a      	str	r2, [r3, #32]
 8009ad2:	e008      	b.n	8009ae6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6a1b      	ldr	r3, [r3, #32]
 8009ad8:	1c59      	adds	r1, r3, #1
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	6211      	str	r1, [r2, #32]
 8009ade:	781a      	ldrb	r2, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	3b01      	subs	r3, #1
 8009aee:	b29b      	uxth	r3, r3
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	4619      	mov	r1, r3
 8009af4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d10f      	bne.n	8009b1a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009b08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	68da      	ldr	r2, [r3, #12]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	e000      	b.n	8009b20 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009b1e:	2302      	movs	r3, #2
  }
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	68da      	ldr	r2, [r3, #12]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b42:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2220      	movs	r2, #32
 8009b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7f9 fa52 	bl	8002ff6 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3708      	adds	r7, #8
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b08c      	sub	sp, #48	@ 0x30
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009b64:	2300      	movs	r3, #0
 8009b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	2b22      	cmp	r3, #34	@ 0x22
 8009b76:	f040 80aa 	bne.w	8009cce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	689b      	ldr	r3, [r3, #8]
 8009b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b82:	d115      	bne.n	8009bb0 <UART_Receive_IT+0x54>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	691b      	ldr	r3, [r3, #16]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d111      	bne.n	8009bb0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b90:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b9e:	b29a      	uxth	r2, r3
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba8:	1c9a      	adds	r2, r3, #2
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	629a      	str	r2, [r3, #40]	@ 0x28
 8009bae:	e024      	b.n	8009bfa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bbe:	d007      	beq.n	8009bd0 <UART_Receive_IT+0x74>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10a      	bne.n	8009bde <UART_Receive_IT+0x82>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	691b      	ldr	r3, [r3, #16]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d106      	bne.n	8009bde <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	b2da      	uxtb	r2, r3
 8009bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bda:	701a      	strb	r2, [r3, #0]
 8009bdc:	e008      	b.n	8009bf0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	685b      	ldr	r3, [r3, #4]
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bea:	b2da      	uxtb	r2, r3
 8009bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bf4:	1c5a      	adds	r2, r3, #1
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	3b01      	subs	r3, #1
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	687a      	ldr	r2, [r7, #4]
 8009c06:	4619      	mov	r1, r3
 8009c08:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d15d      	bne.n	8009cca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68da      	ldr	r2, [r3, #12]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f022 0220 	bic.w	r2, r2, #32
 8009c1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	68da      	ldr	r2, [r3, #12]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009c2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	695a      	ldr	r2, [r3, #20]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f022 0201 	bic.w	r2, r2, #1
 8009c3c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2220      	movs	r2, #32
 8009c42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d135      	bne.n	8009cc0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	330c      	adds	r3, #12
 8009c60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	e853 3f00 	ldrex	r3, [r3]
 8009c68:	613b      	str	r3, [r7, #16]
   return(result);
 8009c6a:	693b      	ldr	r3, [r7, #16]
 8009c6c:	f023 0310 	bic.w	r3, r3, #16
 8009c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	330c      	adds	r3, #12
 8009c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c7a:	623a      	str	r2, [r7, #32]
 8009c7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7e:	69f9      	ldr	r1, [r7, #28]
 8009c80:	6a3a      	ldr	r2, [r7, #32]
 8009c82:	e841 2300 	strex	r3, r2, [r1]
 8009c86:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c88:	69bb      	ldr	r3, [r7, #24]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1e5      	bne.n	8009c5a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 0310 	and.w	r3, r3, #16
 8009c98:	2b10      	cmp	r3, #16
 8009c9a:	d10a      	bne.n	8009cb2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	60fb      	str	r3, [r7, #12]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	60fb      	str	r3, [r7, #12]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f7f9 f8db 	bl	8002e74 <HAL_UARTEx_RxEventCallback>
 8009cbe:	e002      	b.n	8009cc6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f7ff fc29 	bl	8009518 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	e002      	b.n	8009cd0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	e000      	b.n	8009cd0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009cce:	2302      	movs	r3, #2
  }
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3730      	adds	r7, #48	@ 0x30
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009cdc:	b0c0      	sub	sp, #256	@ 0x100
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	691b      	ldr	r3, [r3, #16]
 8009cec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cf4:	68d9      	ldr	r1, [r3, #12]
 8009cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	ea40 0301 	orr.w	r3, r0, r1
 8009d00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d06:	689a      	ldr	r2, [r3, #8]
 8009d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d0c:	691b      	ldr	r3, [r3, #16]
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d14:	695b      	ldr	r3, [r3, #20]
 8009d16:	431a      	orrs	r2, r3
 8009d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	4313      	orrs	r3, r2
 8009d20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009d30:	f021 010c 	bic.w	r1, r1, #12
 8009d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009d3e:	430b      	orrs	r3, r1
 8009d40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	695b      	ldr	r3, [r3, #20]
 8009d4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d52:	6999      	ldr	r1, [r3, #24]
 8009d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	ea40 0301 	orr.w	r3, r0, r1
 8009d5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	4b8f      	ldr	r3, [pc, #572]	@ (8009fa4 <UART_SetConfig+0x2cc>)
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d005      	beq.n	8009d78 <UART_SetConfig+0xa0>
 8009d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	4b8d      	ldr	r3, [pc, #564]	@ (8009fa8 <UART_SetConfig+0x2d0>)
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d104      	bne.n	8009d82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009d78:	f7fd f8ce 	bl	8006f18 <HAL_RCC_GetPCLK2Freq>
 8009d7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009d80:	e003      	b.n	8009d8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009d82:	f7fd f8b5 	bl	8006ef0 <HAL_RCC_GetPCLK1Freq>
 8009d86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d94:	f040 810c 	bne.w	8009fb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009d98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009da2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009da6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009daa:	4622      	mov	r2, r4
 8009dac:	462b      	mov	r3, r5
 8009dae:	1891      	adds	r1, r2, r2
 8009db0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009db2:	415b      	adcs	r3, r3
 8009db4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009db6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009dba:	4621      	mov	r1, r4
 8009dbc:	eb12 0801 	adds.w	r8, r2, r1
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	eb43 0901 	adc.w	r9, r3, r1
 8009dc6:	f04f 0200 	mov.w	r2, #0
 8009dca:	f04f 0300 	mov.w	r3, #0
 8009dce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009dd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009dd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009dda:	4690      	mov	r8, r2
 8009ddc:	4699      	mov	r9, r3
 8009dde:	4623      	mov	r3, r4
 8009de0:	eb18 0303 	adds.w	r3, r8, r3
 8009de4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009de8:	462b      	mov	r3, r5
 8009dea:	eb49 0303 	adc.w	r3, r9, r3
 8009dee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df6:	685b      	ldr	r3, [r3, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009dfe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009e02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009e06:	460b      	mov	r3, r1
 8009e08:	18db      	adds	r3, r3, r3
 8009e0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e0c:	4613      	mov	r3, r2
 8009e0e:	eb42 0303 	adc.w	r3, r2, r3
 8009e12:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009e18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009e1c:	f7f6 fa28 	bl	8000270 <__aeabi_uldivmod>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	4b61      	ldr	r3, [pc, #388]	@ (8009fac <UART_SetConfig+0x2d4>)
 8009e26:	fba3 2302 	umull	r2, r3, r3, r2
 8009e2a:	095b      	lsrs	r3, r3, #5
 8009e2c:	011c      	lsls	r4, r3, #4
 8009e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e32:	2200      	movs	r2, #0
 8009e34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009e38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009e3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	1891      	adds	r1, r2, r2
 8009e46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009e48:	415b      	adcs	r3, r3
 8009e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009e50:	4641      	mov	r1, r8
 8009e52:	eb12 0a01 	adds.w	sl, r2, r1
 8009e56:	4649      	mov	r1, r9
 8009e58:	eb43 0b01 	adc.w	fp, r3, r1
 8009e5c:	f04f 0200 	mov.w	r2, #0
 8009e60:	f04f 0300 	mov.w	r3, #0
 8009e64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009e68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009e6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e70:	4692      	mov	sl, r2
 8009e72:	469b      	mov	fp, r3
 8009e74:	4643      	mov	r3, r8
 8009e76:	eb1a 0303 	adds.w	r3, sl, r3
 8009e7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e7e:	464b      	mov	r3, r9
 8009e80:	eb4b 0303 	adc.w	r3, fp, r3
 8009e84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e8c:	685b      	ldr	r3, [r3, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009e94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009e98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	18db      	adds	r3, r3, r3
 8009ea0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	eb42 0303 	adc.w	r3, r2, r3
 8009ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eaa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009eae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009eb2:	f7f6 f9dd 	bl	8000270 <__aeabi_uldivmod>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	460b      	mov	r3, r1
 8009eba:	4611      	mov	r1, r2
 8009ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8009fac <UART_SetConfig+0x2d4>)
 8009ebe:	fba3 2301 	umull	r2, r3, r3, r1
 8009ec2:	095b      	lsrs	r3, r3, #5
 8009ec4:	2264      	movs	r2, #100	@ 0x64
 8009ec6:	fb02 f303 	mul.w	r3, r2, r3
 8009eca:	1acb      	subs	r3, r1, r3
 8009ecc:	00db      	lsls	r3, r3, #3
 8009ece:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009ed2:	4b36      	ldr	r3, [pc, #216]	@ (8009fac <UART_SetConfig+0x2d4>)
 8009ed4:	fba3 2302 	umull	r2, r3, r3, r2
 8009ed8:	095b      	lsrs	r3, r3, #5
 8009eda:	005b      	lsls	r3, r3, #1
 8009edc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009ee0:	441c      	add	r4, r3
 8009ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009eec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ef0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	1891      	adds	r1, r2, r2
 8009efa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009efc:	415b      	adcs	r3, r3
 8009efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009f04:	4641      	mov	r1, r8
 8009f06:	1851      	adds	r1, r2, r1
 8009f08:	6339      	str	r1, [r7, #48]	@ 0x30
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	414b      	adcs	r3, r1
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f10:	f04f 0200 	mov.w	r2, #0
 8009f14:	f04f 0300 	mov.w	r3, #0
 8009f18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009f1c:	4659      	mov	r1, fp
 8009f1e:	00cb      	lsls	r3, r1, #3
 8009f20:	4651      	mov	r1, sl
 8009f22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f26:	4651      	mov	r1, sl
 8009f28:	00ca      	lsls	r2, r1, #3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	4603      	mov	r3, r0
 8009f30:	4642      	mov	r2, r8
 8009f32:	189b      	adds	r3, r3, r2
 8009f34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f38:	464b      	mov	r3, r9
 8009f3a:	460a      	mov	r2, r1
 8009f3c:	eb42 0303 	adc.w	r3, r2, r3
 8009f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009f50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009f54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009f58:	460b      	mov	r3, r1
 8009f5a:	18db      	adds	r3, r3, r3
 8009f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f5e:	4613      	mov	r3, r2
 8009f60:	eb42 0303 	adc.w	r3, r2, r3
 8009f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009f6e:	f7f6 f97f 	bl	8000270 <__aeabi_uldivmod>
 8009f72:	4602      	mov	r2, r0
 8009f74:	460b      	mov	r3, r1
 8009f76:	4b0d      	ldr	r3, [pc, #52]	@ (8009fac <UART_SetConfig+0x2d4>)
 8009f78:	fba3 1302 	umull	r1, r3, r3, r2
 8009f7c:	095b      	lsrs	r3, r3, #5
 8009f7e:	2164      	movs	r1, #100	@ 0x64
 8009f80:	fb01 f303 	mul.w	r3, r1, r3
 8009f84:	1ad3      	subs	r3, r2, r3
 8009f86:	00db      	lsls	r3, r3, #3
 8009f88:	3332      	adds	r3, #50	@ 0x32
 8009f8a:	4a08      	ldr	r2, [pc, #32]	@ (8009fac <UART_SetConfig+0x2d4>)
 8009f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009f90:	095b      	lsrs	r3, r3, #5
 8009f92:	f003 0207 	and.w	r2, r3, #7
 8009f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4422      	add	r2, r4
 8009f9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009fa0:	e106      	b.n	800a1b0 <UART_SetConfig+0x4d8>
 8009fa2:	bf00      	nop
 8009fa4:	40011000 	.word	0x40011000
 8009fa8:	40011400 	.word	0x40011400
 8009fac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009fb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009fba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009fbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009fc2:	4642      	mov	r2, r8
 8009fc4:	464b      	mov	r3, r9
 8009fc6:	1891      	adds	r1, r2, r2
 8009fc8:	6239      	str	r1, [r7, #32]
 8009fca:	415b      	adcs	r3, r3
 8009fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009fd2:	4641      	mov	r1, r8
 8009fd4:	1854      	adds	r4, r2, r1
 8009fd6:	4649      	mov	r1, r9
 8009fd8:	eb43 0501 	adc.w	r5, r3, r1
 8009fdc:	f04f 0200 	mov.w	r2, #0
 8009fe0:	f04f 0300 	mov.w	r3, #0
 8009fe4:	00eb      	lsls	r3, r5, #3
 8009fe6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009fea:	00e2      	lsls	r2, r4, #3
 8009fec:	4614      	mov	r4, r2
 8009fee:	461d      	mov	r5, r3
 8009ff0:	4643      	mov	r3, r8
 8009ff2:	18e3      	adds	r3, r4, r3
 8009ff4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ff8:	464b      	mov	r3, r9
 8009ffa:	eb45 0303 	adc.w	r3, r5, r3
 8009ffe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a00e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a012:	f04f 0200 	mov.w	r2, #0
 800a016:	f04f 0300 	mov.w	r3, #0
 800a01a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a01e:	4629      	mov	r1, r5
 800a020:	008b      	lsls	r3, r1, #2
 800a022:	4621      	mov	r1, r4
 800a024:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a028:	4621      	mov	r1, r4
 800a02a:	008a      	lsls	r2, r1, #2
 800a02c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a030:	f7f6 f91e 	bl	8000270 <__aeabi_uldivmod>
 800a034:	4602      	mov	r2, r0
 800a036:	460b      	mov	r3, r1
 800a038:	4b60      	ldr	r3, [pc, #384]	@ (800a1bc <UART_SetConfig+0x4e4>)
 800a03a:	fba3 2302 	umull	r2, r3, r3, r2
 800a03e:	095b      	lsrs	r3, r3, #5
 800a040:	011c      	lsls	r4, r3, #4
 800a042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a046:	2200      	movs	r2, #0
 800a048:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a04c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a050:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a054:	4642      	mov	r2, r8
 800a056:	464b      	mov	r3, r9
 800a058:	1891      	adds	r1, r2, r2
 800a05a:	61b9      	str	r1, [r7, #24]
 800a05c:	415b      	adcs	r3, r3
 800a05e:	61fb      	str	r3, [r7, #28]
 800a060:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a064:	4641      	mov	r1, r8
 800a066:	1851      	adds	r1, r2, r1
 800a068:	6139      	str	r1, [r7, #16]
 800a06a:	4649      	mov	r1, r9
 800a06c:	414b      	adcs	r3, r1
 800a06e:	617b      	str	r3, [r7, #20]
 800a070:	f04f 0200 	mov.w	r2, #0
 800a074:	f04f 0300 	mov.w	r3, #0
 800a078:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a07c:	4659      	mov	r1, fp
 800a07e:	00cb      	lsls	r3, r1, #3
 800a080:	4651      	mov	r1, sl
 800a082:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a086:	4651      	mov	r1, sl
 800a088:	00ca      	lsls	r2, r1, #3
 800a08a:	4610      	mov	r0, r2
 800a08c:	4619      	mov	r1, r3
 800a08e:	4603      	mov	r3, r0
 800a090:	4642      	mov	r2, r8
 800a092:	189b      	adds	r3, r3, r2
 800a094:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a098:	464b      	mov	r3, r9
 800a09a:	460a      	mov	r2, r1
 800a09c:	eb42 0303 	adc.w	r3, r2, r3
 800a0a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a0a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0a8:	685b      	ldr	r3, [r3, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a0ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a0b0:	f04f 0200 	mov.w	r2, #0
 800a0b4:	f04f 0300 	mov.w	r3, #0
 800a0b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a0bc:	4649      	mov	r1, r9
 800a0be:	008b      	lsls	r3, r1, #2
 800a0c0:	4641      	mov	r1, r8
 800a0c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0c6:	4641      	mov	r1, r8
 800a0c8:	008a      	lsls	r2, r1, #2
 800a0ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a0ce:	f7f6 f8cf 	bl	8000270 <__aeabi_uldivmod>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	4611      	mov	r1, r2
 800a0d8:	4b38      	ldr	r3, [pc, #224]	@ (800a1bc <UART_SetConfig+0x4e4>)
 800a0da:	fba3 2301 	umull	r2, r3, r3, r1
 800a0de:	095b      	lsrs	r3, r3, #5
 800a0e0:	2264      	movs	r2, #100	@ 0x64
 800a0e2:	fb02 f303 	mul.w	r3, r2, r3
 800a0e6:	1acb      	subs	r3, r1, r3
 800a0e8:	011b      	lsls	r3, r3, #4
 800a0ea:	3332      	adds	r3, #50	@ 0x32
 800a0ec:	4a33      	ldr	r2, [pc, #204]	@ (800a1bc <UART_SetConfig+0x4e4>)
 800a0ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a0f8:	441c      	add	r4, r3
 800a0fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0fe:	2200      	movs	r2, #0
 800a100:	673b      	str	r3, [r7, #112]	@ 0x70
 800a102:	677a      	str	r2, [r7, #116]	@ 0x74
 800a104:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a108:	4642      	mov	r2, r8
 800a10a:	464b      	mov	r3, r9
 800a10c:	1891      	adds	r1, r2, r2
 800a10e:	60b9      	str	r1, [r7, #8]
 800a110:	415b      	adcs	r3, r3
 800a112:	60fb      	str	r3, [r7, #12]
 800a114:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a118:	4641      	mov	r1, r8
 800a11a:	1851      	adds	r1, r2, r1
 800a11c:	6039      	str	r1, [r7, #0]
 800a11e:	4649      	mov	r1, r9
 800a120:	414b      	adcs	r3, r1
 800a122:	607b      	str	r3, [r7, #4]
 800a124:	f04f 0200 	mov.w	r2, #0
 800a128:	f04f 0300 	mov.w	r3, #0
 800a12c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a130:	4659      	mov	r1, fp
 800a132:	00cb      	lsls	r3, r1, #3
 800a134:	4651      	mov	r1, sl
 800a136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a13a:	4651      	mov	r1, sl
 800a13c:	00ca      	lsls	r2, r1, #3
 800a13e:	4610      	mov	r0, r2
 800a140:	4619      	mov	r1, r3
 800a142:	4603      	mov	r3, r0
 800a144:	4642      	mov	r2, r8
 800a146:	189b      	adds	r3, r3, r2
 800a148:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a14a:	464b      	mov	r3, r9
 800a14c:	460a      	mov	r2, r1
 800a14e:	eb42 0303 	adc.w	r3, r2, r3
 800a152:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a15e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a160:	f04f 0200 	mov.w	r2, #0
 800a164:	f04f 0300 	mov.w	r3, #0
 800a168:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a16c:	4649      	mov	r1, r9
 800a16e:	008b      	lsls	r3, r1, #2
 800a170:	4641      	mov	r1, r8
 800a172:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a176:	4641      	mov	r1, r8
 800a178:	008a      	lsls	r2, r1, #2
 800a17a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a17e:	f7f6 f877 	bl	8000270 <__aeabi_uldivmod>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	4b0d      	ldr	r3, [pc, #52]	@ (800a1bc <UART_SetConfig+0x4e4>)
 800a188:	fba3 1302 	umull	r1, r3, r3, r2
 800a18c:	095b      	lsrs	r3, r3, #5
 800a18e:	2164      	movs	r1, #100	@ 0x64
 800a190:	fb01 f303 	mul.w	r3, r1, r3
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	011b      	lsls	r3, r3, #4
 800a198:	3332      	adds	r3, #50	@ 0x32
 800a19a:	4a08      	ldr	r2, [pc, #32]	@ (800a1bc <UART_SetConfig+0x4e4>)
 800a19c:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a0:	095b      	lsrs	r3, r3, #5
 800a1a2:	f003 020f 	and.w	r2, r3, #15
 800a1a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4422      	add	r2, r4
 800a1ae:	609a      	str	r2, [r3, #8]
}
 800a1b0:	bf00      	nop
 800a1b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a1bc:	51eb851f 	.word	0x51eb851f

0800a1c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1c0:	b084      	sub	sp, #16
 800a1c2:	b580      	push	{r7, lr}
 800a1c4:	b084      	sub	sp, #16
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
 800a1ca:	f107 001c 	add.w	r0, r7, #28
 800a1ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a1d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d123      	bne.n	800a222 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a1ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a202:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a206:	2b01      	cmp	r3, #1
 800a208:	d105      	bne.n	800a216 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f001 fae8 	bl	800b7ec <USB_CoreReset>
 800a21c:	4603      	mov	r3, r0
 800a21e:	73fb      	strb	r3, [r7, #15]
 800a220:	e01b      	b.n	800a25a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f001 fadc 	bl	800b7ec <USB_CoreReset>
 800a234:	4603      	mov	r3, r0
 800a236:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a238:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d106      	bne.n	800a24e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a244:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a24c:	e005      	b.n	800a25a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a252:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a25a:	7fbb      	ldrb	r3, [r7, #30]
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d10b      	bne.n	800a278 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	f043 0206 	orr.w	r2, r3, #6
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f043 0220 	orr.w	r2, r3, #32
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a278:	7bfb      	ldrb	r3, [r7, #15]
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a284:	b004      	add	sp, #16
 800a286:	4770      	bx	lr

0800a288 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a288:	b480      	push	{r7}
 800a28a:	b087      	sub	sp, #28
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	4613      	mov	r3, r2
 800a294:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a296:	79fb      	ldrb	r3, [r7, #7]
 800a298:	2b02      	cmp	r3, #2
 800a29a:	d165      	bne.n	800a368 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	4a41      	ldr	r2, [pc, #260]	@ (800a3a4 <USB_SetTurnaroundTime+0x11c>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d906      	bls.n	800a2b2 <USB_SetTurnaroundTime+0x2a>
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	4a40      	ldr	r2, [pc, #256]	@ (800a3a8 <USB_SetTurnaroundTime+0x120>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d202      	bcs.n	800a2b2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a2ac:	230f      	movs	r3, #15
 800a2ae:	617b      	str	r3, [r7, #20]
 800a2b0:	e062      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	4a3c      	ldr	r2, [pc, #240]	@ (800a3a8 <USB_SetTurnaroundTime+0x120>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d306      	bcc.n	800a2c8 <USB_SetTurnaroundTime+0x40>
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	4a3b      	ldr	r2, [pc, #236]	@ (800a3ac <USB_SetTurnaroundTime+0x124>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d202      	bcs.n	800a2c8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a2c2:	230e      	movs	r3, #14
 800a2c4:	617b      	str	r3, [r7, #20]
 800a2c6:	e057      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	4a38      	ldr	r2, [pc, #224]	@ (800a3ac <USB_SetTurnaroundTime+0x124>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d306      	bcc.n	800a2de <USB_SetTurnaroundTime+0x56>
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	4a37      	ldr	r2, [pc, #220]	@ (800a3b0 <USB_SetTurnaroundTime+0x128>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d202      	bcs.n	800a2de <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a2d8:	230d      	movs	r3, #13
 800a2da:	617b      	str	r3, [r7, #20]
 800a2dc:	e04c      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	4a33      	ldr	r2, [pc, #204]	@ (800a3b0 <USB_SetTurnaroundTime+0x128>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d306      	bcc.n	800a2f4 <USB_SetTurnaroundTime+0x6c>
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	4a32      	ldr	r2, [pc, #200]	@ (800a3b4 <USB_SetTurnaroundTime+0x12c>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d802      	bhi.n	800a2f4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	617b      	str	r3, [r7, #20]
 800a2f2:	e041      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	4a2f      	ldr	r2, [pc, #188]	@ (800a3b4 <USB_SetTurnaroundTime+0x12c>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d906      	bls.n	800a30a <USB_SetTurnaroundTime+0x82>
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	4a2e      	ldr	r2, [pc, #184]	@ (800a3b8 <USB_SetTurnaroundTime+0x130>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d802      	bhi.n	800a30a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a304:	230b      	movs	r3, #11
 800a306:	617b      	str	r3, [r7, #20]
 800a308:	e036      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	4a2a      	ldr	r2, [pc, #168]	@ (800a3b8 <USB_SetTurnaroundTime+0x130>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d906      	bls.n	800a320 <USB_SetTurnaroundTime+0x98>
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	4a29      	ldr	r2, [pc, #164]	@ (800a3bc <USB_SetTurnaroundTime+0x134>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d802      	bhi.n	800a320 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a31a:	230a      	movs	r3, #10
 800a31c:	617b      	str	r3, [r7, #20]
 800a31e:	e02b      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	4a26      	ldr	r2, [pc, #152]	@ (800a3bc <USB_SetTurnaroundTime+0x134>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d906      	bls.n	800a336 <USB_SetTurnaroundTime+0xae>
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	4a25      	ldr	r2, [pc, #148]	@ (800a3c0 <USB_SetTurnaroundTime+0x138>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d202      	bcs.n	800a336 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a330:	2309      	movs	r3, #9
 800a332:	617b      	str	r3, [r7, #20]
 800a334:	e020      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	4a21      	ldr	r2, [pc, #132]	@ (800a3c0 <USB_SetTurnaroundTime+0x138>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d306      	bcc.n	800a34c <USB_SetTurnaroundTime+0xc4>
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	4a20      	ldr	r2, [pc, #128]	@ (800a3c4 <USB_SetTurnaroundTime+0x13c>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d802      	bhi.n	800a34c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a346:	2308      	movs	r3, #8
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	e015      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	4a1d      	ldr	r2, [pc, #116]	@ (800a3c4 <USB_SetTurnaroundTime+0x13c>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d906      	bls.n	800a362 <USB_SetTurnaroundTime+0xda>
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	4a1c      	ldr	r2, [pc, #112]	@ (800a3c8 <USB_SetTurnaroundTime+0x140>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d202      	bcs.n	800a362 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a35c:	2307      	movs	r3, #7
 800a35e:	617b      	str	r3, [r7, #20]
 800a360:	e00a      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a362:	2306      	movs	r3, #6
 800a364:	617b      	str	r3, [r7, #20]
 800a366:	e007      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a368:	79fb      	ldrb	r3, [r7, #7]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d102      	bne.n	800a374 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a36e:	2309      	movs	r3, #9
 800a370:	617b      	str	r3, [r7, #20]
 800a372:	e001      	b.n	800a378 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a374:	2309      	movs	r3, #9
 800a376:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	68da      	ldr	r2, [r3, #12]
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	029b      	lsls	r3, r3, #10
 800a38c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a390:	431a      	orrs	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	371c      	adds	r7, #28
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr
 800a3a4:	00d8acbf 	.word	0x00d8acbf
 800a3a8:	00e4e1c0 	.word	0x00e4e1c0
 800a3ac:	00f42400 	.word	0x00f42400
 800a3b0:	01067380 	.word	0x01067380
 800a3b4:	011a499f 	.word	0x011a499f
 800a3b8:	01312cff 	.word	0x01312cff
 800a3bc:	014ca43f 	.word	0x014ca43f
 800a3c0:	016e3600 	.word	0x016e3600
 800a3c4:	01a6ab1f 	.word	0x01a6ab1f
 800a3c8:	01e84800 	.word	0x01e84800

0800a3cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f043 0201 	orr.w	r2, r3, #1
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	370c      	adds	r7, #12
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ec:	4770      	bx	lr

0800a3ee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3ee:	b480      	push	{r7}
 800a3f0:	b083      	sub	sp, #12
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	f023 0201 	bic.w	r2, r3, #1
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a41c:	2300      	movs	r3, #0
 800a41e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a42c:	78fb      	ldrb	r3, [r7, #3]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d115      	bne.n	800a45e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a43e:	200a      	movs	r0, #10
 800a440:	f7f9 f9f6 	bl	8003830 <HAL_Delay>
      ms += 10U;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	330a      	adds	r3, #10
 800a448:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f001 f93f 	bl	800b6ce <USB_GetMode>
 800a450:	4603      	mov	r3, r0
 800a452:	2b01      	cmp	r3, #1
 800a454:	d01e      	beq.n	800a494 <USB_SetCurrentMode+0x84>
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2bc7      	cmp	r3, #199	@ 0xc7
 800a45a:	d9f0      	bls.n	800a43e <USB_SetCurrentMode+0x2e>
 800a45c:	e01a      	b.n	800a494 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a45e:	78fb      	ldrb	r3, [r7, #3]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d115      	bne.n	800a490 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a470:	200a      	movs	r0, #10
 800a472:	f7f9 f9dd 	bl	8003830 <HAL_Delay>
      ms += 10U;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	330a      	adds	r3, #10
 800a47a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f001 f926 	bl	800b6ce <USB_GetMode>
 800a482:	4603      	mov	r3, r0
 800a484:	2b00      	cmp	r3, #0
 800a486:	d005      	beq.n	800a494 <USB_SetCurrentMode+0x84>
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a48c:	d9f0      	bls.n	800a470 <USB_SetCurrentMode+0x60>
 800a48e:	e001      	b.n	800a494 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a490:	2301      	movs	r3, #1
 800a492:	e005      	b.n	800a4a0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2bc8      	cmp	r3, #200	@ 0xc8
 800a498:	d101      	bne.n	800a49e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	e000      	b.n	800a4a0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a49e:	2300      	movs	r3, #0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4a8:	b084      	sub	sp, #16
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b086      	sub	sp, #24
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
 800a4b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a4b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	613b      	str	r3, [r7, #16]
 800a4c6:	e009      	b.n	800a4dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a4c8:	687a      	ldr	r2, [r7, #4]
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	3340      	adds	r3, #64	@ 0x40
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	4413      	add	r3, r2
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	613b      	str	r3, [r7, #16]
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	2b0e      	cmp	r3, #14
 800a4e0:	d9f2      	bls.n	800a4c8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a4e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d11c      	bne.n	800a524 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	68fa      	ldr	r2, [r7, #12]
 800a4f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4f8:	f043 0302 	orr.w	r3, r3, #2
 800a4fc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a502:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a50e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a51a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	639a      	str	r2, [r3, #56]	@ 0x38
 800a522:	e00b      	b.n	800a53c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a528:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a534:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a542:	461a      	mov	r2, r3
 800a544:	2300      	movs	r3, #0
 800a546:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a548:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d10d      	bne.n	800a56c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a554:	2b00      	cmp	r3, #0
 800a556:	d104      	bne.n	800a562 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a558:	2100      	movs	r1, #0
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f968 	bl	800a830 <USB_SetDevSpeed>
 800a560:	e008      	b.n	800a574 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a562:	2101      	movs	r1, #1
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f963 	bl	800a830 <USB_SetDevSpeed>
 800a56a:	e003      	b.n	800a574 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a56c:	2103      	movs	r1, #3
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f95e 	bl	800a830 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a574:	2110      	movs	r1, #16
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f000 f8fa 	bl	800a770 <USB_FlushTxFifo>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d001      	beq.n	800a586 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 f924 	bl	800a7d4 <USB_FlushRxFifo>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a592:	2301      	movs	r3, #1
 800a594:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a59c:	461a      	mov	r2, r3
 800a59e:	2300      	movs	r3, #0
 800a5a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	613b      	str	r3, [r7, #16]
 800a5be:	e043      	b.n	800a648 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	015a      	lsls	r2, r3, #5
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	4413      	add	r3, r2
 800a5c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5d6:	d118      	bne.n	800a60a <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10a      	bne.n	800a5f4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	015a      	lsls	r2, r3, #5
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a5f0:	6013      	str	r3, [r2, #0]
 800a5f2:	e013      	b.n	800a61c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	015a      	lsls	r2, r3, #5
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	4413      	add	r3, r2
 800a5fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a600:	461a      	mov	r2, r3
 800a602:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a606:	6013      	str	r3, [r2, #0]
 800a608:	e008      	b.n	800a61c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	015a      	lsls	r2, r3, #5
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	4413      	add	r3, r2
 800a612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a616:	461a      	mov	r2, r3
 800a618:	2300      	movs	r3, #0
 800a61a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	015a      	lsls	r2, r3, #5
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4413      	add	r3, r2
 800a624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a628:	461a      	mov	r2, r3
 800a62a:	2300      	movs	r3, #0
 800a62c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	015a      	lsls	r2, r3, #5
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	4413      	add	r3, r2
 800a636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a63a:	461a      	mov	r2, r3
 800a63c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a640:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	3301      	adds	r3, #1
 800a646:	613b      	str	r3, [r7, #16]
 800a648:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a64c:	461a      	mov	r2, r3
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	4293      	cmp	r3, r2
 800a652:	d3b5      	bcc.n	800a5c0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a654:	2300      	movs	r3, #0
 800a656:	613b      	str	r3, [r7, #16]
 800a658:	e043      	b.n	800a6e2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	015a      	lsls	r2, r3, #5
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	4413      	add	r3, r2
 800a662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a66c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a670:	d118      	bne.n	800a6a4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d10a      	bne.n	800a68e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a684:	461a      	mov	r2, r3
 800a686:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a68a:	6013      	str	r3, [r2, #0]
 800a68c:	e013      	b.n	800a6b6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	015a      	lsls	r2, r3, #5
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4413      	add	r3, r2
 800a696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a69a:	461a      	mov	r2, r3
 800a69c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a6a0:	6013      	str	r3, [r2, #0]
 800a6a2:	e008      	b.n	800a6b6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	015a      	lsls	r2, r3, #5
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	4413      	add	r3, r2
 800a6ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	015a      	lsls	r2, r3, #5
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	4413      	add	r3, r2
 800a6d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6d4:	461a      	mov	r2, r3
 800a6d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a6da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	613b      	str	r3, [r7, #16]
 800a6e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d3b5      	bcc.n	800a65a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6f4:	691b      	ldr	r3, [r3, #16]
 800a6f6:	68fa      	ldr	r2, [r7, #12]
 800a6f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a700:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a70e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a710:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a714:	2b00      	cmp	r3, #0
 800a716:	d105      	bne.n	800a724 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	f043 0210 	orr.w	r2, r3, #16
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	699a      	ldr	r2, [r3, #24]
 800a728:	4b10      	ldr	r3, [pc, #64]	@ (800a76c <USB_DevInit+0x2c4>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a730:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a734:	2b00      	cmp	r3, #0
 800a736:	d005      	beq.n	800a744 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	699b      	ldr	r3, [r3, #24]
 800a73c:	f043 0208 	orr.w	r2, r3, #8
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a744:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d107      	bne.n	800a75c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	699b      	ldr	r3, [r3, #24]
 800a750:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a754:	f043 0304 	orr.w	r3, r3, #4
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a75c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3718      	adds	r7, #24
 800a762:	46bd      	mov	sp, r7
 800a764:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a768:	b004      	add	sp, #16
 800a76a:	4770      	bx	lr
 800a76c:	803c3800 	.word	0x803c3800

0800a770 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a770:	b480      	push	{r7}
 800a772:	b085      	sub	sp, #20
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a77a:	2300      	movs	r3, #0
 800a77c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3301      	adds	r3, #1
 800a782:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a78a:	d901      	bls.n	800a790 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a78c:	2303      	movs	r3, #3
 800a78e:	e01b      	b.n	800a7c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	2b00      	cmp	r3, #0
 800a796:	daf2      	bge.n	800a77e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a798:	2300      	movs	r3, #0
 800a79a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	019b      	lsls	r3, r3, #6
 800a7a0:	f043 0220 	orr.w	r2, r3, #32
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7b4:	d901      	bls.n	800a7ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a7b6:	2303      	movs	r3, #3
 800a7b8:	e006      	b.n	800a7c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	691b      	ldr	r3, [r3, #16]
 800a7be:	f003 0320 	and.w	r3, r3, #32
 800a7c2:	2b20      	cmp	r3, #32
 800a7c4:	d0f0      	beq.n	800a7a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3714      	adds	r7, #20
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7ec:	d901      	bls.n	800a7f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e018      	b.n	800a824 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	daf2      	bge.n	800a7e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2210      	movs	r2, #16
 800a802:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	3301      	adds	r3, #1
 800a808:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a810:	d901      	bls.n	800a816 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a812:	2303      	movs	r3, #3
 800a814:	e006      	b.n	800a824 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	f003 0310 	and.w	r3, r3, #16
 800a81e:	2b10      	cmp	r3, #16
 800a820:	d0f0      	beq.n	800a804 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a822:	2300      	movs	r3, #0
}
 800a824:	4618      	mov	r0, r3
 800a826:	3714      	adds	r7, #20
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr

0800a830 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	460b      	mov	r3, r1
 800a83a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	78fb      	ldrb	r3, [r7, #3]
 800a84a:	68f9      	ldr	r1, [r7, #12]
 800a84c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a850:	4313      	orrs	r3, r2
 800a852:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3714      	adds	r7, #20
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr

0800a862 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a862:	b480      	push	{r7}
 800a864:	b087      	sub	sp, #28
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	f003 0306 	and.w	r3, r3, #6
 800a87a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d102      	bne.n	800a888 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a882:	2300      	movs	r3, #0
 800a884:	75fb      	strb	r3, [r7, #23]
 800a886:	e00a      	b.n	800a89e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	2b02      	cmp	r3, #2
 800a88c:	d002      	beq.n	800a894 <USB_GetDevSpeed+0x32>
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2b06      	cmp	r3, #6
 800a892:	d102      	bne.n	800a89a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a894:	2302      	movs	r3, #2
 800a896:	75fb      	strb	r3, [r7, #23]
 800a898:	e001      	b.n	800a89e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a89a:	230f      	movs	r3, #15
 800a89c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a89e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	371c      	adds	r7, #28
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	785b      	ldrb	r3, [r3, #1]
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d13a      	bne.n	800a93e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ce:	69da      	ldr	r2, [r3, #28]
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	f003 030f 	and.w	r3, r3, #15
 800a8d8:	2101      	movs	r1, #1
 800a8da:	fa01 f303 	lsl.w	r3, r1, r3
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	68f9      	ldr	r1, [r7, #12]
 800a8e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	015a      	lsls	r2, r3, #5
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d155      	bne.n	800a9ac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	015a      	lsls	r2, r3, #5
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	4413      	add	r3, r2
 800a908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a90c:	681a      	ldr	r2, [r3, #0]
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	689b      	ldr	r3, [r3, #8]
 800a912:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	791b      	ldrb	r3, [r3, #4]
 800a91a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a91c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	059b      	lsls	r3, r3, #22
 800a922:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a924:	4313      	orrs	r3, r2
 800a926:	68ba      	ldr	r2, [r7, #8]
 800a928:	0151      	lsls	r1, r2, #5
 800a92a:	68fa      	ldr	r2, [r7, #12]
 800a92c:	440a      	add	r2, r1
 800a92e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	e036      	b.n	800a9ac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a944:	69da      	ldr	r2, [r3, #28]
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	f003 030f 	and.w	r3, r3, #15
 800a94e:	2101      	movs	r1, #1
 800a950:	fa01 f303 	lsl.w	r3, r1, r3
 800a954:	041b      	lsls	r3, r3, #16
 800a956:	68f9      	ldr	r1, [r7, #12]
 800a958:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a95c:	4313      	orrs	r3, r2
 800a95e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	015a      	lsls	r2, r3, #5
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	4413      	add	r3, r2
 800a968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a972:	2b00      	cmp	r3, #0
 800a974:	d11a      	bne.n	800a9ac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	015a      	lsls	r2, r3, #5
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	4413      	add	r3, r2
 800a97e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	791b      	ldrb	r3, [r3, #4]
 800a990:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a992:	430b      	orrs	r3, r1
 800a994:	4313      	orrs	r3, r2
 800a996:	68ba      	ldr	r2, [r7, #8]
 800a998:	0151      	lsls	r1, r2, #5
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	440a      	add	r2, r1
 800a99e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9aa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a9ac:	2300      	movs	r3, #0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b8:	4770      	bx	lr
	...

0800a9bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b085      	sub	sp, #20
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	785b      	ldrb	r3, [r3, #1]
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d161      	bne.n	800aa9c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a9ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9ee:	d11f      	bne.n	800aa30 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	015a      	lsls	r2, r3, #5
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	68ba      	ldr	r2, [r7, #8]
 800aa00:	0151      	lsls	r1, r2, #5
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	440a      	add	r2, r1
 800aa06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aa0e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	015a      	lsls	r2, r3, #5
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	68ba      	ldr	r2, [r7, #8]
 800aa20:	0151      	lsls	r1, r2, #5
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	440a      	add	r2, r1
 800aa26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	f003 030f 	and.w	r3, r3, #15
 800aa40:	2101      	movs	r1, #1
 800aa42:	fa01 f303 	lsl.w	r3, r1, r3
 800aa46:	b29b      	uxth	r3, r3
 800aa48:	43db      	mvns	r3, r3
 800aa4a:	68f9      	ldr	r1, [r7, #12]
 800aa4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa50:	4013      	ands	r3, r2
 800aa52:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa5a:	69da      	ldr	r2, [r3, #28]
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	f003 030f 	and.w	r3, r3, #15
 800aa64:	2101      	movs	r1, #1
 800aa66:	fa01 f303 	lsl.w	r3, r1, r3
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	43db      	mvns	r3, r3
 800aa6e:	68f9      	ldr	r1, [r7, #12]
 800aa70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa74:	4013      	ands	r3, r2
 800aa76:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	015a      	lsls	r2, r3, #5
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	0159      	lsls	r1, r3, #5
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	440b      	add	r3, r1
 800aa8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa92:	4619      	mov	r1, r3
 800aa94:	4b35      	ldr	r3, [pc, #212]	@ (800ab6c <USB_DeactivateEndpoint+0x1b0>)
 800aa96:	4013      	ands	r3, r2
 800aa98:	600b      	str	r3, [r1, #0]
 800aa9a:	e060      	b.n	800ab5e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	015a      	lsls	r2, r3, #5
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aaae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aab2:	d11f      	bne.n	800aaf4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	015a      	lsls	r2, r3, #5
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	4413      	add	r3, r2
 800aabc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	0151      	lsls	r1, r2, #5
 800aac6:	68fa      	ldr	r2, [r7, #12]
 800aac8:	440a      	add	r2, r1
 800aaca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aace:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800aad2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	015a      	lsls	r2, r3, #5
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	4413      	add	r3, r2
 800aadc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	68ba      	ldr	r2, [r7, #8]
 800aae4:	0151      	lsls	r1, r2, #5
 800aae6:	68fa      	ldr	r2, [r7, #12]
 800aae8:	440a      	add	r2, r1
 800aaea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aaf2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aafa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	f003 030f 	and.w	r3, r3, #15
 800ab04:	2101      	movs	r1, #1
 800ab06:	fa01 f303 	lsl.w	r3, r1, r3
 800ab0a:	041b      	lsls	r3, r3, #16
 800ab0c:	43db      	mvns	r3, r3
 800ab0e:	68f9      	ldr	r1, [r7, #12]
 800ab10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab14:	4013      	ands	r3, r2
 800ab16:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab1e:	69da      	ldr	r2, [r3, #28]
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	781b      	ldrb	r3, [r3, #0]
 800ab24:	f003 030f 	and.w	r3, r3, #15
 800ab28:	2101      	movs	r1, #1
 800ab2a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab2e:	041b      	lsls	r3, r3, #16
 800ab30:	43db      	mvns	r3, r3
 800ab32:	68f9      	ldr	r1, [r7, #12]
 800ab34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab38:	4013      	ands	r3, r2
 800ab3a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	015a      	lsls	r2, r3, #5
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	4413      	add	r3, r2
 800ab44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	0159      	lsls	r1, r3, #5
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	440b      	add	r3, r1
 800ab52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab56:	4619      	mov	r1, r3
 800ab58:	4b05      	ldr	r3, [pc, #20]	@ (800ab70 <USB_DeactivateEndpoint+0x1b4>)
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ab5e:	2300      	movs	r3, #0
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3714      	adds	r7, #20
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr
 800ab6c:	ec337800 	.word	0xec337800
 800ab70:	eff37800 	.word	0xeff37800

0800ab74 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b08a      	sub	sp, #40	@ 0x28
 800ab78:	af02      	add	r7, sp, #8
 800ab7a:	60f8      	str	r0, [r7, #12]
 800ab7c:	60b9      	str	r1, [r7, #8]
 800ab7e:	4613      	mov	r3, r2
 800ab80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	781b      	ldrb	r3, [r3, #0]
 800ab8a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	785b      	ldrb	r3, [r3, #1]
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	f040 817f 	bne.w	800ae94 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	691b      	ldr	r3, [r3, #16]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d132      	bne.n	800ac04 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	015a      	lsls	r2, r3, #5
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	4413      	add	r3, r2
 800aba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	69ba      	ldr	r2, [r7, #24]
 800abae:	0151      	lsls	r1, r2, #5
 800abb0:	69fa      	ldr	r2, [r7, #28]
 800abb2:	440a      	add	r2, r1
 800abb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abb8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800abbc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800abc0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	015a      	lsls	r2, r3, #5
 800abc6:	69fb      	ldr	r3, [r7, #28]
 800abc8:	4413      	add	r3, r2
 800abca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	69ba      	ldr	r2, [r7, #24]
 800abd2:	0151      	lsls	r1, r2, #5
 800abd4:	69fa      	ldr	r2, [r7, #28]
 800abd6:	440a      	add	r2, r1
 800abd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abdc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800abe0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	015a      	lsls	r2, r3, #5
 800abe6:	69fb      	ldr	r3, [r7, #28]
 800abe8:	4413      	add	r3, r2
 800abea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abee:	691b      	ldr	r3, [r3, #16]
 800abf0:	69ba      	ldr	r2, [r7, #24]
 800abf2:	0151      	lsls	r1, r2, #5
 800abf4:	69fa      	ldr	r2, [r7, #28]
 800abf6:	440a      	add	r2, r1
 800abf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abfc:	0cdb      	lsrs	r3, r3, #19
 800abfe:	04db      	lsls	r3, r3, #19
 800ac00:	6113      	str	r3, [r2, #16]
 800ac02:	e097      	b.n	800ad34 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac04:	69bb      	ldr	r3, [r7, #24]
 800ac06:	015a      	lsls	r2, r3, #5
 800ac08:	69fb      	ldr	r3, [r7, #28]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac10:	691b      	ldr	r3, [r3, #16]
 800ac12:	69ba      	ldr	r2, [r7, #24]
 800ac14:	0151      	lsls	r1, r2, #5
 800ac16:	69fa      	ldr	r2, [r7, #28]
 800ac18:	440a      	add	r2, r1
 800ac1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac1e:	0cdb      	lsrs	r3, r3, #19
 800ac20:	04db      	lsls	r3, r3, #19
 800ac22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	015a      	lsls	r2, r3, #5
 800ac28:	69fb      	ldr	r3, [r7, #28]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac30:	691b      	ldr	r3, [r3, #16]
 800ac32:	69ba      	ldr	r2, [r7, #24]
 800ac34:	0151      	lsls	r1, r2, #5
 800ac36:	69fa      	ldr	r2, [r7, #28]
 800ac38:	440a      	add	r2, r1
 800ac3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ac42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ac46:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800ac48:	69bb      	ldr	r3, [r7, #24]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d11a      	bne.n	800ac84 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	691a      	ldr	r2, [r3, #16]
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d903      	bls.n	800ac62 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	689a      	ldr	r2, [r3, #8]
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac62:	69bb      	ldr	r3, [r7, #24]
 800ac64:	015a      	lsls	r2, r3, #5
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	4413      	add	r3, r2
 800ac6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac6e:	691b      	ldr	r3, [r3, #16]
 800ac70:	69ba      	ldr	r2, [r7, #24]
 800ac72:	0151      	lsls	r1, r2, #5
 800ac74:	69fa      	ldr	r2, [r7, #28]
 800ac76:	440a      	add	r2, r1
 800ac78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ac80:	6113      	str	r3, [r2, #16]
 800ac82:	e044      	b.n	800ad0e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	691a      	ldr	r2, [r3, #16]
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	689b      	ldr	r3, [r3, #8]
 800ac8c:	4413      	add	r3, r2
 800ac8e:	1e5a      	subs	r2, r3, #1
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	689b      	ldr	r3, [r3, #8]
 800ac94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac98:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	015a      	lsls	r2, r3, #5
 800ac9e:	69fb      	ldr	r3, [r7, #28]
 800aca0:	4413      	add	r3, r2
 800aca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aca6:	691a      	ldr	r2, [r3, #16]
 800aca8:	8afb      	ldrh	r3, [r7, #22]
 800acaa:	04d9      	lsls	r1, r3, #19
 800acac:	4ba4      	ldr	r3, [pc, #656]	@ (800af40 <USB_EPStartXfer+0x3cc>)
 800acae:	400b      	ands	r3, r1
 800acb0:	69b9      	ldr	r1, [r7, #24]
 800acb2:	0148      	lsls	r0, r1, #5
 800acb4:	69f9      	ldr	r1, [r7, #28]
 800acb6:	4401      	add	r1, r0
 800acb8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800acbc:	4313      	orrs	r3, r2
 800acbe:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	791b      	ldrb	r3, [r3, #4]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d122      	bne.n	800ad0e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800acc8:	69bb      	ldr	r3, [r7, #24]
 800acca:	015a      	lsls	r2, r3, #5
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	4413      	add	r3, r2
 800acd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acd4:	691b      	ldr	r3, [r3, #16]
 800acd6:	69ba      	ldr	r2, [r7, #24]
 800acd8:	0151      	lsls	r1, r2, #5
 800acda:	69fa      	ldr	r2, [r7, #28]
 800acdc:	440a      	add	r2, r1
 800acde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ace2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ace6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800ace8:	69bb      	ldr	r3, [r7, #24]
 800acea:	015a      	lsls	r2, r3, #5
 800acec:	69fb      	ldr	r3, [r7, #28]
 800acee:	4413      	add	r3, r2
 800acf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acf4:	691a      	ldr	r2, [r3, #16]
 800acf6:	8afb      	ldrh	r3, [r7, #22]
 800acf8:	075b      	lsls	r3, r3, #29
 800acfa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800acfe:	69b9      	ldr	r1, [r7, #24]
 800ad00:	0148      	lsls	r0, r1, #5
 800ad02:	69f9      	ldr	r1, [r7, #28]
 800ad04:	4401      	add	r1, r0
 800ad06:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ad0a:	4313      	orrs	r3, r2
 800ad0c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	015a      	lsls	r2, r3, #5
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	4413      	add	r3, r2
 800ad16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad1a:	691a      	ldr	r2, [r3, #16]
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	691b      	ldr	r3, [r3, #16]
 800ad20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad24:	69b9      	ldr	r1, [r7, #24]
 800ad26:	0148      	lsls	r0, r1, #5
 800ad28:	69f9      	ldr	r1, [r7, #28]
 800ad2a:	4401      	add	r1, r0
 800ad2c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ad30:	4313      	orrs	r3, r2
 800ad32:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ad34:	79fb      	ldrb	r3, [r7, #7]
 800ad36:	2b01      	cmp	r3, #1
 800ad38:	d14b      	bne.n	800add2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	69db      	ldr	r3, [r3, #28]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d009      	beq.n	800ad56 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	015a      	lsls	r2, r3, #5
 800ad46:	69fb      	ldr	r3, [r7, #28]
 800ad48:	4413      	add	r3, r2
 800ad4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad4e:	461a      	mov	r2, r3
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	69db      	ldr	r3, [r3, #28]
 800ad54:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	791b      	ldrb	r3, [r3, #4]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d128      	bne.n	800adb0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d110      	bne.n	800ad90 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ad6e:	69bb      	ldr	r3, [r7, #24]
 800ad70:	015a      	lsls	r2, r3, #5
 800ad72:	69fb      	ldr	r3, [r7, #28]
 800ad74:	4413      	add	r3, r2
 800ad76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	69ba      	ldr	r2, [r7, #24]
 800ad7e:	0151      	lsls	r1, r2, #5
 800ad80:	69fa      	ldr	r2, [r7, #28]
 800ad82:	440a      	add	r2, r1
 800ad84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ad8c:	6013      	str	r3, [r2, #0]
 800ad8e:	e00f      	b.n	800adb0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	69ba      	ldr	r2, [r7, #24]
 800ada0:	0151      	lsls	r1, r2, #5
 800ada2:	69fa      	ldr	r2, [r7, #28]
 800ada4:	440a      	add	r2, r1
 800ada6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800adaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800adae:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800adb0:	69bb      	ldr	r3, [r7, #24]
 800adb2:	015a      	lsls	r2, r3, #5
 800adb4:	69fb      	ldr	r3, [r7, #28]
 800adb6:	4413      	add	r3, r2
 800adb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	69ba      	ldr	r2, [r7, #24]
 800adc0:	0151      	lsls	r1, r2, #5
 800adc2:	69fa      	ldr	r2, [r7, #28]
 800adc4:	440a      	add	r2, r1
 800adc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800adca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800adce:	6013      	str	r3, [r2, #0]
 800add0:	e166      	b.n	800b0a0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	015a      	lsls	r2, r3, #5
 800add6:	69fb      	ldr	r3, [r7, #28]
 800add8:	4413      	add	r3, r2
 800adda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	69ba      	ldr	r2, [r7, #24]
 800ade2:	0151      	lsls	r1, r2, #5
 800ade4:	69fa      	ldr	r2, [r7, #28]
 800ade6:	440a      	add	r2, r1
 800ade8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800adec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800adf0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	791b      	ldrb	r3, [r3, #4]
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	d015      	beq.n	800ae26 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f000 814e 	beq.w	800b0a0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ae04:	69fb      	ldr	r3, [r7, #28]
 800ae06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	f003 030f 	and.w	r3, r3, #15
 800ae14:	2101      	movs	r1, #1
 800ae16:	fa01 f303 	lsl.w	r3, r1, r3
 800ae1a:	69f9      	ldr	r1, [r7, #28]
 800ae1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae20:	4313      	orrs	r3, r2
 800ae22:	634b      	str	r3, [r1, #52]	@ 0x34
 800ae24:	e13c      	b.n	800b0a0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae26:	69fb      	ldr	r3, [r7, #28]
 800ae28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d110      	bne.n	800ae58 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	69fb      	ldr	r3, [r7, #28]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	69ba      	ldr	r2, [r7, #24]
 800ae46:	0151      	lsls	r1, r2, #5
 800ae48:	69fa      	ldr	r2, [r7, #28]
 800ae4a:	440a      	add	r2, r1
 800ae4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ae54:	6013      	str	r3, [r2, #0]
 800ae56:	e00f      	b.n	800ae78 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	015a      	lsls	r2, r3, #5
 800ae5c:	69fb      	ldr	r3, [r7, #28]
 800ae5e:	4413      	add	r3, r2
 800ae60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	69ba      	ldr	r2, [r7, #24]
 800ae68:	0151      	lsls	r1, r2, #5
 800ae6a:	69fa      	ldr	r2, [r7, #28]
 800ae6c:	440a      	add	r2, r1
 800ae6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae76:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	68d9      	ldr	r1, [r3, #12]
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	781a      	ldrb	r2, [r3, #0]
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	691b      	ldr	r3, [r3, #16]
 800ae84:	b298      	uxth	r0, r3
 800ae86:	79fb      	ldrb	r3, [r7, #7]
 800ae88:	9300      	str	r3, [sp, #0]
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 f9b9 	bl	800b204 <USB_WritePacket>
 800ae92:	e105      	b.n	800b0a0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ae94:	69bb      	ldr	r3, [r7, #24]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	69fb      	ldr	r3, [r7, #28]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aea0:	691b      	ldr	r3, [r3, #16]
 800aea2:	69ba      	ldr	r2, [r7, #24]
 800aea4:	0151      	lsls	r1, r2, #5
 800aea6:	69fa      	ldr	r2, [r7, #28]
 800aea8:	440a      	add	r2, r1
 800aeaa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aeae:	0cdb      	lsrs	r3, r3, #19
 800aeb0:	04db      	lsls	r3, r3, #19
 800aeb2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	015a      	lsls	r2, r3, #5
 800aeb8:	69fb      	ldr	r3, [r7, #28]
 800aeba:	4413      	add	r3, r2
 800aebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aec0:	691b      	ldr	r3, [r3, #16]
 800aec2:	69ba      	ldr	r2, [r7, #24]
 800aec4:	0151      	lsls	r1, r2, #5
 800aec6:	69fa      	ldr	r2, [r7, #28]
 800aec8:	440a      	add	r2, r1
 800aeca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aece:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800aed2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800aed6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d132      	bne.n	800af44 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d003      	beq.n	800aeee <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	689a      	ldr	r2, [r3, #8]
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	689a      	ldr	r2, [r3, #8]
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800aef6:	69bb      	ldr	r3, [r7, #24]
 800aef8:	015a      	lsls	r2, r3, #5
 800aefa:	69fb      	ldr	r3, [r7, #28]
 800aefc:	4413      	add	r3, r2
 800aefe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af02:	691a      	ldr	r2, [r3, #16]
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	6a1b      	ldr	r3, [r3, #32]
 800af08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af0c:	69b9      	ldr	r1, [r7, #24]
 800af0e:	0148      	lsls	r0, r1, #5
 800af10:	69f9      	ldr	r1, [r7, #28]
 800af12:	4401      	add	r1, r0
 800af14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800af18:	4313      	orrs	r3, r2
 800af1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	015a      	lsls	r2, r3, #5
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	4413      	add	r3, r2
 800af24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af28:	691b      	ldr	r3, [r3, #16]
 800af2a:	69ba      	ldr	r2, [r7, #24]
 800af2c:	0151      	lsls	r1, r2, #5
 800af2e:	69fa      	ldr	r2, [r7, #28]
 800af30:	440a      	add	r2, r1
 800af32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800af3a:	6113      	str	r3, [r2, #16]
 800af3c:	e062      	b.n	800b004 <USB_EPStartXfer+0x490>
 800af3e:	bf00      	nop
 800af40:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	691b      	ldr	r3, [r3, #16]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d123      	bne.n	800af94 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	015a      	lsls	r2, r3, #5
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	4413      	add	r3, r2
 800af54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af58:	691a      	ldr	r2, [r3, #16]
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af62:	69b9      	ldr	r1, [r7, #24]
 800af64:	0148      	lsls	r0, r1, #5
 800af66:	69f9      	ldr	r1, [r7, #28]
 800af68:	4401      	add	r1, r0
 800af6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800af6e:	4313      	orrs	r3, r2
 800af70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	015a      	lsls	r2, r3, #5
 800af76:	69fb      	ldr	r3, [r7, #28]
 800af78:	4413      	add	r3, r2
 800af7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	69ba      	ldr	r2, [r7, #24]
 800af82:	0151      	lsls	r1, r2, #5
 800af84:	69fa      	ldr	r2, [r7, #28]
 800af86:	440a      	add	r2, r1
 800af88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800af90:	6113      	str	r3, [r2, #16]
 800af92:	e037      	b.n	800b004 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	691a      	ldr	r2, [r3, #16]
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	4413      	add	r3, r2
 800af9e:	1e5a      	subs	r2, r3, #1
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	fbb2 f3f3 	udiv	r3, r2, r3
 800afa8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	8afa      	ldrh	r2, [r7, #22]
 800afb0:	fb03 f202 	mul.w	r2, r3, r2
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	015a      	lsls	r2, r3, #5
 800afbc:	69fb      	ldr	r3, [r7, #28]
 800afbe:	4413      	add	r3, r2
 800afc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afc4:	691a      	ldr	r2, [r3, #16]
 800afc6:	8afb      	ldrh	r3, [r7, #22]
 800afc8:	04d9      	lsls	r1, r3, #19
 800afca:	4b38      	ldr	r3, [pc, #224]	@ (800b0ac <USB_EPStartXfer+0x538>)
 800afcc:	400b      	ands	r3, r1
 800afce:	69b9      	ldr	r1, [r7, #24]
 800afd0:	0148      	lsls	r0, r1, #5
 800afd2:	69f9      	ldr	r1, [r7, #28]
 800afd4:	4401      	add	r1, r0
 800afd6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800afda:	4313      	orrs	r3, r2
 800afdc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800afde:	69bb      	ldr	r3, [r7, #24]
 800afe0:	015a      	lsls	r2, r3, #5
 800afe2:	69fb      	ldr	r3, [r7, #28]
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afea:	691a      	ldr	r2, [r3, #16]
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	6a1b      	ldr	r3, [r3, #32]
 800aff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aff4:	69b9      	ldr	r1, [r7, #24]
 800aff6:	0148      	lsls	r0, r1, #5
 800aff8:	69f9      	ldr	r1, [r7, #28]
 800affa:	4401      	add	r1, r0
 800affc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b000:	4313      	orrs	r3, r2
 800b002:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b004:	79fb      	ldrb	r3, [r7, #7]
 800b006:	2b01      	cmp	r3, #1
 800b008:	d10d      	bne.n	800b026 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d009      	beq.n	800b026 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	68d9      	ldr	r1, [r3, #12]
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	015a      	lsls	r2, r3, #5
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	4413      	add	r3, r2
 800b01e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b022:	460a      	mov	r2, r1
 800b024:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	791b      	ldrb	r3, [r3, #4]
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d128      	bne.n	800b080 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d110      	bne.n	800b060 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b03e:	69bb      	ldr	r3, [r7, #24]
 800b040:	015a      	lsls	r2, r3, #5
 800b042:	69fb      	ldr	r3, [r7, #28]
 800b044:	4413      	add	r3, r2
 800b046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	69ba      	ldr	r2, [r7, #24]
 800b04e:	0151      	lsls	r1, r2, #5
 800b050:	69fa      	ldr	r2, [r7, #28]
 800b052:	440a      	add	r2, r1
 800b054:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b058:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b05c:	6013      	str	r3, [r2, #0]
 800b05e:	e00f      	b.n	800b080 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	015a      	lsls	r2, r3, #5
 800b064:	69fb      	ldr	r3, [r7, #28]
 800b066:	4413      	add	r3, r2
 800b068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	69ba      	ldr	r2, [r7, #24]
 800b070:	0151      	lsls	r1, r2, #5
 800b072:	69fa      	ldr	r2, [r7, #28]
 800b074:	440a      	add	r2, r1
 800b076:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b07a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b07e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b080:	69bb      	ldr	r3, [r7, #24]
 800b082:	015a      	lsls	r2, r3, #5
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	4413      	add	r3, r2
 800b088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	69ba      	ldr	r2, [r7, #24]
 800b090:	0151      	lsls	r1, r2, #5
 800b092:	69fa      	ldr	r2, [r7, #28]
 800b094:	440a      	add	r2, r1
 800b096:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b09a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b09e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b0a0:	2300      	movs	r3, #0
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3720      	adds	r7, #32
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	1ff80000 	.word	0x1ff80000

0800b0b0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b087      	sub	sp, #28
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
 800b0b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	785b      	ldrb	r3, [r3, #1]
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d14a      	bne.n	800b164 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	015a      	lsls	r2, r3, #5
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	4413      	add	r3, r2
 800b0d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0e6:	f040 8086 	bne.w	800b1f6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	015a      	lsls	r2, r3, #5
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	4413      	add	r3, r2
 800b0f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	683a      	ldr	r2, [r7, #0]
 800b0fc:	7812      	ldrb	r2, [r2, #0]
 800b0fe:	0151      	lsls	r1, r2, #5
 800b100:	693a      	ldr	r2, [r7, #16]
 800b102:	440a      	add	r2, r1
 800b104:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b108:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b10c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	781b      	ldrb	r3, [r3, #0]
 800b112:	015a      	lsls	r2, r3, #5
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	4413      	add	r3, r2
 800b118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	7812      	ldrb	r2, [r2, #0]
 800b122:	0151      	lsls	r1, r2, #5
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	440a      	add	r2, r1
 800b128:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b12c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b130:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	3301      	adds	r3, #1
 800b136:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b13e:	4293      	cmp	r3, r2
 800b140:	d902      	bls.n	800b148 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b142:	2301      	movs	r3, #1
 800b144:	75fb      	strb	r3, [r7, #23]
          break;
 800b146:	e056      	b.n	800b1f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	015a      	lsls	r2, r3, #5
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	4413      	add	r3, r2
 800b152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b15c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b160:	d0e7      	beq.n	800b132 <USB_EPStopXfer+0x82>
 800b162:	e048      	b.n	800b1f6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	015a      	lsls	r2, r3, #5
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	4413      	add	r3, r2
 800b16e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b17c:	d13b      	bne.n	800b1f6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	015a      	lsls	r2, r3, #5
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	4413      	add	r3, r2
 800b188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	683a      	ldr	r2, [r7, #0]
 800b190:	7812      	ldrb	r2, [r2, #0]
 800b192:	0151      	lsls	r1, r2, #5
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	440a      	add	r2, r1
 800b198:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b19c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b1a0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	015a      	lsls	r2, r3, #5
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	4413      	add	r3, r2
 800b1ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	683a      	ldr	r2, [r7, #0]
 800b1b4:	7812      	ldrb	r2, [r2, #0]
 800b1b6:	0151      	lsls	r1, r2, #5
 800b1b8:	693a      	ldr	r2, [r7, #16]
 800b1ba:	440a      	add	r2, r1
 800b1bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b1c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d902      	bls.n	800b1dc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	75fb      	strb	r3, [r7, #23]
          break;
 800b1da:	e00c      	b.n	800b1f6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	015a      	lsls	r2, r3, #5
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	4413      	add	r3, r2
 800b1e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b1f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1f4:	d0e7      	beq.n	800b1c6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b1f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	371c      	adds	r7, #28
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr

0800b204 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b204:	b480      	push	{r7}
 800b206:	b089      	sub	sp, #36	@ 0x24
 800b208:	af00      	add	r7, sp, #0
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	4611      	mov	r1, r2
 800b210:	461a      	mov	r2, r3
 800b212:	460b      	mov	r3, r1
 800b214:	71fb      	strb	r3, [r7, #7]
 800b216:	4613      	mov	r3, r2
 800b218:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b222:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b226:	2b00      	cmp	r3, #0
 800b228:	d123      	bne.n	800b272 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b22a:	88bb      	ldrh	r3, [r7, #4]
 800b22c:	3303      	adds	r3, #3
 800b22e:	089b      	lsrs	r3, r3, #2
 800b230:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b232:	2300      	movs	r3, #0
 800b234:	61bb      	str	r3, [r7, #24]
 800b236:	e018      	b.n	800b26a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b238:	79fb      	ldrb	r3, [r7, #7]
 800b23a:	031a      	lsls	r2, r3, #12
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	4413      	add	r3, r2
 800b240:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b244:	461a      	mov	r2, r3
 800b246:	69fb      	ldr	r3, [r7, #28]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b24c:	69fb      	ldr	r3, [r7, #28]
 800b24e:	3301      	adds	r3, #1
 800b250:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b252:	69fb      	ldr	r3, [r7, #28]
 800b254:	3301      	adds	r3, #1
 800b256:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	3301      	adds	r3, #1
 800b25c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b25e:	69fb      	ldr	r3, [r7, #28]
 800b260:	3301      	adds	r3, #1
 800b262:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b264:	69bb      	ldr	r3, [r7, #24]
 800b266:	3301      	adds	r3, #1
 800b268:	61bb      	str	r3, [r7, #24]
 800b26a:	69ba      	ldr	r2, [r7, #24]
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d3e2      	bcc.n	800b238 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b272:	2300      	movs	r3, #0
}
 800b274:	4618      	mov	r0, r3
 800b276:	3724      	adds	r7, #36	@ 0x24
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr

0800b280 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b280:	b480      	push	{r7}
 800b282:	b08b      	sub	sp, #44	@ 0x2c
 800b284:	af00      	add	r7, sp, #0
 800b286:	60f8      	str	r0, [r7, #12]
 800b288:	60b9      	str	r1, [r7, #8]
 800b28a:	4613      	mov	r3, r2
 800b28c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b296:	88fb      	ldrh	r3, [r7, #6]
 800b298:	089b      	lsrs	r3, r3, #2
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b29e:	88fb      	ldrh	r3, [r7, #6]
 800b2a0:	f003 0303 	and.w	r3, r3, #3
 800b2a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	623b      	str	r3, [r7, #32]
 800b2aa:	e014      	b.n	800b2d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b2ac:	69bb      	ldr	r3, [r7, #24]
 800b2ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2b2:	681a      	ldr	r2, [r3, #0]
 800b2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b2d0:	6a3b      	ldr	r3, [r7, #32]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	623b      	str	r3, [r7, #32]
 800b2d6:	6a3a      	ldr	r2, [r7, #32]
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d3e6      	bcc.n	800b2ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b2de:	8bfb      	ldrh	r3, [r7, #30]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d01e      	beq.n	800b322 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	f107 0310 	add.w	r3, r7, #16
 800b2f4:	6812      	ldr	r2, [r2, #0]
 800b2f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b2f8:	693a      	ldr	r2, [r7, #16]
 800b2fa:	6a3b      	ldr	r3, [r7, #32]
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	00db      	lsls	r3, r3, #3
 800b300:	fa22 f303 	lsr.w	r3, r2, r3
 800b304:	b2da      	uxtb	r2, r3
 800b306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b308:	701a      	strb	r2, [r3, #0]
      i++;
 800b30a:	6a3b      	ldr	r3, [r7, #32]
 800b30c:	3301      	adds	r3, #1
 800b30e:	623b      	str	r3, [r7, #32]
      pDest++;
 800b310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b312:	3301      	adds	r3, #1
 800b314:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b316:	8bfb      	ldrh	r3, [r7, #30]
 800b318:	3b01      	subs	r3, #1
 800b31a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b31c:	8bfb      	ldrh	r3, [r7, #30]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1ea      	bne.n	800b2f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b324:	4618      	mov	r0, r3
 800b326:	372c      	adds	r7, #44	@ 0x2c
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
 800b338:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	781b      	ldrb	r3, [r3, #0]
 800b342:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	785b      	ldrb	r3, [r3, #1]
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d12c      	bne.n	800b3a6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	015a      	lsls	r2, r3, #5
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	4413      	add	r3, r2
 800b354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	db12      	blt.n	800b384 <USB_EPSetStall+0x54>
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00f      	beq.n	800b384 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	015a      	lsls	r2, r3, #5
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	4413      	add	r3, r2
 800b36c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	68ba      	ldr	r2, [r7, #8]
 800b374:	0151      	lsls	r1, r2, #5
 800b376:	68fa      	ldr	r2, [r7, #12]
 800b378:	440a      	add	r2, r1
 800b37a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b37e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b382:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	015a      	lsls	r2, r3, #5
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	4413      	add	r3, r2
 800b38c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	68ba      	ldr	r2, [r7, #8]
 800b394:	0151      	lsls	r1, r2, #5
 800b396:	68fa      	ldr	r2, [r7, #12]
 800b398:	440a      	add	r2, r1
 800b39a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b39e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b3a2:	6013      	str	r3, [r2, #0]
 800b3a4:	e02b      	b.n	800b3fe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	015a      	lsls	r2, r3, #5
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	4413      	add	r3, r2
 800b3ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	db12      	blt.n	800b3de <USB_EPSetStall+0xae>
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d00f      	beq.n	800b3de <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	015a      	lsls	r2, r3, #5
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	68ba      	ldr	r2, [r7, #8]
 800b3ce:	0151      	lsls	r1, r2, #5
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	440a      	add	r2, r1
 800b3d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b3dc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	015a      	lsls	r2, r3, #5
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	0151      	lsls	r1, r2, #5
 800b3f0:	68fa      	ldr	r2, [r7, #12]
 800b3f2:	440a      	add	r2, r1
 800b3f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b3fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3714      	adds	r7, #20
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b085      	sub	sp, #20
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	781b      	ldrb	r3, [r3, #0]
 800b41e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	785b      	ldrb	r3, [r3, #1]
 800b424:	2b01      	cmp	r3, #1
 800b426:	d128      	bne.n	800b47a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	015a      	lsls	r2, r3, #5
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	4413      	add	r3, r2
 800b430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	68ba      	ldr	r2, [r7, #8]
 800b438:	0151      	lsls	r1, r2, #5
 800b43a:	68fa      	ldr	r2, [r7, #12]
 800b43c:	440a      	add	r2, r1
 800b43e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b442:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b446:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	791b      	ldrb	r3, [r3, #4]
 800b44c:	2b03      	cmp	r3, #3
 800b44e:	d003      	beq.n	800b458 <USB_EPClearStall+0x4c>
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	791b      	ldrb	r3, [r3, #4]
 800b454:	2b02      	cmp	r3, #2
 800b456:	d138      	bne.n	800b4ca <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	015a      	lsls	r2, r3, #5
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	4413      	add	r3, r2
 800b460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	0151      	lsls	r1, r2, #5
 800b46a:	68fa      	ldr	r2, [r7, #12]
 800b46c:	440a      	add	r2, r1
 800b46e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b476:	6013      	str	r3, [r2, #0]
 800b478:	e027      	b.n	800b4ca <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	015a      	lsls	r2, r3, #5
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	4413      	add	r3, r2
 800b482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	68ba      	ldr	r2, [r7, #8]
 800b48a:	0151      	lsls	r1, r2, #5
 800b48c:	68fa      	ldr	r2, [r7, #12]
 800b48e:	440a      	add	r2, r1
 800b490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b494:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b498:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	791b      	ldrb	r3, [r3, #4]
 800b49e:	2b03      	cmp	r3, #3
 800b4a0:	d003      	beq.n	800b4aa <USB_EPClearStall+0x9e>
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	791b      	ldrb	r3, [r3, #4]
 800b4a6:	2b02      	cmp	r3, #2
 800b4a8:	d10f      	bne.n	800b4ca <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	015a      	lsls	r2, r3, #5
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	4413      	add	r3, r2
 800b4b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	0151      	lsls	r1, r2, #5
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	440a      	add	r2, r1
 800b4c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b4c8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3714      	adds	r7, #20
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr

0800b4d8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b085      	sub	sp, #20
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
 800b4e0:	460b      	mov	r3, r1
 800b4e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	68fa      	ldr	r2, [r7, #12]
 800b4f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b4f6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b4fa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	78fb      	ldrb	r3, [r7, #3]
 800b506:	011b      	lsls	r3, r3, #4
 800b508:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b50c:	68f9      	ldr	r1, [r7, #12]
 800b50e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b512:	4313      	orrs	r3, r2
 800b514:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b516:	2300      	movs	r3, #0
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3714      	adds	r7, #20
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b524:	b480      	push	{r7}
 800b526:	b085      	sub	sp, #20
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68fa      	ldr	r2, [r7, #12]
 800b53a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b53e:	f023 0303 	bic.w	r3, r3, #3
 800b542:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b552:	f023 0302 	bic.w	r3, r3, #2
 800b556:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b558:	2300      	movs	r3, #0
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3714      	adds	r7, #20
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr

0800b566 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b566:	b480      	push	{r7}
 800b568:	b085      	sub	sp, #20
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	68fa      	ldr	r2, [r7, #12]
 800b57c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b580:	f023 0303 	bic.w	r3, r3, #3
 800b584:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b594:	f043 0302 	orr.w	r3, r3, #2
 800b598:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b085      	sub	sp, #20
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	695b      	ldr	r3, [r3, #20]
 800b5b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	699b      	ldr	r3, [r3, #24]
 800b5ba:	68fa      	ldr	r2, [r7, #12]
 800b5bc:	4013      	ands	r3, r2
 800b5be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3714      	adds	r7, #20
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5cc:	4770      	bx	lr

0800b5ce <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b5ce:	b480      	push	{r7}
 800b5d0:	b085      	sub	sp, #20
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5e0:	699b      	ldr	r3, [r3, #24]
 800b5e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b5ea:	69db      	ldr	r3, [r3, #28]
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	4013      	ands	r3, r2
 800b5f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	0c1b      	lsrs	r3, r3, #16
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3714      	adds	r7, #20
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b602:	b480      	push	{r7}
 800b604:	b085      	sub	sp, #20
 800b606:	af00      	add	r7, sp, #0
 800b608:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b614:	699b      	ldr	r3, [r3, #24]
 800b616:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b61e:	69db      	ldr	r3, [r3, #28]
 800b620:	68ba      	ldr	r2, [r7, #8]
 800b622:	4013      	ands	r3, r2
 800b624:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	b29b      	uxth	r3, r3
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3714      	adds	r7, #20
 800b62e:	46bd      	mov	sp, r7
 800b630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b634:	4770      	bx	lr

0800b636 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b636:	b480      	push	{r7}
 800b638:	b085      	sub	sp, #20
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	460b      	mov	r3, r1
 800b640:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b646:	78fb      	ldrb	r3, [r7, #3]
 800b648:	015a      	lsls	r2, r3, #5
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	4413      	add	r3, r2
 800b64e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b65c:	695b      	ldr	r3, [r3, #20]
 800b65e:	68ba      	ldr	r2, [r7, #8]
 800b660:	4013      	ands	r3, r2
 800b662:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b664:	68bb      	ldr	r3, [r7, #8]
}
 800b666:	4618      	mov	r0, r3
 800b668:	3714      	adds	r7, #20
 800b66a:	46bd      	mov	sp, r7
 800b66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b670:	4770      	bx	lr

0800b672 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b672:	b480      	push	{r7}
 800b674:	b087      	sub	sp, #28
 800b676:	af00      	add	r7, sp, #0
 800b678:	6078      	str	r0, [r7, #4]
 800b67a:	460b      	mov	r3, r1
 800b67c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b694:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b696:	78fb      	ldrb	r3, [r7, #3]
 800b698:	f003 030f 	and.w	r3, r3, #15
 800b69c:	68fa      	ldr	r2, [r7, #12]
 800b69e:	fa22 f303 	lsr.w	r3, r2, r3
 800b6a2:	01db      	lsls	r3, r3, #7
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b6ac:	78fb      	ldrb	r3, [r7, #3]
 800b6ae:	015a      	lsls	r2, r3, #5
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	4413      	add	r3, r2
 800b6b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6b8:	689b      	ldr	r3, [r3, #8]
 800b6ba:	693a      	ldr	r2, [r7, #16]
 800b6bc:	4013      	ands	r3, r2
 800b6be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b6c0:	68bb      	ldr	r3, [r7, #8]
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	371c      	adds	r7, #28
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr

0800b6ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b6ce:	b480      	push	{r7}
 800b6d0:	b083      	sub	sp, #12
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	695b      	ldr	r3, [r3, #20]
 800b6da:	f003 0301 	and.w	r3, r3, #1
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	370c      	adds	r7, #12
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e8:	4770      	bx	lr

0800b6ea <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b6ea:	b480      	push	{r7}
 800b6ec:	b085      	sub	sp, #20
 800b6ee:	af00      	add	r7, sp, #0
 800b6f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	68fa      	ldr	r2, [r7, #12]
 800b700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b704:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b708:	f023 0307 	bic.w	r3, r3, #7
 800b70c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b71c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b720:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b722:	2300      	movs	r3, #0
}
 800b724:	4618      	mov	r0, r3
 800b726:	3714      	adds	r7, #20
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b730:	b480      	push	{r7}
 800b732:	b087      	sub	sp, #28
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	460b      	mov	r3, r1
 800b73a:	607a      	str	r2, [r7, #4]
 800b73c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	333c      	adds	r3, #60	@ 0x3c
 800b746:	3304      	adds	r3, #4
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	4a26      	ldr	r2, [pc, #152]	@ (800b7e8 <USB_EP0_OutStart+0xb8>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d90a      	bls.n	800b76a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b760:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b764:	d101      	bne.n	800b76a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b766:	2300      	movs	r3, #0
 800b768:	e037      	b.n	800b7da <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b770:	461a      	mov	r2, r3
 800b772:	2300      	movs	r3, #0
 800b774:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b77c:	691b      	ldr	r3, [r3, #16]
 800b77e:	697a      	ldr	r2, [r7, #20]
 800b780:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b784:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b788:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b790:	691b      	ldr	r3, [r3, #16]
 800b792:	697a      	ldr	r2, [r7, #20]
 800b794:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b798:	f043 0318 	orr.w	r3, r3, #24
 800b79c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7a4:	691b      	ldr	r3, [r3, #16]
 800b7a6:	697a      	ldr	r2, [r7, #20]
 800b7a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7ac:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b7b0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b7b2:	7afb      	ldrb	r3, [r7, #11]
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d10f      	bne.n	800b7d8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7be:	461a      	mov	r2, r3
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	697a      	ldr	r2, [r7, #20]
 800b7ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7d2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b7d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b7d8:	2300      	movs	r3, #0
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	371c      	adds	r7, #28
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	4f54300a 	.word	0x4f54300a

0800b7ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b085      	sub	sp, #20
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b804:	d901      	bls.n	800b80a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b806:	2303      	movs	r3, #3
 800b808:	e022      	b.n	800b850 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	691b      	ldr	r3, [r3, #16]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	daf2      	bge.n	800b7f8 <USB_CoreReset+0xc>

  count = 10U;
 800b812:	230a      	movs	r3, #10
 800b814:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b816:	e002      	b.n	800b81e <USB_CoreReset+0x32>
  {
    count--;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	3b01      	subs	r3, #1
 800b81c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d1f9      	bne.n	800b818 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	691b      	ldr	r3, [r3, #16]
 800b828:	f043 0201 	orr.w	r2, r3, #1
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	3301      	adds	r3, #1
 800b834:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b83c:	d901      	bls.n	800b842 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b83e:	2303      	movs	r3, #3
 800b840:	e006      	b.n	800b850 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	691b      	ldr	r3, [r3, #16]
 800b846:	f003 0301 	and.w	r3, r3, #1
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	d0f0      	beq.n	800b830 <USB_CoreReset+0x44>

  return HAL_OK;
 800b84e:	2300      	movs	r3, #0
}
 800b850:	4618      	mov	r0, r3
 800b852:	3714      	adds	r7, #20
 800b854:	46bd      	mov	sp, r7
 800b856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85a:	4770      	bx	lr

0800b85c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_COMPOSITE_Mount_Class();
 800b860:	f000 fb08 	bl	800be74 <USBD_COMPOSITE_Mount_Class>
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_HS) != USBD_OK)
  {
    Error_Handler();
  }
#else
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_FS) != USBD_OK)
 800b864:	2201      	movs	r2, #1
 800b866:	4917      	ldr	r1, [pc, #92]	@ (800b8c4 <MX_USB_DEVICE_Init+0x68>)
 800b868:	4817      	ldr	r0, [pc, #92]	@ (800b8c8 <MX_USB_DEVICE_Init+0x6c>)
 800b86a:	f001 fa1d 	bl	800cca8 <USBD_Init>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d001      	beq.n	800b878 <MX_USB_DEVICE_Init+0x1c>
  {
    Error_Handler();
 800b874:	f7f6 fdfa 	bl	800246c <Error_Handler>
  }
#endif
  if (USBD_RegisterClass(&hUsbDevice, &USBD_COMPOSITE) != USBD_OK)
 800b878:	4914      	ldr	r1, [pc, #80]	@ (800b8cc <MX_USB_DEVICE_Init+0x70>)
 800b87a:	4813      	ldr	r0, [pc, #76]	@ (800b8c8 <MX_USB_DEVICE_Init+0x6c>)
 800b87c:	f001 fa40 	bl	800cd00 <USBD_RegisterClass>
 800b880:	4603      	mov	r3, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	d001      	beq.n	800b88a <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800b886:	f7f6 fdf1 	bl	800246c <Error_Handler>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDevice, &USBD_CustomHID_fops) != USBD_OK)
 800b88a:	4911      	ldr	r1, [pc, #68]	@ (800b8d0 <MX_USB_DEVICE_Init+0x74>)
 800b88c:	480e      	ldr	r0, [pc, #56]	@ (800b8c8 <MX_USB_DEVICE_Init+0x6c>)
 800b88e:	f000 feab 	bl	800c5e8 <USBD_CUSTOM_HID_RegisterInterface>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800b898:	f7f6 fde8 	bl	800246c <Error_Handler>
  }
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  if (USBD_CUSTOM_HID2_RegisterInterface(&hUsbDevice, &USBD_CustomHID2_fops) != USBD_OK)
 800b89c:	490d      	ldr	r1, [pc, #52]	@ (800b8d4 <MX_USB_DEVICE_Init+0x78>)
 800b89e:	480a      	ldr	r0, [pc, #40]	@ (800b8c8 <MX_USB_DEVICE_Init+0x6c>)
 800b8a0:	f001 f9b4 	bl	800cc0c <USBD_CUSTOM_HID2_RegisterInterface>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
 800b8aa:	f7f6 fddf 	bl	800246c <Error_Handler>
  if (USBD_PRNT_RegisterInterface(&hUsbDevice, &USBD_PRNT_fops) != USBD_OK)
  {
    Error_Handler();
  }
#endif
  if (USBD_Start(&hUsbDevice) != USBD_OK)
 800b8ae:	4806      	ldr	r0, [pc, #24]	@ (800b8c8 <MX_USB_DEVICE_Init+0x6c>)
 800b8b0:	f001 fa64 	bl	800cd7c <USBD_Start>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d001      	beq.n	800b8be <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
 800b8ba:	f7f6 fdd7 	bl	800246c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b8be:	bf00      	nop
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	20000018 	.word	0x20000018
 800b8c8:	20000ce4 	.word	0x20000ce4
 800b8cc:	200000e4 	.word	0x200000e4
 800b8d0:	200000d4 	.word	0x200000d4
 800b8d4:	20000094 	.word	0x20000094

0800b8d8 <USBD_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	4603      	mov	r3, r0
 800b8e0:	6039      	str	r1, [r7, #0]
 800b8e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DeviceDesc);
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	2212      	movs	r2, #18
 800b8e8:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 800b8ea:	4b03      	ldr	r3, [pc, #12]	@ (800b8f8 <USBD_DeviceDescriptor+0x20>)
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr
 800b8f8:	20000034 	.word	0x20000034

0800b8fc <USBD_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
 800b902:	4603      	mov	r3, r0
 800b904:	6039      	str	r1, [r7, #0]
 800b906:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	2204      	movs	r2, #4
 800b90c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b90e:	4b03      	ldr	r3, [pc, #12]	@ (800b91c <USBD_LangIDStrDescriptor+0x20>)
}
 800b910:	4618      	mov	r0, r3
 800b912:	370c      	adds	r7, #12
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr
 800b91c:	20000048 	.word	0x20000048

0800b920 <USBD_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
 800b926:	4603      	mov	r3, r0
 800b928:	6039      	str	r1, [r7, #0]
 800b92a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b92c:	79fb      	ldrb	r3, [r7, #7]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d105      	bne.n	800b93e <USBD_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b932:	683a      	ldr	r2, [r7, #0]
 800b934:	4907      	ldr	r1, [pc, #28]	@ (800b954 <USBD_ProductStrDescriptor+0x34>)
 800b936:	4808      	ldr	r0, [pc, #32]	@ (800b958 <USBD_ProductStrDescriptor+0x38>)
 800b938:	f002 fa5f 	bl	800ddfa <USBD_GetString>
 800b93c:	e004      	b.n	800b948 <USBD_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b93e:	683a      	ldr	r2, [r7, #0]
 800b940:	4904      	ldr	r1, [pc, #16]	@ (800b954 <USBD_ProductStrDescriptor+0x34>)
 800b942:	4805      	ldr	r0, [pc, #20]	@ (800b958 <USBD_ProductStrDescriptor+0x38>)
 800b944:	f002 fa59 	bl	800ddfa <USBD_GetString>
  }
  return USBD_StrDesc;
 800b948:	4b02      	ldr	r3, [pc, #8]	@ (800b954 <USBD_ProductStrDescriptor+0x34>)
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	20001000 	.word	0x20001000
 800b958:	0800eec4 	.word	0x0800eec4

0800b95c <USBD_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	4603      	mov	r3, r0
 800b964:	6039      	str	r1, [r7, #0]
 800b966:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b968:	683a      	ldr	r2, [r7, #0]
 800b96a:	4904      	ldr	r1, [pc, #16]	@ (800b97c <USBD_ManufacturerStrDescriptor+0x20>)
 800b96c:	4804      	ldr	r0, [pc, #16]	@ (800b980 <USBD_ManufacturerStrDescriptor+0x24>)
 800b96e:	f002 fa44 	bl	800ddfa <USBD_GetString>
  return USBD_StrDesc;
 800b972:	4b02      	ldr	r3, [pc, #8]	@ (800b97c <USBD_ManufacturerStrDescriptor+0x20>)
}
 800b974:	4618      	mov	r0, r3
 800b976:	3708      	adds	r7, #8
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	20001000 	.word	0x20001000
 800b980:	0800eedc 	.word	0x0800eedc

0800b984 <USBD_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b082      	sub	sp, #8
 800b988:	af00      	add	r7, sp, #0
 800b98a:	4603      	mov	r3, r0
 800b98c:	6039      	str	r1, [r7, #0]
 800b98e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	221a      	movs	r2, #26
 800b994:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b996:	f000 f843 	bl	800ba20 <Get_SerialNum>
  /* USER CODE BEGIN USBD_SerialStrDescriptor */

  /* USER CODE END USBD_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b99a:	4b02      	ldr	r3, [pc, #8]	@ (800b9a4 <USBD_SerialStrDescriptor+0x20>)
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3708      	adds	r7, #8
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	2000004c 	.word	0x2000004c

0800b9a8 <USBD_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	6039      	str	r1, [r7, #0]
 800b9b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b9b4:	79fb      	ldrb	r3, [r7, #7]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d105      	bne.n	800b9c6 <USBD_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b9ba:	683a      	ldr	r2, [r7, #0]
 800b9bc:	4907      	ldr	r1, [pc, #28]	@ (800b9dc <USBD_ConfigStrDescriptor+0x34>)
 800b9be:	4808      	ldr	r0, [pc, #32]	@ (800b9e0 <USBD_ConfigStrDescriptor+0x38>)
 800b9c0:	f002 fa1b 	bl	800ddfa <USBD_GetString>
 800b9c4:	e004      	b.n	800b9d0 <USBD_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	4904      	ldr	r1, [pc, #16]	@ (800b9dc <USBD_ConfigStrDescriptor+0x34>)
 800b9ca:	4805      	ldr	r0, [pc, #20]	@ (800b9e0 <USBD_ConfigStrDescriptor+0x38>)
 800b9cc:	f002 fa15 	bl	800ddfa <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9d0:	4b02      	ldr	r3, [pc, #8]	@ (800b9dc <USBD_ConfigStrDescriptor+0x34>)
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3708      	adds	r7, #8
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}
 800b9da:	bf00      	nop
 800b9dc:	20001000 	.word	0x20001000
 800b9e0:	0800eef0 	.word	0x0800eef0

0800b9e4 <USBD_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b082      	sub	sp, #8
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	6039      	str	r1, [r7, #0]
 800b9ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9f0:	79fb      	ldrb	r3, [r7, #7]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d105      	bne.n	800ba02 <USBD_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	4907      	ldr	r1, [pc, #28]	@ (800ba18 <USBD_InterfaceStrDescriptor+0x34>)
 800b9fa:	4808      	ldr	r0, [pc, #32]	@ (800ba1c <USBD_InterfaceStrDescriptor+0x38>)
 800b9fc:	f002 f9fd 	bl	800ddfa <USBD_GetString>
 800ba00:	e004      	b.n	800ba0c <USBD_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ba02:	683a      	ldr	r2, [r7, #0]
 800ba04:	4904      	ldr	r1, [pc, #16]	@ (800ba18 <USBD_InterfaceStrDescriptor+0x34>)
 800ba06:	4805      	ldr	r0, [pc, #20]	@ (800ba1c <USBD_InterfaceStrDescriptor+0x38>)
 800ba08:	f002 f9f7 	bl	800ddfa <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba0c:	4b02      	ldr	r3, [pc, #8]	@ (800ba18 <USBD_InterfaceStrDescriptor+0x34>)
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3708      	adds	r7, #8
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	20001000 	.word	0x20001000
 800ba1c:	0800ef00 	.word	0x0800ef00

0800ba20 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba26:	4b0f      	ldr	r3, [pc, #60]	@ (800ba64 <Get_SerialNum+0x44>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba2c:	4b0e      	ldr	r3, [pc, #56]	@ (800ba68 <Get_SerialNum+0x48>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba32:	4b0e      	ldr	r3, [pc, #56]	@ (800ba6c <Get_SerialNum+0x4c>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba38:	68fa      	ldr	r2, [r7, #12]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	4413      	add	r3, r2
 800ba3e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d009      	beq.n	800ba5a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ba46:	2208      	movs	r2, #8
 800ba48:	4909      	ldr	r1, [pc, #36]	@ (800ba70 <Get_SerialNum+0x50>)
 800ba4a:	68f8      	ldr	r0, [r7, #12]
 800ba4c:	f000 f814 	bl	800ba78 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ba50:	2204      	movs	r2, #4
 800ba52:	4908      	ldr	r1, [pc, #32]	@ (800ba74 <Get_SerialNum+0x54>)
 800ba54:	68b8      	ldr	r0, [r7, #8]
 800ba56:	f000 f80f 	bl	800ba78 <IntToUnicode>
  }
}
 800ba5a:	bf00      	nop
 800ba5c:	3710      	adds	r7, #16
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	1fff7a10 	.word	0x1fff7a10
 800ba68:	1fff7a14 	.word	0x1fff7a14
 800ba6c:	1fff7a18 	.word	0x1fff7a18
 800ba70:	2000004e 	.word	0x2000004e
 800ba74:	2000005e 	.word	0x2000005e

0800ba78 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b087      	sub	sp, #28
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	4613      	mov	r3, r2
 800ba84:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ba86:	2300      	movs	r3, #0
 800ba88:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	75fb      	strb	r3, [r7, #23]
 800ba8e:	e027      	b.n	800bae0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	0f1b      	lsrs	r3, r3, #28
 800ba94:	2b09      	cmp	r3, #9
 800ba96:	d80b      	bhi.n	800bab0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	0f1b      	lsrs	r3, r3, #28
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	7dfb      	ldrb	r3, [r7, #23]
 800baa0:	005b      	lsls	r3, r3, #1
 800baa2:	4619      	mov	r1, r3
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	440b      	add	r3, r1
 800baa8:	3230      	adds	r2, #48	@ 0x30
 800baaa:	b2d2      	uxtb	r2, r2
 800baac:	701a      	strb	r2, [r3, #0]
 800baae:	e00a      	b.n	800bac6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	0f1b      	lsrs	r3, r3, #28
 800bab4:	b2da      	uxtb	r2, r3
 800bab6:	7dfb      	ldrb	r3, [r7, #23]
 800bab8:	005b      	lsls	r3, r3, #1
 800baba:	4619      	mov	r1, r3
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	440b      	add	r3, r1
 800bac0:	3237      	adds	r2, #55	@ 0x37
 800bac2:	b2d2      	uxtb	r2, r2
 800bac4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	011b      	lsls	r3, r3, #4
 800baca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bacc:	7dfb      	ldrb	r3, [r7, #23]
 800bace:	005b      	lsls	r3, r3, #1
 800bad0:	3301      	adds	r3, #1
 800bad2:	68ba      	ldr	r2, [r7, #8]
 800bad4:	4413      	add	r3, r2
 800bad6:	2200      	movs	r2, #0
 800bad8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bada:	7dfb      	ldrb	r3, [r7, #23]
 800badc:	3301      	adds	r3, #1
 800bade:	75fb      	strb	r3, [r7, #23]
 800bae0:	7dfa      	ldrb	r2, [r7, #23]
 800bae2:	79fb      	ldrb	r3, [r7, #7]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d3d3      	bcc.n	800ba90 <IntToUnicode+0x18>
  }
}
 800bae8:	bf00      	nop
 800baea:	bf00      	nop
 800baec:	371c      	adds	r7, #28
 800baee:	46bd      	mov	sp, r7
 800baf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf4:	4770      	bx	lr

0800baf6 <CUSTOM_HID2_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID2_Init(void)
{
 800baf6:	b480      	push	{r7}
 800baf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bafa:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <CUSTOM_HID2_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID2_DeInit(void)
{
 800bb06:	b480      	push	{r7}
 800bb08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800bb0a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <CUSTOM_HID2_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID2_OutEvent(uint8_t event_idx, uint8_t state)
{
 800bb16:	b480      	push	{r7}
 800bb18:	b083      	sub	sp, #12
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	460a      	mov	r2, r1
 800bb20:	71fb      	strb	r3, [r7, #7]
 800bb22:	4613      	mov	r3, r2
 800bb24:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  //memcpy(buffer, state, 0x40);
  //USBD_CUSTOM_HID_SendReport(&hUsbDevice, (uint8_t *)buffer, 0x40);
  return (USBD_OK);
 800bb26:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	370c      	adds	r7, #12
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr

0800bb34 <CUSTOM_HID_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init(void)
{
 800bb34:	b480      	push	{r7}
 800bb36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bb38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb42:	4770      	bx	lr

0800bb44 <CUSTOM_HID_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit(void)
{
 800bb44:	b480      	push	{r7}
 800bb46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800bb48:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <CUSTOM_HID_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent(uint8_t event_idx, uint8_t state)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b083      	sub	sp, #12
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	460a      	mov	r2, r1
 800bb5e:	71fb      	strb	r3, [r7, #7]
 800bb60:	4613      	mov	r3, r2
 800bb62:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  //memcpy(buffer, state, 0x40);
  //USBD_CUSTOM_HID_SendReport(&hUsbDevice, (uint8_t *)buffer, 0x40);
  return (USBD_OK);
 800bb64:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bb66:	4618      	mov	r0, r3
 800bb68:	370c      	adds	r7, #12
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr
	...

0800bb74 <USBD_COMPOSITE_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.Init(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.Init(pdev, cfgidx);
 800bb80:	4b08      	ldr	r3, [pc, #32]	@ (800bba4 <USBD_COMPOSITE_Init+0x30>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	78fa      	ldrb	r2, [r7, #3]
 800bb86:	4611      	mov	r1, r2
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	4798      	blx	r3
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  USBD_HID_CUSTOM2.Init(pdev, cfgidx);
 800bb8c:	4b06      	ldr	r3, [pc, #24]	@ (800bba8 <USBD_COMPOSITE_Init+0x34>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	78fa      	ldrb	r2, [r7, #3]
 800bb92:	4611      	mov	r1, r2
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.Init(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800bb98:	2300      	movs	r3, #0
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3708      	adds	r7, #8
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
 800bba2:	bf00      	nop
 800bba4:	20000130 	.word	0x20000130
 800bba8:	2000020c 	.word	0x2000020c

0800bbac <USBD_COMPOSITE_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b082      	sub	sp, #8
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	70fb      	strb	r3, [r7, #3]
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.DeInit(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.DeInit(pdev, cfgidx);
 800bbb8:	4b08      	ldr	r3, [pc, #32]	@ (800bbdc <USBD_COMPOSITE_DeInit+0x30>)
 800bbba:	685b      	ldr	r3, [r3, #4]
 800bbbc:	78fa      	ldrb	r2, [r7, #3]
 800bbbe:	4611      	mov	r1, r2
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	4798      	blx	r3
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  USBD_HID_CUSTOM2.DeInit(pdev, cfgidx);
 800bbc4:	4b06      	ldr	r3, [pc, #24]	@ (800bbe0 <USBD_COMPOSITE_DeInit+0x34>)
 800bbc6:	685b      	ldr	r3, [r3, #4]
 800bbc8:	78fa      	ldrb	r2, [r7, #3]
 800bbca:	4611      	mov	r1, r2
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.DeInit(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800bbd0:	2300      	movs	r3, #0
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3708      	adds	r7, #8
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	20000130 	.word	0x20000130
 800bbe0:	2000020c 	.word	0x2000020c

0800bbe4 <USBD_COMPOSITE_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Setup(USBD_HandleTypeDef *pdev,
                                    USBD_SetupReqTypedef *req)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b082      	sub	sp, #8
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
  {
    return USBD_HID_KEYBOARD.Setup(pdev, req);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID_ITF_NBR)
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	889b      	ldrh	r3, [r3, #4]
 800bbf2:	b2da      	uxtb	r2, r3
 800bbf4:	4b0e      	ldr	r3, [pc, #56]	@ (800bc30 <USBD_COMPOSITE_Setup+0x4c>)
 800bbf6:	781b      	ldrb	r3, [r3, #0]
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d106      	bne.n	800bc0a <USBD_COMPOSITE_Setup+0x26>
  {
    return USBD_HID_CUSTOM.Setup(pdev, req);
 800bbfc:	4b0d      	ldr	r3, [pc, #52]	@ (800bc34 <USBD_COMPOSITE_Setup+0x50>)
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	6839      	ldr	r1, [r7, #0]
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	4798      	blx	r3
 800bc06:	4603      	mov	r3, r0
 800bc08:	e00e      	b.n	800bc28 <USBD_COMPOSITE_Setup+0x44>
  }
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID2_ITF_NBR)
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	889b      	ldrh	r3, [r3, #4]
 800bc0e:	b2da      	uxtb	r2, r3
 800bc10:	4b09      	ldr	r3, [pc, #36]	@ (800bc38 <USBD_COMPOSITE_Setup+0x54>)
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d106      	bne.n	800bc26 <USBD_COMPOSITE_Setup+0x42>
  {
    return USBD_HID_CUSTOM2.Setup(pdev, req);
 800bc18:	4b08      	ldr	r3, [pc, #32]	@ (800bc3c <USBD_COMPOSITE_Setup+0x58>)
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	6839      	ldr	r1, [r7, #0]
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	4798      	blx	r3
 800bc22:	4603      	mov	r3, r0
 800bc24:	e000      	b.n	800bc28 <USBD_COMPOSITE_Setup+0x44>
  {
    USBD_PRNT.Setup(pdev, req);
  }
#endif

  return USBD_FAIL;
 800bc26:	2303      	movs	r3, #3
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3708      	adds	r7, #8
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	200012d8 	.word	0x200012d8
 800bc34:	20000130 	.word	0x20000130
 800bc38:	20000208 	.word	0x20000208
 800bc3c:	2000020c 	.word	0x2000020c

0800bc40 <USBD_COMPOSITE_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	460b      	mov	r3, r1
 800bc4a:	70fb      	strb	r3, [r7, #3]
  {
    return USBD_HID_KEYBOARD.DataIn(pdev, epnum);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == (CUSTOM_HID_IN_EP & 0x7F))
 800bc4c:	78fa      	ldrb	r2, [r7, #3]
 800bc4e:	4b11      	ldr	r3, [pc, #68]	@ (800bc94 <USBD_COMPOSITE_DataIn+0x54>)
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d107      	bne.n	800bc6a <USBD_COMPOSITE_DataIn+0x2a>
  {
    return USBD_HID_CUSTOM.DataIn(pdev, epnum);
 800bc5a:	4b0f      	ldr	r3, [pc, #60]	@ (800bc98 <USBD_COMPOSITE_DataIn+0x58>)
 800bc5c:	695b      	ldr	r3, [r3, #20]
 800bc5e:	78fa      	ldrb	r2, [r7, #3]
 800bc60:	4611      	mov	r1, r2
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	4798      	blx	r3
 800bc66:	4603      	mov	r3, r0
 800bc68:	e00f      	b.n	800bc8a <USBD_COMPOSITE_DataIn+0x4a>
  }
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  if (epnum == (CUSTOM_HID2_IN_EP & 0x7F))
 800bc6a:	78fa      	ldrb	r2, [r7, #3]
 800bc6c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc9c <USBD_COMPOSITE_DataIn+0x5c>)
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d107      	bne.n	800bc88 <USBD_COMPOSITE_DataIn+0x48>
  {
    return USBD_HID_CUSTOM2.DataIn(pdev, epnum);
 800bc78:	4b09      	ldr	r3, [pc, #36]	@ (800bca0 <USBD_COMPOSITE_DataIn+0x60>)
 800bc7a:	695b      	ldr	r3, [r3, #20]
 800bc7c:	78fa      	ldrb	r2, [r7, #3]
 800bc7e:	4611      	mov	r1, r2
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	4798      	blx	r3
 800bc84:	4603      	mov	r3, r0
 800bc86:	e000      	b.n	800bc8a <USBD_COMPOSITE_DataIn+0x4a>
  {
    USBD_PRNT.DataIn(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800bc88:	2303      	movs	r3, #3
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3708      	adds	r7, #8
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	2000012e 	.word	0x2000012e
 800bc98:	20000130 	.word	0x20000130
 800bc9c:	20000206 	.word	0x20000206
 800bca0:	2000020c 	.word	0x2000020c

0800bca4 <USBD_COMPOSITE_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b082      	sub	sp, #8
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.EP0_RxReady(pdev);
 800bcac:	4b06      	ldr	r3, [pc, #24]	@ (800bcc8 <USBD_COMPOSITE_EP0_RxReady+0x24>)
 800bcae:	691b      	ldr	r3, [r3, #16]
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	4798      	blx	r3
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  USBD_HID_CUSTOM2.EP0_RxReady(pdev);
 800bcb4:	4b05      	ldr	r3, [pc, #20]	@ (800bccc <USBD_COMPOSITE_EP0_RxReady+0x28>)
 800bcb6:	691b      	ldr	r3, [r3, #16]
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	4798      	blx	r3
  USBD_DFU.EP0_RxReady(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800bcbc:	2300      	movs	r3, #0
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
 800bcc6:	bf00      	nop
 800bcc8:	20000130 	.word	0x20000130
 800bccc:	2000020c 	.word	0x2000020c

0800bcd0 <USBD_COMPOSITE_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b083      	sub	sp, #12
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
  USBD_DFU.EP0_TxSent(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	370c      	adds	r7, #12
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr

0800bce6 <USBD_COMPOSITE_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_SOF(USBD_HandleTypeDef *pdev)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  USBD_DFU.SOF(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800bcee:	2300      	movs	r3, #0
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <USBD_COMPOSITE_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	460b      	mov	r3, r1
 800bd06:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800bd08:	2300      	movs	r3, #0
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	370c      	adds	r7, #12
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr

0800bd16 <USBD_COMPOSITE_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd16:	b480      	push	{r7}
 800bd18:	b083      	sub	sp, #12
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	6078      	str	r0, [r7, #4]
 800bd1e:	460b      	mov	r3, r1
 800bd20:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800bd22:	2300      	movs	r3, #0
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	370c      	adds	r7, #12
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr

0800bd30 <USBD_COMPOSITE_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b082      	sub	sp, #8
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	460b      	mov	r3, r1
 800bd3a:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == CUSTOM_HID_OUT_EP)
 800bd3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bd7c <USBD_COMPOSITE_DataOut+0x4c>)
 800bd3e:	781b      	ldrb	r3, [r3, #0]
 800bd40:	78fa      	ldrb	r2, [r7, #3]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d107      	bne.n	800bd56 <USBD_COMPOSITE_DataOut+0x26>
  {
    return USBD_HID_CUSTOM.DataOut(pdev, epnum);
 800bd46:	4b0e      	ldr	r3, [pc, #56]	@ (800bd80 <USBD_COMPOSITE_DataOut+0x50>)
 800bd48:	699b      	ldr	r3, [r3, #24]
 800bd4a:	78fa      	ldrb	r2, [r7, #3]
 800bd4c:	4611      	mov	r1, r2
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	4798      	blx	r3
 800bd52:	4603      	mov	r3, r0
 800bd54:	e00d      	b.n	800bd72 <USBD_COMPOSITE_DataOut+0x42>
  }
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
  if (epnum == CUSTOM_HID2_OUT_EP)
 800bd56:	4b0b      	ldr	r3, [pc, #44]	@ (800bd84 <USBD_COMPOSITE_DataOut+0x54>)
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	78fa      	ldrb	r2, [r7, #3]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d107      	bne.n	800bd70 <USBD_COMPOSITE_DataOut+0x40>
  {
    return USBD_HID_CUSTOM2.DataOut(pdev, epnum);
 800bd60:	4b09      	ldr	r3, [pc, #36]	@ (800bd88 <USBD_COMPOSITE_DataOut+0x58>)
 800bd62:	699b      	ldr	r3, [r3, #24]
 800bd64:	78fa      	ldrb	r2, [r7, #3]
 800bd66:	4611      	mov	r1, r2
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	4798      	blx	r3
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	e000      	b.n	800bd72 <USBD_COMPOSITE_DataOut+0x42>
  {
    USBD_PRNT.DataOut(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800bd70:	2303      	movs	r3, #3
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3708      	adds	r7, #8
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	2000012f 	.word	0x2000012f
 800bd80:	20000130 	.word	0x20000130
 800bd84:	20000207 	.word	0x20000207
 800bd88:	2000020c 	.word	0x2000020c

0800bd8c <USBD_COMPOSITE_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetHSCfgDesc(uint16_t *length)
{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b083      	sub	sp, #12
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2249      	movs	r2, #73	@ 0x49
 800bd98:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800bd9a:	4b03      	ldr	r3, [pc, #12]	@ (800bda8 <USBD_COMPOSITE_GetHSCfgDesc+0x1c>)
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	370c      	adds	r7, #12
 800bda0:	46bd      	mov	sp, r7
 800bda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda6:	4770      	bx	lr
 800bda8:	2000124c 	.word	0x2000124c

0800bdac <USBD_COMPOSITE_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetFSCfgDesc(uint16_t *length)
{
 800bdac:	b480      	push	{r7}
 800bdae:	b083      	sub	sp, #12
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2249      	movs	r2, #73	@ 0x49
 800bdb8:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
 800bdba:	4b03      	ldr	r3, [pc, #12]	@ (800bdc8 <USBD_COMPOSITE_GetFSCfgDesc+0x1c>)
}
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	370c      	adds	r7, #12
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc6:	4770      	bx	lr
 800bdc8:	20001200 	.word	0x20001200

0800bdcc <USBD_COMPOSITE_GetOtherSpeedCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b083      	sub	sp, #12
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HS == 1)
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
#else
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2249      	movs	r2, #73	@ 0x49
 800bdd8:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800bdda:	4b03      	ldr	r3, [pc, #12]	@ (800bde8 <USBD_COMPOSITE_GetOtherSpeedCfgDesc+0x1c>)
#endif
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	370c      	adds	r7, #12
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr
 800bde8:	2000124c 	.word	0x2000124c

0800bdec <USBD_COMPOSITE_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_DeviceQualifierDesc);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	220a      	movs	r2, #10
 800bdf8:	801a      	strh	r2, [r3, #0]
  return USBD_COMPOSITE_DeviceQualifierDesc;
 800bdfa:	4b03      	ldr	r3, [pc, #12]	@ (800be08 <USBD_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	370c      	adds	r7, #12
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr
 800be08:	20000124 	.word	0x20000124

0800be0c <USBD_COMPOSITE_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_COMPOSITE_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	460b      	mov	r3, r1
 800be16:	607a      	str	r2, [r7, #4]
 800be18:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[64];

  /* Check if the requested string interface is supported */
  if (index <= USBD_Track_String_Index)
 800be1a:	4b10      	ldr	r3, [pc, #64]	@ (800be5c <USBD_COMPOSITE_GetUsrStringDesc+0x50>)
 800be1c:	781b      	ldrb	r3, [r3, #0]
 800be1e:	7afa      	ldrb	r2, [r7, #11]
 800be20:	429a      	cmp	r2, r3
 800be22:	d815      	bhi.n	800be50 <USBD_COMPOSITE_GetUsrStringDesc+0x44>
    {
      USBD_GetString((uint8_t *)HID_KEYBOARD_STR_DESC, USBD_StrDesc, length);
    }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    if (index == CUSTOM_HID_STR_DESC_IDX)
 800be24:	4b0e      	ldr	r3, [pc, #56]	@ (800be60 <USBD_COMPOSITE_GetUsrStringDesc+0x54>)
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	7afa      	ldrb	r2, [r7, #11]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d104      	bne.n	800be38 <USBD_COMPOSITE_GetUsrStringDesc+0x2c>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID_STR_DESC, USBD_StrDesc, length);
 800be2e:	687a      	ldr	r2, [r7, #4]
 800be30:	490c      	ldr	r1, [pc, #48]	@ (800be64 <USBD_COMPOSITE_GetUsrStringDesc+0x58>)
 800be32:	480d      	ldr	r0, [pc, #52]	@ (800be68 <USBD_COMPOSITE_GetUsrStringDesc+0x5c>)
 800be34:	f001 ffe1 	bl	800ddfa <USBD_GetString>
    }
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
    if (index == CUSTOM_HID2_STR_DESC_IDX)
 800be38:	4b0c      	ldr	r3, [pc, #48]	@ (800be6c <USBD_COMPOSITE_GetUsrStringDesc+0x60>)
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	7afa      	ldrb	r2, [r7, #11]
 800be3e:	429a      	cmp	r2, r3
 800be40:	d104      	bne.n	800be4c <USBD_COMPOSITE_GetUsrStringDesc+0x40>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID2_STR_DESC, USBD_StrDesc, length);
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	4907      	ldr	r1, [pc, #28]	@ (800be64 <USBD_COMPOSITE_GetUsrStringDesc+0x58>)
 800be46:	480a      	ldr	r0, [pc, #40]	@ (800be70 <USBD_COMPOSITE_GetUsrStringDesc+0x64>)
 800be48:	f001 ffd7 	bl	800ddfa <USBD_GetString>
    if (index == PRINTER_STR_DESC_IDX)
    {
      USBD_GetString((uint8_t *)PRNT_STR_DESC, USBD_StrDesc, length);
    }
#endif
    return USBD_StrDesc;
 800be4c:	4b05      	ldr	r3, [pc, #20]	@ (800be64 <USBD_COMPOSITE_GetUsrStringDesc+0x58>)
 800be4e:	e000      	b.n	800be52 <USBD_COMPOSITE_GetUsrStringDesc+0x46>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 800be50:	2300      	movs	r3, #0
  }
}
 800be52:	4618      	mov	r0, r3
 800be54:	3710      	adds	r7, #16
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	20000120 	.word	0x20000120
 800be60:	200012d9 	.word	0x200012d9
 800be64:	20001298 	.word	0x20001298
 800be68:	0800ef14 	.word	0x0800ef14
 800be6c:	20000209 	.word	0x20000209
 800be70:	0800ef28 	.word	0x0800ef28

0800be74 <USBD_COMPOSITE_Mount_Class>:
#endif

void USBD_COMPOSITE_Mount_Class(void)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b086      	sub	sp, #24
 800be78:	af02      	add	r7, sp, #8
  uint16_t len = 0;
 800be7a:	2300      	movs	r3, #0
 800be7c:	80bb      	strh	r3, [r7, #4]
  uint8_t *ptr = NULL;
 800be7e:	2300      	movs	r3, #0
 800be80:	60fb      	str	r3, [r7, #12]

  uint8_t in_ep_track = 0x81;
 800be82:	2381      	movs	r3, #129	@ 0x81
 800be84:	72fb      	strb	r3, [r7, #11]
  uint8_t out_ep_track = 0x01;
 800be86:	2301      	movs	r3, #1
 800be88:	72bb      	strb	r3, [r7, #10]
  uint8_t interface_no_track = 0x00;
 800be8a:	2300      	movs	r3, #0
 800be8c:	727b      	strb	r3, [r7, #9]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_HID_CUSTOM == 1)
  ptr = USBD_HID_CUSTOM.GetFSConfigDescriptor(&len);
 800be8e:	4b6b      	ldr	r3, [pc, #428]	@ (800c03c <USBD_COMPOSITE_Mount_Class+0x1c8>)
 800be90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be92:	1d3a      	adds	r2, r7, #4
 800be94:	4610      	mov	r0, r2
 800be96:	4798      	blx	r3
 800be98:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800be9a:	4b69      	ldr	r3, [pc, #420]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	7ab8      	ldrb	r0, [r7, #10]
 800bea0:	7afa      	ldrb	r2, [r7, #11]
 800bea2:	7a79      	ldrb	r1, [r7, #9]
 800bea4:	9300      	str	r3, [sp, #0]
 800bea6:	4603      	mov	r3, r0
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f000 fbb3 	bl	800c614 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	3309      	adds	r3, #9
 800beb2:	88ba      	ldrh	r2, [r7, #4]
 800beb4:	3a09      	subs	r2, #9
 800beb6:	4619      	mov	r1, r3
 800beb8:	4862      	ldr	r0, [pc, #392]	@ (800c044 <USBD_COMPOSITE_Mount_Class+0x1d0>)
 800beba:	f002 fb9f 	bl	800e5fc <memcpy>

  ptr = USBD_HID_CUSTOM.GetHSConfigDescriptor(&len);
 800bebe:	4b5f      	ldr	r3, [pc, #380]	@ (800c03c <USBD_COMPOSITE_Mount_Class+0x1c8>)
 800bec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec2:	1d3a      	adds	r2, r7, #4
 800bec4:	4610      	mov	r0, r2
 800bec6:	4798      	blx	r3
 800bec8:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800beca:	4b5d      	ldr	r3, [pc, #372]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	7ab8      	ldrb	r0, [r7, #10]
 800bed0:	7afa      	ldrb	r2, [r7, #11]
 800bed2:	7a79      	ldrb	r1, [r7, #9]
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	4603      	mov	r3, r0
 800bed8:	68f8      	ldr	r0, [r7, #12]
 800beda:	f000 fb9b 	bl	800c614 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	3309      	adds	r3, #9
 800bee2:	88ba      	ldrh	r2, [r7, #4]
 800bee4:	3a09      	subs	r2, #9
 800bee6:	4619      	mov	r1, r3
 800bee8:	4857      	ldr	r0, [pc, #348]	@ (800c048 <USBD_COMPOSITE_Mount_Class+0x1d4>)
 800beea:	f002 fb87 	bl	800e5fc <memcpy>

  in_ep_track += 1;
 800beee:	7afb      	ldrb	r3, [r7, #11]
 800bef0:	3301      	adds	r3, #1
 800bef2:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800bef4:	7abb      	ldrb	r3, [r7, #10]
 800bef6:	3301      	adds	r3, #1
 800bef8:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800befa:	7a7b      	ldrb	r3, [r7, #9]
 800befc:	3301      	adds	r3, #1
 800befe:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800bf00:	4b4f      	ldr	r3, [pc, #316]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	3301      	adds	r3, #1
 800bf06:	b2da      	uxtb	r2, r3
 800bf08:	4b4d      	ldr	r3, [pc, #308]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf0a:	701a      	strb	r2, [r3, #0]
#endif

#if (USBD_USE_HID_CUSTOM2 == 1)
  ptr = USBD_HID_CUSTOM2.GetFSConfigDescriptor(&len);
 800bf0c:	4b4f      	ldr	r3, [pc, #316]	@ (800c04c <USBD_COMPOSITE_Mount_Class+0x1d8>)
 800bf0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf10:	1d3a      	adds	r2, r7, #4
 800bf12:	4610      	mov	r0, r2
 800bf14:	4798      	blx	r3
 800bf16:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID2_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800bf18:	4b49      	ldr	r3, [pc, #292]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	7ab8      	ldrb	r0, [r7, #10]
 800bf1e:	7afa      	ldrb	r2, [r7, #11]
 800bf20:	7a79      	ldrb	r1, [r7, #9]
 800bf22:	9300      	str	r3, [sp, #0]
 800bf24:	4603      	mov	r3, r0
 800bf26:	68f8      	ldr	r0, [r7, #12]
 800bf28:	f000 fe86 	bl	800cc38 <USBD_Update_HID2_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM2_DESC, ptr + 0x09, len - 0x09);
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	3309      	adds	r3, #9
 800bf30:	88ba      	ldrh	r2, [r7, #4]
 800bf32:	3a09      	subs	r2, #9
 800bf34:	4619      	mov	r1, r3
 800bf36:	4846      	ldr	r0, [pc, #280]	@ (800c050 <USBD_COMPOSITE_Mount_Class+0x1dc>)
 800bf38:	f002 fb60 	bl	800e5fc <memcpy>

  ptr = USBD_HID_CUSTOM2.GetHSConfigDescriptor(&len);
 800bf3c:	4b43      	ldr	r3, [pc, #268]	@ (800c04c <USBD_COMPOSITE_Mount_Class+0x1d8>)
 800bf3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf40:	1d3a      	adds	r2, r7, #4
 800bf42:	4610      	mov	r0, r2
 800bf44:	4798      	blx	r3
 800bf46:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID2_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800bf48:	4b3d      	ldr	r3, [pc, #244]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf4a:	781b      	ldrb	r3, [r3, #0]
 800bf4c:	7ab8      	ldrb	r0, [r7, #10]
 800bf4e:	7afa      	ldrb	r2, [r7, #11]
 800bf50:	7a79      	ldrb	r1, [r7, #9]
 800bf52:	9300      	str	r3, [sp, #0]
 800bf54:	4603      	mov	r3, r0
 800bf56:	68f8      	ldr	r0, [r7, #12]
 800bf58:	f000 fe6e 	bl	800cc38 <USBD_Update_HID2_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM2_DESC, ptr + 0x09, len - 0x09);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	3309      	adds	r3, #9
 800bf60:	88ba      	ldrh	r2, [r7, #4]
 800bf62:	3a09      	subs	r2, #9
 800bf64:	4619      	mov	r1, r3
 800bf66:	483b      	ldr	r0, [pc, #236]	@ (800c054 <USBD_COMPOSITE_Mount_Class+0x1e0>)
 800bf68:	f002 fb48 	bl	800e5fc <memcpy>

  in_ep_track += 1;
 800bf6c:	7afb      	ldrb	r3, [r7, #11]
 800bf6e:	3301      	adds	r3, #1
 800bf70:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800bf72:	7abb      	ldrb	r3, [r7, #10]
 800bf74:	3301      	adds	r3, #1
 800bf76:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800bf78:	7a7b      	ldrb	r3, [r7, #9]
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800bf7e:	4b30      	ldr	r3, [pc, #192]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	3301      	adds	r3, #1
 800bf84:	b2da      	uxtb	r2, r3
 800bf86:	4b2e      	ldr	r3, [pc, #184]	@ (800c040 <USBD_COMPOSITE_Mount_Class+0x1cc>)
 800bf88:	701a      	strb	r2, [r3, #0]
  out_ep_track += 1 * USBD_CDC_ACM_COUNT;
  interface_no_track += 2 * USBD_CDC_ACM_COUNT;
  USBD_Track_String_Index += USBD_CDC_ACM_COUNT;
#endif

  uint16_t CFG_SIZE = sizeof(USBD_COMPOSITE_CFG_DESC_t);
 800bf8a:	2349      	movs	r3, #73	@ 0x49
 800bf8c:	80fb      	strh	r3, [r7, #6]
  ptr = USBD_COMPOSITE_HSCfgDesc.CONFIG_DESC;
 800bf8e:	4b32      	ldr	r3, [pc, #200]	@ (800c058 <USBD_COMPOSITE_Mount_Class+0x1e4>)
 800bf90:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2209      	movs	r2, #9
 800bf96:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	2202      	movs	r2, #2
 800bf9e:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	3302      	adds	r3, #2
 800bfa4:	88fa      	ldrh	r2, [r7, #6]
 800bfa6:	b2d2      	uxtb	r2, r2
 800bfa8:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800bfaa:	88fb      	ldrh	r3, [r7, #6]
 800bfac:	0a1b      	lsrs	r3, r3, #8
 800bfae:	b29a      	uxth	r2, r3
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	3303      	adds	r3, #3
 800bfb4:	b2d2      	uxtb	r2, r2
 800bfb6:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	3304      	adds	r3, #4
 800bfbc:	7a7a      	ldrb	r2, [r7, #9]
 800bfbe:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	3305      	adds	r3, #5
 800bfc4:	2201      	movs	r2, #1
 800bfc6:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	3306      	adds	r3, #6
 800bfcc:	2200      	movs	r2, #0
 800bfce:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	3307      	adds	r3, #7
 800bfd4:	22c0      	movs	r2, #192	@ 0xc0
 800bfd6:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	3308      	adds	r3, #8
 800bfdc:	2232      	movs	r2, #50	@ 0x32
 800bfde:	701a      	strb	r2, [r3, #0]

  ptr = USBD_COMPOSITE_FSCfgDesc.CONFIG_DESC;
 800bfe0:	4b1e      	ldr	r3, [pc, #120]	@ (800c05c <USBD_COMPOSITE_Mount_Class+0x1e8>)
 800bfe2:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2209      	movs	r2, #9
 800bfe8:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	3301      	adds	r3, #1
 800bfee:	2202      	movs	r2, #2
 800bff0:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	3302      	adds	r3, #2
 800bff6:	88fa      	ldrh	r2, [r7, #6]
 800bff8:	b2d2      	uxtb	r2, r2
 800bffa:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800bffc:	88fb      	ldrh	r3, [r7, #6]
 800bffe:	0a1b      	lsrs	r3, r3, #8
 800c000:	b29a      	uxth	r2, r3
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	3303      	adds	r3, #3
 800c006:	b2d2      	uxtb	r2, r2
 800c008:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	3304      	adds	r3, #4
 800c00e:	7a7a      	ldrb	r2, [r7, #9]
 800c010:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	3305      	adds	r3, #5
 800c016:	2201      	movs	r2, #1
 800c018:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	3306      	adds	r3, #6
 800c01e:	2200      	movs	r2, #0
 800c020:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	3307      	adds	r3, #7
 800c026:	22c0      	movs	r2, #192	@ 0xc0
 800c028:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	3308      	adds	r3, #8
 800c02e:	2232      	movs	r2, #50	@ 0x32
 800c030:	701a      	strb	r2, [r3, #0]

  (void)out_ep_track;
  (void)in_ep_track;
}
 800c032:	bf00      	nop
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	20000130 	.word	0x20000130
 800c040:	20000120 	.word	0x20000120
 800c044:	20001209 	.word	0x20001209
 800c048:	20001255 	.word	0x20001255
 800c04c:	2000020c 	.word	0x2000020c
 800c050:	20001229 	.word	0x20001229
 800c054:	20001275 	.word	0x20001275
 800c058:	2000124c 	.word	0x2000124c
 800c05c:	20001200 	.word	0x20001200

0800c060 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	460b      	mov	r3, r1
 800c06a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID_Instance;
 800c06c:	4b43      	ldr	r3, [pc, #268]	@ (800c17c <USBD_CUSTOM_HID_Init+0x11c>)
 800c06e:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d105      	bne.n	800c082 <USBD_CUSTOM_HID_Init+0x22>
  {
    pdev->pClassData_HID_Custom = NULL;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
    return (uint8_t)USBD_EMEM;
 800c07e:	2302      	movs	r3, #2
 800c080:	e077      	b.n	800c172 <USBD_CUSTOM_HID_Init+0x112>
  }

  pdev->pClassData_HID_Custom = (void *)hhid;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	7c1b      	ldrb	r3, [r3, #16]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d11b      	bne.n	800c0ca <USBD_CUSTOM_HID_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800c092:	4b3b      	ldr	r3, [pc, #236]	@ (800c180 <USBD_CUSTOM_HID_Init+0x120>)
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	f003 020f 	and.w	r2, r3, #15
 800c09a:	6879      	ldr	r1, [r7, #4]
 800c09c:	4613      	mov	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	4413      	add	r3, r2
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	440b      	add	r3, r1
 800c0a6:	3326      	adds	r3, #38	@ 0x26
 800c0a8:	2205      	movs	r2, #5
 800c0aa:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800c0ac:	4b35      	ldr	r3, [pc, #212]	@ (800c184 <USBD_CUSTOM_HID_Init+0x124>)
 800c0ae:	781b      	ldrb	r3, [r3, #0]
 800c0b0:	f003 020f 	and.w	r2, r3, #15
 800c0b4:	6879      	ldr	r1, [r7, #4]
 800c0b6:	4613      	mov	r3, r2
 800c0b8:	009b      	lsls	r3, r3, #2
 800c0ba:	4413      	add	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	440b      	add	r3, r1
 800c0c0:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c0c4:	2205      	movs	r2, #5
 800c0c6:	801a      	strh	r2, [r3, #0]
 800c0c8:	e01a      	b.n	800c100 <USBD_CUSTOM_HID_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800c0ca:	4b2d      	ldr	r3, [pc, #180]	@ (800c180 <USBD_CUSTOM_HID_Init+0x120>)
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	f003 020f 	and.w	r2, r3, #15
 800c0d2:	6879      	ldr	r1, [r7, #4]
 800c0d4:	4613      	mov	r3, r2
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	4413      	add	r3, r2
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	440b      	add	r3, r1
 800c0de:	3326      	adds	r3, #38	@ 0x26
 800c0e0:	2205      	movs	r2, #5
 800c0e2:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800c0e4:	4b27      	ldr	r3, [pc, #156]	@ (800c184 <USBD_CUSTOM_HID_Init+0x124>)
 800c0e6:	781b      	ldrb	r3, [r3, #0]
 800c0e8:	f003 020f 	and.w	r2, r3, #15
 800c0ec:	6879      	ldr	r1, [r7, #4]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	440b      	add	r3, r1
 800c0f8:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c0fc:	2205      	movs	r2, #5
 800c0fe:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_IN_EP, USBD_EP_TYPE_INTR,
 800c100:	4b1f      	ldr	r3, [pc, #124]	@ (800c180 <USBD_CUSTOM_HID_Init+0x120>)
 800c102:	7819      	ldrb	r1, [r3, #0]
 800c104:	2302      	movs	r3, #2
 800c106:	2203      	movs	r2, #3
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f002 f8d0 	bl	800e2ae <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 1U;
 800c10e:	4b1c      	ldr	r3, [pc, #112]	@ (800c180 <USBD_CUSTOM_HID_Init+0x120>)
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	f003 020f 	and.w	r2, r3, #15
 800c116:	6879      	ldr	r1, [r7, #4]
 800c118:	4613      	mov	r3, r2
 800c11a:	009b      	lsls	r3, r3, #2
 800c11c:	4413      	add	r3, r2
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	440b      	add	r3, r1
 800c122:	3324      	adds	r3, #36	@ 0x24
 800c124:	2201      	movs	r2, #1
 800c126:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_OUT_EP, USBD_EP_TYPE_INTR,
 800c128:	4b16      	ldr	r3, [pc, #88]	@ (800c184 <USBD_CUSTOM_HID_Init+0x124>)
 800c12a:	7819      	ldrb	r1, [r3, #0]
 800c12c:	2302      	movs	r3, #2
 800c12e:	2203      	movs	r2, #3
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f002 f8bc 	bl	800e2ae <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 1U;
 800c136:	4b13      	ldr	r3, [pc, #76]	@ (800c184 <USBD_CUSTOM_HID_Init+0x124>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	f003 020f 	and.w	r2, r3, #15
 800c13e:	6879      	ldr	r1, [r7, #4]
 800c140:	4613      	mov	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4413      	add	r3, r2
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	440b      	add	r3, r1
 800c14a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c14e:	2201      	movs	r2, #1
 800c150:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2200      	movs	r2, #0
 800c156:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->Init();
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800c162:	4b08      	ldr	r3, [pc, #32]	@ (800c184 <USBD_CUSTOM_HID_Init+0x124>)
 800c164:	7819      	ldrb	r1, [r3, #0]
 800c166:	68fa      	ldr	r2, [r7, #12]
 800c168:	2302      	movs	r3, #2
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f002 f98e 	bl	800e48c <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800c170:	2300      	movs	r3, #0
}
 800c172:	4618      	mov	r0, r3
 800c174:	3710      	adds	r7, #16
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop
 800c17c:	200012dc 	.word	0x200012dc
 800c180:	2000012e 	.word	0x2000012e
 800c184:	2000012f 	.word	0x2000012f

0800c188 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b082      	sub	sp, #8
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_IN_EP);
 800c194:	4b2a      	ldr	r3, [pc, #168]	@ (800c240 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	4619      	mov	r1, r3
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f002 f8ad 	bl	800e2fa <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 0U;
 800c1a0:	4b27      	ldr	r3, [pc, #156]	@ (800c240 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	f003 020f 	and.w	r2, r3, #15
 800c1a8:	6879      	ldr	r1, [r7, #4]
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	4413      	add	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	440b      	add	r3, r1
 800c1b4:	3324      	adds	r3, #36	@ 0x24
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = 0U;
 800c1ba:	4b21      	ldr	r3, [pc, #132]	@ (800c240 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800c1bc:	781b      	ldrb	r3, [r3, #0]
 800c1be:	f003 020f 	and.w	r2, r3, #15
 800c1c2:	6879      	ldr	r1, [r7, #4]
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	009b      	lsls	r3, r3, #2
 800c1c8:	4413      	add	r3, r2
 800c1ca:	009b      	lsls	r3, r3, #2
 800c1cc:	440b      	add	r3, r1
 800c1ce:	3326      	adds	r3, #38	@ 0x26
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_OUT_EP);
 800c1d4:	4b1b      	ldr	r3, [pc, #108]	@ (800c244 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	4619      	mov	r1, r3
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f002 f88d 	bl	800e2fa <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 0U;
 800c1e0:	4b18      	ldr	r3, [pc, #96]	@ (800c244 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	f003 020f 	and.w	r2, r3, #15
 800c1e8:	6879      	ldr	r1, [r7, #4]
 800c1ea:	4613      	mov	r3, r2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	4413      	add	r3, r2
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	440b      	add	r3, r1
 800c1f4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = 0U;
 800c1fc:	4b11      	ldr	r3, [pc, #68]	@ (800c244 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	f003 020f 	and.w	r2, r3, #15
 800c204:	6879      	ldr	r1, [r7, #4]
 800c206:	4613      	mov	r3, r2
 800c208:	009b      	lsls	r3, r3, #2
 800c20a:	4413      	add	r3, r2
 800c20c:	009b      	lsls	r3, r3, #2
 800c20e:	440b      	add	r3, r1
 800c210:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c214:	2200      	movs	r2, #0
 800c216:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom != NULL)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d008      	beq.n	800c234 <USBD_CUSTOM_HID_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->DeInit();
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800c228:	689b      	ldr	r3, [r3, #8]
 800c22a:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom);
#endif
    pdev->pClassData_HID_Custom = NULL;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2200      	movs	r2, #0
 800c230:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  }

  return (uint8_t)USBD_OK;
 800c234:	2300      	movs	r3, #0
}
 800c236:	4618      	mov	r0, r3
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	2000012e 	.word	0x2000012e
 800c244:	2000012f 	.word	0x2000012f

0800c248 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b088      	sub	sp, #32
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c258:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800c25a:	2300      	movs	r3, #0
 800c25c:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800c25e:	2300      	movs	r3, #0
 800c260:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800c262:	2300      	movs	r3, #0
 800c264:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800c266:	2300      	movs	r3, #0
 800c268:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d101      	bne.n	800c274 <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800c270:	2303      	movs	r3, #3
 800c272:	e0ed      	b.n	800c450 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d052      	beq.n	800c326 <USBD_CUSTOM_HID_Setup+0xde>
 800c280:	2b20      	cmp	r3, #32
 800c282:	f040 80dd 	bne.w	800c440 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	785b      	ldrb	r3, [r3, #1]
 800c28a:	3b02      	subs	r3, #2
 800c28c:	2b09      	cmp	r3, #9
 800c28e:	d842      	bhi.n	800c316 <USBD_CUSTOM_HID_Setup+0xce>
 800c290:	a201      	add	r2, pc, #4	@ (adr r2, 800c298 <USBD_CUSTOM_HID_Setup+0x50>)
 800c292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c296:	bf00      	nop
 800c298:	0800c2f1 	.word	0x0800c2f1
 800c29c:	0800c2cf 	.word	0x0800c2cf
 800c2a0:	0800c317 	.word	0x0800c317
 800c2a4:	0800c317 	.word	0x0800c317
 800c2a8:	0800c317 	.word	0x0800c317
 800c2ac:	0800c317 	.word	0x0800c317
 800c2b0:	0800c317 	.word	0x0800c317
 800c2b4:	0800c301 	.word	0x0800c301
 800c2b8:	0800c2df 	.word	0x0800c2df
 800c2bc:	0800c2c1 	.word	0x0800c2c1
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	885b      	ldrh	r3, [r3, #2]
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	605a      	str	r2, [r3, #4]
      break;
 800c2cc:	e02a      	b.n	800c324 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	3304      	adds	r3, #4
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f001 fdef 	bl	800deba <USBD_CtlSendData>
      break;
 800c2dc:	e022      	b.n	800c324 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	885b      	ldrh	r3, [r3, #2]
 800c2e2:	0a1b      	lsrs	r3, r3, #8
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	609a      	str	r2, [r3, #8]
      break;
 800c2ee:	e019      	b.n	800c324 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	3308      	adds	r3, #8
 800c2f4:	2201      	movs	r2, #1
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f001 fdde 	bl	800deba <USBD_CtlSendData>
      break;
 800c2fe:	e011      	b.n	800c324 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2201      	movs	r2, #1
 800c304:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800c306:	6939      	ldr	r1, [r7, #16]
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	88db      	ldrh	r3, [r3, #6]
 800c30c:	461a      	mov	r2, r3
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f001 fdff 	bl	800df12 <USBD_CtlPrepareRx>
      break;
 800c314:	e006      	b.n	800c324 <USBD_CUSTOM_HID_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800c316:	6839      	ldr	r1, [r7, #0]
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f001 fd5d 	bl	800ddd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c31e:	2303      	movs	r3, #3
 800c320:	75fb      	strb	r3, [r7, #23]
      break;
 800c322:	bf00      	nop
    }
    break;
 800c324:	e093      	b.n	800c44e <USBD_CUSTOM_HID_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	785b      	ldrb	r3, [r3, #1]
 800c32a:	2b0b      	cmp	r3, #11
 800c32c:	d87f      	bhi.n	800c42e <USBD_CUSTOM_HID_Setup+0x1e6>
 800c32e:	a201      	add	r2, pc, #4	@ (adr r2, 800c334 <USBD_CUSTOM_HID_Setup+0xec>)
 800c330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c334:	0800c365 	.word	0x0800c365
 800c338:	0800c43d 	.word	0x0800c43d
 800c33c:	0800c42f 	.word	0x0800c42f
 800c340:	0800c42f 	.word	0x0800c42f
 800c344:	0800c42f 	.word	0x0800c42f
 800c348:	0800c42f 	.word	0x0800c42f
 800c34c:	0800c38f 	.word	0x0800c38f
 800c350:	0800c42f 	.word	0x0800c42f
 800c354:	0800c42f 	.word	0x0800c42f
 800c358:	0800c42f 	.word	0x0800c42f
 800c35c:	0800c3dd 	.word	0x0800c3dd
 800c360:	0800c407 	.word	0x0800c407
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c36a:	b2db      	uxtb	r3, r3
 800c36c:	2b03      	cmp	r3, #3
 800c36e:	d107      	bne.n	800c380 <USBD_CUSTOM_HID_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c370:	f107 030e 	add.w	r3, r7, #14
 800c374:	2202      	movs	r2, #2
 800c376:	4619      	mov	r1, r3
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f001 fd9e 	bl	800deba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c37e:	e05e      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f001 fd28 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c388:	2303      	movs	r3, #3
 800c38a:	75fb      	strb	r3, [r7, #23]
      break;
 800c38c:	e057      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	885b      	ldrh	r3, [r3, #2]
 800c392:	0a1b      	lsrs	r3, r3, #8
 800c394:	b29b      	uxth	r3, r3
 800c396:	2b22      	cmp	r3, #34	@ 0x22
 800c398:	d10b      	bne.n	800c3b2 <USBD_CUSTOM_HID_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	88db      	ldrh	r3, [r3, #6]
 800c39e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c3a0:	bf28      	it	cs
 800c3a2:	232e      	movcs	r3, #46	@ 0x2e
 800c3a4:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->pReport;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	61bb      	str	r3, [r7, #24]
 800c3b0:	e00d      	b.n	800c3ce <USBD_CUSTOM_HID_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	885b      	ldrh	r3, [r3, #2]
 800c3b6:	0a1b      	lsrs	r3, r3, #8
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	2b21      	cmp	r3, #33	@ 0x21
 800c3bc:	d107      	bne.n	800c3ce <USBD_CUSTOM_HID_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 800c3be:	4b26      	ldr	r3, [pc, #152]	@ (800c458 <USBD_CUSTOM_HID_Setup+0x210>)
 800c3c0:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	88db      	ldrh	r3, [r3, #6]
 800c3c6:	2b09      	cmp	r3, #9
 800c3c8:	bf28      	it	cs
 800c3ca:	2309      	movcs	r3, #9
 800c3cc:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c3ce:	8bfb      	ldrh	r3, [r7, #30]
 800c3d0:	461a      	mov	r2, r3
 800c3d2:	69b9      	ldr	r1, [r7, #24]
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f001 fd70 	bl	800deba <USBD_CtlSendData>
      break;
 800c3da:	e030      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	2b03      	cmp	r3, #3
 800c3e6:	d107      	bne.n	800c3f8 <USBD_CUSTOM_HID_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	330c      	adds	r3, #12
 800c3ec:	2201      	movs	r2, #1
 800c3ee:	4619      	mov	r1, r3
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f001 fd62 	bl	800deba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c3f6:	e022      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800c3f8:	6839      	ldr	r1, [r7, #0]
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f001 fcec 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c400:	2303      	movs	r3, #3
 800c402:	75fb      	strb	r3, [r7, #23]
      break;
 800c404:	e01b      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	2b03      	cmp	r3, #3
 800c410:	d106      	bne.n	800c420 <USBD_CUSTOM_HID_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	885b      	ldrh	r3, [r3, #2]
 800c416:	b2db      	uxtb	r3, r3
 800c418:	461a      	mov	r2, r3
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c41e:	e00e      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800c420:	6839      	ldr	r1, [r7, #0]
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f001 fcd8 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c428:	2303      	movs	r3, #3
 800c42a:	75fb      	strb	r3, [r7, #23]
      break;
 800c42c:	e007      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800c42e:	6839      	ldr	r1, [r7, #0]
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f001 fcd1 	bl	800ddd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c436:	2303      	movs	r3, #3
 800c438:	75fb      	strb	r3, [r7, #23]
      break;
 800c43a:	e000      	b.n	800c43e <USBD_CUSTOM_HID_Setup+0x1f6>
      break;
 800c43c:	bf00      	nop
    }
    break;
 800c43e:	e006      	b.n	800c44e <USBD_CUSTOM_HID_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800c440:	6839      	ldr	r1, [r7, #0]
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f001 fcc8 	bl	800ddd8 <USBD_CtlError>
    ret = USBD_FAIL;
 800c448:	2303      	movs	r3, #3
 800c44a:	75fb      	strb	r3, [r7, #23]
    break;
 800c44c:	bf00      	nop
  }
  return (uint8_t)ret;
 800c44e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c450:	4618      	mov	r0, r3
 800c452:	3720      	adds	r7, #32
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}
 800c458:	200001f0 	.word	0x200001f0

0800c45c <USBD_CUSTOM_HID_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b086      	sub	sp, #24
 800c460:	af00      	add	r7, sp, #0
 800c462:	60f8      	str	r0, [r7, #12]
 800c464:	60b9      	str	r1, [r7, #8]
 800c466:	4613      	mov	r3, r2
 800c468:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <USBD_CUSTOM_HID_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c474:	2303      	movs	r3, #3
 800c476:	e01b      	b.n	800c4b0 <USBD_CUSTOM_HID_SendReport+0x54>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c47e:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c486:	b2db      	uxtb	r3, r3
 800c488:	2b03      	cmp	r3, #3
 800c48a:	d110      	bne.n	800c4ae <USBD_CUSTOM_HID_SendReport+0x52>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	7d1b      	ldrb	r3, [r3, #20]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d10a      	bne.n	800c4aa <USBD_CUSTOM_HID_SendReport+0x4e>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	2201      	movs	r2, #1
 800c498:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID_IN_EP, report, len);
 800c49a:	4b07      	ldr	r3, [pc, #28]	@ (800c4b8 <USBD_CUSTOM_HID_SendReport+0x5c>)
 800c49c:	7819      	ldrb	r1, [r3, #0]
 800c49e:	88fb      	ldrh	r3, [r7, #6]
 800c4a0:	68ba      	ldr	r2, [r7, #8]
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f001 ffd1 	bl	800e44a <USBD_LL_Transmit>
 800c4a8:	e001      	b.n	800c4ae <USBD_CUSTOM_HID_SendReport+0x52>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e000      	b.n	800c4b0 <USBD_CUSTOM_HID_SendReport+0x54>
    }
  }
  return (uint8_t)USBD_OK;
 800c4ae:	2300      	movs	r3, #0
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3718      	adds	r7, #24
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	2000012e 	.word	0x2000012e

0800c4bc <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2229      	movs	r2, #41	@ 0x29
 800c4c8:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 800c4ca:	4b03      	ldr	r3, [pc, #12]	@ (800c4d8 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	370c      	adds	r7, #12
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d6:	4770      	bx	lr
 800c4d8:	2000016c 	.word	0x2000016c

0800c4dc <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2229      	movs	r2, #41	@ 0x29
 800c4e8:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 800c4ea:	4b03      	ldr	r3, [pc, #12]	@ (800c4f8 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr
 800c4f8:	20000198 	.word	0x20000198

0800c4fc <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b083      	sub	sp, #12
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2229      	movs	r2, #41	@ 0x29
 800c508:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800c50a:	4b03      	ldr	r3, [pc, #12]	@ (800c518 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	370c      	adds	r7, #12
 800c510:	46bd      	mov	sp, r7
 800c512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c516:	4770      	bx	lr
 800c518:	200001c4 	.word	0x200001c4

0800c51c <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b083      	sub	sp, #12
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	460b      	mov	r3, r1
 800c526:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom)->state = CUSTOM_HID_IDLE;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c52e:	2200      	movs	r2, #0
 800c530:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800c532:	2300      	movs	r3, #0
}
 800c534:	4618      	mov	r0, r3
 800c536:	370c      	adds	r7, #12
 800c538:	46bd      	mov	sp, r7
 800c53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53e:	4770      	bx	lr

0800c540 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b084      	sub	sp, #16
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	460b      	mov	r3, r1
 800c54a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c552:	2b00      	cmp	r3, #0
 800c554:	d101      	bne.n	800c55a <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c556:	2303      	movs	r3, #3
 800c558:	e00e      	b.n	800c578 <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c560:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800c568:	68db      	ldr	r3, [r3, #12]
 800c56a:	68fa      	ldr	r2, [r7, #12]
 800c56c:	7810      	ldrb	r0, [r2, #0]
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	7852      	ldrb	r2, [r2, #1]
 800c572:	4611      	mov	r1, r2
 800c574:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c576:	2300      	movs	r3, #0
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3710      	adds	r7, #16
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b084      	sub	sp, #16
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c58e:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d101      	bne.n	800c59a <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c596:	2303      	movs	r3, #3
 800c598:	e011      	b.n	800c5be <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	691b      	ldr	r3, [r3, #16]
 800c59e:	2b01      	cmp	r3, #1
 800c5a0:	d10c      	bne.n	800c5bc <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800c5a8:	68db      	ldr	r3, [r3, #12]
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	7810      	ldrb	r0, [r2, #0]
 800c5ae:	68fa      	ldr	r2, [r7, #12]
 800c5b0:	7852      	ldrb	r2, [r2, #1]
 800c5b2:	4611      	mov	r1, r2
 800c5b4:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800c5bc:	2300      	movs	r3, #0
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3710      	adds	r7, #16
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
	...

0800c5c8 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	220a      	movs	r2, #10
 800c5d4:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800c5d6:	4b03      	ldr	r3, [pc, #12]	@ (800c5e4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr
 800c5e4:	200001fc 	.word	0x200001fc

0800c5e8 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b083      	sub	sp, #12
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
 800c5f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d101      	bne.n	800c5fc <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c5f8:	2303      	movs	r3, #3
 800c5fa:	e004      	b.n	800c606 <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom = fops;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	683a      	ldr	r2, [r7, #0]
 800c600:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc

  return (uint8_t)USBD_OK;
 800c604:	2300      	movs	r3, #0
}
 800c606:	4618      	mov	r0, r3
 800c608:	370c      	adds	r7, #12
 800c60a:	46bd      	mov	sp, r7
 800c60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c610:	4770      	bx	lr
	...

0800c614 <USBD_Update_HID_Custom_DESC>:

void USBD_Update_HID_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	4608      	mov	r0, r1
 800c61e:	4611      	mov	r1, r2
 800c620:	461a      	mov	r2, r3
 800c622:	4603      	mov	r3, r0
 800c624:	70fb      	strb	r3, [r7, #3]
 800c626:	460b      	mov	r3, r1
 800c628:	70bb      	strb	r3, [r7, #2]
 800c62a:	4613      	mov	r3, r2
 800c62c:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	330b      	adds	r3, #11
 800c632:	78fa      	ldrb	r2, [r7, #3]
 800c634:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	3311      	adds	r3, #17
 800c63a:	7c3a      	ldrb	r2, [r7, #16]
 800c63c:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	331d      	adds	r3, #29
 800c642:	78ba      	ldrb	r2, [r7, #2]
 800c644:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	3324      	adds	r3, #36	@ 0x24
 800c64a:	787a      	ldrb	r2, [r7, #1]
 800c64c:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID_IN_EP = in_ep;
 800c64e:	4a09      	ldr	r2, [pc, #36]	@ (800c674 <USBD_Update_HID_Custom_DESC+0x60>)
 800c650:	78bb      	ldrb	r3, [r7, #2]
 800c652:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_OUT_EP = out_ep;
 800c654:	4a08      	ldr	r2, [pc, #32]	@ (800c678 <USBD_Update_HID_Custom_DESC+0x64>)
 800c656:	787b      	ldrb	r3, [r7, #1]
 800c658:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_ITF_NBR = itf_no;
 800c65a:	4a08      	ldr	r2, [pc, #32]	@ (800c67c <USBD_Update_HID_Custom_DESC+0x68>)
 800c65c:	78fb      	ldrb	r3, [r7, #3]
 800c65e:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_STR_DESC_IDX = str_idx;
 800c660:	4a07      	ldr	r2, [pc, #28]	@ (800c680 <USBD_Update_HID_Custom_DESC+0x6c>)
 800c662:	7c3b      	ldrb	r3, [r7, #16]
 800c664:	7013      	strb	r3, [r2, #0]
}
 800c666:	bf00      	nop
 800c668:	370c      	adds	r7, #12
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	2000012e 	.word	0x2000012e
 800c678:	2000012f 	.word	0x2000012f
 800c67c:	200012d8 	.word	0x200012d8
 800c680:	200012d9 	.word	0x200012d9

0800c684 <USBD_CUSTOM_HID2_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b084      	sub	sp, #16
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	460b      	mov	r3, r1
 800c68e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID2_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID2_Instance;
 800c690:	4b43      	ldr	r3, [pc, #268]	@ (800c7a0 <USBD_CUSTOM_HID2_Init+0x11c>)
 800c692:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d105      	bne.n	800c6a6 <USBD_CUSTOM_HID2_Init+0x22>
  {
    pdev->pClassData_HID_Custom2 = NULL;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
    return (uint8_t)USBD_EMEM;
 800c6a2:	2302      	movs	r3, #2
 800c6a4:	e077      	b.n	800c796 <USBD_CUSTOM_HID2_Init+0x112>
  }

  pdev->pClassData_HID_Custom2 = (void *)hhid;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	68fa      	ldr	r2, [r7, #12]
 800c6aa:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	7c1b      	ldrb	r3, [r3, #16]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d11b      	bne.n	800c6ee <USBD_CUSTOM_HID2_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID2_IN_EP & 0xFU].bInterval = CUSTOM_HID2_HS_BINTERVAL;
 800c6b6:	4b3b      	ldr	r3, [pc, #236]	@ (800c7a4 <USBD_CUSTOM_HID2_Init+0x120>)
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	f003 020f 	and.w	r2, r3, #15
 800c6be:	6879      	ldr	r1, [r7, #4]
 800c6c0:	4613      	mov	r3, r2
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	4413      	add	r3, r2
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	440b      	add	r3, r1
 800c6ca:	3326      	adds	r3, #38	@ 0x26
 800c6cc:	2205      	movs	r2, #5
 800c6ce:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID2_OUT_EP & 0xFU].bInterval = CUSTOM_HID2_HS_BINTERVAL;
 800c6d0:	4b35      	ldr	r3, [pc, #212]	@ (800c7a8 <USBD_CUSTOM_HID2_Init+0x124>)
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	f003 020f 	and.w	r2, r3, #15
 800c6d8:	6879      	ldr	r1, [r7, #4]
 800c6da:	4613      	mov	r3, r2
 800c6dc:	009b      	lsls	r3, r3, #2
 800c6de:	4413      	add	r3, r2
 800c6e0:	009b      	lsls	r3, r3, #2
 800c6e2:	440b      	add	r3, r1
 800c6e4:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c6e8:	2205      	movs	r2, #5
 800c6ea:	801a      	strh	r2, [r3, #0]
 800c6ec:	e01a      	b.n	800c724 <USBD_CUSTOM_HID2_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID2_IN_EP & 0xFU].bInterval = CUSTOM_HID2_FS_BINTERVAL;
 800c6ee:	4b2d      	ldr	r3, [pc, #180]	@ (800c7a4 <USBD_CUSTOM_HID2_Init+0x120>)
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	f003 020f 	and.w	r2, r3, #15
 800c6f6:	6879      	ldr	r1, [r7, #4]
 800c6f8:	4613      	mov	r3, r2
 800c6fa:	009b      	lsls	r3, r3, #2
 800c6fc:	4413      	add	r3, r2
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	440b      	add	r3, r1
 800c702:	3326      	adds	r3, #38	@ 0x26
 800c704:	2205      	movs	r2, #5
 800c706:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID2_OUT_EP & 0xFU].bInterval = CUSTOM_HID2_FS_BINTERVAL;
 800c708:	4b27      	ldr	r3, [pc, #156]	@ (800c7a8 <USBD_CUSTOM_HID2_Init+0x124>)
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	f003 020f 	and.w	r2, r3, #15
 800c710:	6879      	ldr	r1, [r7, #4]
 800c712:	4613      	mov	r3, r2
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	4413      	add	r3, r2
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	440b      	add	r3, r1
 800c71c:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c720:	2205      	movs	r2, #5
 800c722:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID2_IN_EP, USBD_EP_TYPE_INTR,
 800c724:	4b1f      	ldr	r3, [pc, #124]	@ (800c7a4 <USBD_CUSTOM_HID2_Init+0x120>)
 800c726:	7819      	ldrb	r1, [r3, #0]
 800c728:	2302      	movs	r3, #2
 800c72a:	2203      	movs	r2, #3
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f001 fdbe 	bl	800e2ae <USBD_LL_OpenEP>
                       CUSTOM_HID2_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID2_IN_EP & 0xFU].is_used = 1U;
 800c732:	4b1c      	ldr	r3, [pc, #112]	@ (800c7a4 <USBD_CUSTOM_HID2_Init+0x120>)
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	f003 020f 	and.w	r2, r3, #15
 800c73a:	6879      	ldr	r1, [r7, #4]
 800c73c:	4613      	mov	r3, r2
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	4413      	add	r3, r2
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	440b      	add	r3, r1
 800c746:	3324      	adds	r3, #36	@ 0x24
 800c748:	2201      	movs	r2, #1
 800c74a:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID2_OUT_EP, USBD_EP_TYPE_INTR,
 800c74c:	4b16      	ldr	r3, [pc, #88]	@ (800c7a8 <USBD_CUSTOM_HID2_Init+0x124>)
 800c74e:	7819      	ldrb	r1, [r3, #0]
 800c750:	2302      	movs	r3, #2
 800c752:	2203      	movs	r2, #3
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f001 fdaa 	bl	800e2ae <USBD_LL_OpenEP>
                       CUSTOM_HID2_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID2_OUT_EP & 0xFU].is_used = 1U;
 800c75a:	4b13      	ldr	r3, [pc, #76]	@ (800c7a8 <USBD_CUSTOM_HID2_Init+0x124>)
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	f003 020f 	and.w	r2, r3, #15
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	4613      	mov	r3, r2
 800c766:	009b      	lsls	r3, r3, #2
 800c768:	4413      	add	r3, r2
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	440b      	add	r3, r1
 800c76e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c772:	2201      	movs	r2, #1
 800c774:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID2_IDLE;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	2200      	movs	r2, #0
 800c77a:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID2_ItfTypeDef *)pdev->pUserData_HID_Custom2)->Init();
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID2_OUT_EP, hhid->Report_buf,
 800c786:	4b08      	ldr	r3, [pc, #32]	@ (800c7a8 <USBD_CUSTOM_HID2_Init+0x124>)
 800c788:	7819      	ldrb	r1, [r3, #0]
 800c78a:	68fa      	ldr	r2, [r7, #12]
 800c78c:	2302      	movs	r3, #2
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f001 fe7c 	bl	800e48c <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID2_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	200012f4 	.word	0x200012f4
 800c7a4:	20000206 	.word	0x20000206
 800c7a8:	20000207 	.word	0x20000207

0800c7ac <USBD_CUSTOM_HID2_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b082      	sub	sp, #8
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID2_IN_EP);
 800c7b8:	4b2a      	ldr	r3, [pc, #168]	@ (800c864 <USBD_CUSTOM_HID2_DeInit+0xb8>)
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	4619      	mov	r1, r3
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f001 fd9b 	bl	800e2fa <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID2_IN_EP & 0xFU].is_used = 0U;
 800c7c4:	4b27      	ldr	r3, [pc, #156]	@ (800c864 <USBD_CUSTOM_HID2_DeInit+0xb8>)
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	f003 020f 	and.w	r2, r3, #15
 800c7cc:	6879      	ldr	r1, [r7, #4]
 800c7ce:	4613      	mov	r3, r2
 800c7d0:	009b      	lsls	r3, r3, #2
 800c7d2:	4413      	add	r3, r2
 800c7d4:	009b      	lsls	r3, r3, #2
 800c7d6:	440b      	add	r3, r1
 800c7d8:	3324      	adds	r3, #36	@ 0x24
 800c7da:	2200      	movs	r2, #0
 800c7dc:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID2_IN_EP & 0xFU].bInterval = 0U;
 800c7de:	4b21      	ldr	r3, [pc, #132]	@ (800c864 <USBD_CUSTOM_HID2_DeInit+0xb8>)
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	f003 020f 	and.w	r2, r3, #15
 800c7e6:	6879      	ldr	r1, [r7, #4]
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	4413      	add	r3, r2
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	440b      	add	r3, r1
 800c7f2:	3326      	adds	r3, #38	@ 0x26
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID2_OUT_EP);
 800c7f8:	4b1b      	ldr	r3, [pc, #108]	@ (800c868 <USBD_CUSTOM_HID2_DeInit+0xbc>)
 800c7fa:	781b      	ldrb	r3, [r3, #0]
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f001 fd7b 	bl	800e2fa <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID2_OUT_EP & 0xFU].is_used = 0U;
 800c804:	4b18      	ldr	r3, [pc, #96]	@ (800c868 <USBD_CUSTOM_HID2_DeInit+0xbc>)
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	f003 020f 	and.w	r2, r3, #15
 800c80c:	6879      	ldr	r1, [r7, #4]
 800c80e:	4613      	mov	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	4413      	add	r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	440b      	add	r3, r1
 800c818:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c81c:	2200      	movs	r2, #0
 800c81e:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID2_OUT_EP & 0xFU].bInterval = 0U;
 800c820:	4b11      	ldr	r3, [pc, #68]	@ (800c868 <USBD_CUSTOM_HID2_DeInit+0xbc>)
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	f003 020f 	and.w	r2, r3, #15
 800c828:	6879      	ldr	r1, [r7, #4]
 800c82a:	4613      	mov	r3, r2
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	4413      	add	r3, r2
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	440b      	add	r3, r1
 800c834:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c838:	2200      	movs	r2, #0
 800c83a:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom2 != NULL)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800c842:	2b00      	cmp	r3, #0
 800c844:	d008      	beq.n	800c858 <USBD_CUSTOM_HID2_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID2_ItfTypeDef *)pdev->pUserData_HID_Custom2)->DeInit();
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800c84c:	689b      	ldr	r3, [r3, #8]
 800c84e:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom2);
#endif
    pdev->pClassData_HID_Custom2 = NULL;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2200      	movs	r2, #0
 800c854:	f8c3 22e0 	str.w	r2, [r3, #736]	@ 0x2e0
  }

  return (uint8_t)USBD_OK;
 800c858:	2300      	movs	r3, #0
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3708      	adds	r7, #8
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
 800c862:	bf00      	nop
 800c864:	20000206 	.word	0x20000206
 800c868:	20000207 	.word	0x20000207

0800c86c <USBD_CUSTOM_HID2_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID2_HandleTypeDef *hhid = (USBD_CUSTOM_HID2_HandleTypeDef *)pdev->pClassData_HID_Custom2;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800c87c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800c87e:	2300      	movs	r3, #0
 800c880:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800c882:	2300      	movs	r3, #0
 800c884:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800c886:	2300      	movs	r3, #0
 800c888:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800c88a:	2300      	movs	r3, #0
 800c88c:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d101      	bne.n	800c898 <USBD_CUSTOM_HID2_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800c894:	2303      	movs	r3, #3
 800c896:	e0ed      	b.n	800ca74 <USBD_CUSTOM_HID2_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	781b      	ldrb	r3, [r3, #0]
 800c89c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d052      	beq.n	800c94a <USBD_CUSTOM_HID2_Setup+0xde>
 800c8a4:	2b20      	cmp	r3, #32
 800c8a6:	f040 80dd 	bne.w	800ca64 <USBD_CUSTOM_HID2_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	785b      	ldrb	r3, [r3, #1]
 800c8ae:	3b02      	subs	r3, #2
 800c8b0:	2b09      	cmp	r3, #9
 800c8b2:	d842      	bhi.n	800c93a <USBD_CUSTOM_HID2_Setup+0xce>
 800c8b4:	a201      	add	r2, pc, #4	@ (adr r2, 800c8bc <USBD_CUSTOM_HID2_Setup+0x50>)
 800c8b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8ba:	bf00      	nop
 800c8bc:	0800c915 	.word	0x0800c915
 800c8c0:	0800c8f3 	.word	0x0800c8f3
 800c8c4:	0800c93b 	.word	0x0800c93b
 800c8c8:	0800c93b 	.word	0x0800c93b
 800c8cc:	0800c93b 	.word	0x0800c93b
 800c8d0:	0800c93b 	.word	0x0800c93b
 800c8d4:	0800c93b 	.word	0x0800c93b
 800c8d8:	0800c925 	.word	0x0800c925
 800c8dc:	0800c903 	.word	0x0800c903
 800c8e0:	0800c8e5 	.word	0x0800c8e5
    {
    case CUSTOM_HID2_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	885b      	ldrh	r3, [r3, #2]
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	605a      	str	r2, [r3, #4]
      break;
 800c8f0:	e02a      	b.n	800c948 <USBD_CUSTOM_HID2_Setup+0xdc>

    case CUSTOM_HID2_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	3304      	adds	r3, #4
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	4619      	mov	r1, r3
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f001 fadd 	bl	800deba <USBD_CtlSendData>
      break;
 800c900:	e022      	b.n	800c948 <USBD_CUSTOM_HID2_Setup+0xdc>

    case CUSTOM_HID2_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	885b      	ldrh	r3, [r3, #2]
 800c906:	0a1b      	lsrs	r3, r3, #8
 800c908:	b29b      	uxth	r3, r3
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	461a      	mov	r2, r3
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	609a      	str	r2, [r3, #8]
      break;
 800c912:	e019      	b.n	800c948 <USBD_CUSTOM_HID2_Setup+0xdc>

    case CUSTOM_HID2_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	3308      	adds	r3, #8
 800c918:	2201      	movs	r2, #1
 800c91a:	4619      	mov	r1, r3
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f001 facc 	bl	800deba <USBD_CtlSendData>
      break;
 800c922:	e011      	b.n	800c948 <USBD_CUSTOM_HID2_Setup+0xdc>

    case CUSTOM_HID2_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	2201      	movs	r2, #1
 800c928:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800c92a:	6939      	ldr	r1, [r7, #16]
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	88db      	ldrh	r3, [r3, #6]
 800c930:	461a      	mov	r2, r3
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f001 faed 	bl	800df12 <USBD_CtlPrepareRx>
      break;
 800c938:	e006      	b.n	800c948 <USBD_CUSTOM_HID2_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800c93a:	6839      	ldr	r1, [r7, #0]
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f001 fa4b 	bl	800ddd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800c942:	2303      	movs	r3, #3
 800c944:	75fb      	strb	r3, [r7, #23]
      break;
 800c946:	bf00      	nop
    }
    break;
 800c948:	e093      	b.n	800ca72 <USBD_CUSTOM_HID2_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	785b      	ldrb	r3, [r3, #1]
 800c94e:	2b0b      	cmp	r3, #11
 800c950:	d87f      	bhi.n	800ca52 <USBD_CUSTOM_HID2_Setup+0x1e6>
 800c952:	a201      	add	r2, pc, #4	@ (adr r2, 800c958 <USBD_CUSTOM_HID2_Setup+0xec>)
 800c954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c958:	0800c989 	.word	0x0800c989
 800c95c:	0800ca61 	.word	0x0800ca61
 800c960:	0800ca53 	.word	0x0800ca53
 800c964:	0800ca53 	.word	0x0800ca53
 800c968:	0800ca53 	.word	0x0800ca53
 800c96c:	0800ca53 	.word	0x0800ca53
 800c970:	0800c9b3 	.word	0x0800c9b3
 800c974:	0800ca53 	.word	0x0800ca53
 800c978:	0800ca53 	.word	0x0800ca53
 800c97c:	0800ca53 	.word	0x0800ca53
 800c980:	0800ca01 	.word	0x0800ca01
 800c984:	0800ca2b 	.word	0x0800ca2b
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	2b03      	cmp	r3, #3
 800c992:	d107      	bne.n	800c9a4 <USBD_CUSTOM_HID2_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c994:	f107 030e 	add.w	r3, r7, #14
 800c998:	2202      	movs	r2, #2
 800c99a:	4619      	mov	r1, r3
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f001 fa8c 	bl	800deba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c9a2:	e05e      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800c9a4:	6839      	ldr	r1, [r7, #0]
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f001 fa16 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800c9ac:	2303      	movs	r3, #3
 800c9ae:	75fb      	strb	r3, [r7, #23]
      break;
 800c9b0:	e057      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID2_REPORT_DESC)
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	885b      	ldrh	r3, [r3, #2]
 800c9b6:	0a1b      	lsrs	r3, r3, #8
 800c9b8:	b29b      	uxth	r3, r3
 800c9ba:	2b22      	cmp	r3, #34	@ 0x22
 800c9bc:	d10b      	bne.n	800c9d6 <USBD_CUSTOM_HID2_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID2_REPORT_DESC_SIZE, req->wLength);
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	88db      	ldrh	r3, [r3, #6]
 800c9c2:	2b2c      	cmp	r3, #44	@ 0x2c
 800c9c4:	bf28      	it	cs
 800c9c6:	232c      	movcs	r3, #44	@ 0x2c
 800c9c8:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID2_ItfTypeDef *)pdev->pUserData_HID_Custom2)->pReport;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	61bb      	str	r3, [r7, #24]
 800c9d4:	e00d      	b.n	800c9f2 <USBD_CUSTOM_HID2_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID2_DESCRIPTOR_TYPE)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	885b      	ldrh	r3, [r3, #2]
 800c9da:	0a1b      	lsrs	r3, r3, #8
 800c9dc:	b29b      	uxth	r3, r3
 800c9de:	2b21      	cmp	r3, #33	@ 0x21
 800c9e0:	d107      	bne.n	800c9f2 <USBD_CUSTOM_HID2_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID2_Desc;
 800c9e2:	4b26      	ldr	r3, [pc, #152]	@ (800ca7c <USBD_CUSTOM_HID2_Setup+0x210>)
 800c9e4:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID2_DESC_SIZ, req->wLength);
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	88db      	ldrh	r3, [r3, #6]
 800c9ea:	2b09      	cmp	r3, #9
 800c9ec:	bf28      	it	cs
 800c9ee:	2309      	movcs	r3, #9
 800c9f0:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c9f2:	8bfb      	ldrh	r3, [r7, #30]
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	69b9      	ldr	r1, [r7, #24]
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f001 fa5e 	bl	800deba <USBD_CtlSendData>
      break;
 800c9fe:	e030      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca06:	b2db      	uxtb	r3, r3
 800ca08:	2b03      	cmp	r3, #3
 800ca0a:	d107      	bne.n	800ca1c <USBD_CUSTOM_HID2_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800ca0c:	693b      	ldr	r3, [r7, #16]
 800ca0e:	330c      	adds	r3, #12
 800ca10:	2201      	movs	r2, #1
 800ca12:	4619      	mov	r1, r3
 800ca14:	6878      	ldr	r0, [r7, #4]
 800ca16:	f001 fa50 	bl	800deba <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ca1a:	e022      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800ca1c:	6839      	ldr	r1, [r7, #0]
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f001 f9da 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800ca24:	2303      	movs	r3, #3
 800ca26:	75fb      	strb	r3, [r7, #23]
      break;
 800ca28:	e01b      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2b03      	cmp	r3, #3
 800ca34:	d106      	bne.n	800ca44 <USBD_CUSTOM_HID2_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	885b      	ldrh	r3, [r3, #2]
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ca42:	e00e      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800ca44:	6839      	ldr	r1, [r7, #0]
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f001 f9c6 	bl	800ddd8 <USBD_CtlError>
        ret = USBD_FAIL;
 800ca4c:	2303      	movs	r3, #3
 800ca4e:	75fb      	strb	r3, [r7, #23]
      break;
 800ca50:	e007      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800ca52:	6839      	ldr	r1, [r7, #0]
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f001 f9bf 	bl	800ddd8 <USBD_CtlError>
      ret = USBD_FAIL;
 800ca5a:	2303      	movs	r3, #3
 800ca5c:	75fb      	strb	r3, [r7, #23]
      break;
 800ca5e:	e000      	b.n	800ca62 <USBD_CUSTOM_HID2_Setup+0x1f6>
      break;
 800ca60:	bf00      	nop
    }
    break;
 800ca62:	e006      	b.n	800ca72 <USBD_CUSTOM_HID2_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800ca64:	6839      	ldr	r1, [r7, #0]
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f001 f9b6 	bl	800ddd8 <USBD_CtlError>
    ret = USBD_FAIL;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	75fb      	strb	r3, [r7, #23]
    break;
 800ca70:	bf00      	nop
  }
  return (uint8_t)ret;
 800ca72:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3720      	adds	r7, #32
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}
 800ca7c:	200002cc 	.word	0x200002cc

0800ca80 <USBD_CUSTOM_HID2_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID2_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b086      	sub	sp, #24
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	60f8      	str	r0, [r7, #12]
 800ca88:	60b9      	str	r1, [r7, #8]
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID2_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom2 == NULL)
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d101      	bne.n	800ca9c <USBD_CUSTOM_HID2_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800ca98:	2303      	movs	r3, #3
 800ca9a:	e01b      	b.n	800cad4 <USBD_CUSTOM_HID2_SendReport+0x54>
  }

  hhid = (USBD_CUSTOM_HID2_HandleTypeDef *)pdev->pClassData_HID_Custom2;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800caa2:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	2b03      	cmp	r3, #3
 800caae:	d110      	bne.n	800cad2 <USBD_CUSTOM_HID2_SendReport+0x52>
  {
    if (hhid->state == CUSTOM_HID2_IDLE)
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	7d1b      	ldrb	r3, [r3, #20]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d10a      	bne.n	800cace <USBD_CUSTOM_HID2_SendReport+0x4e>
    {
      hhid->state = CUSTOM_HID2_BUSY;
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	2201      	movs	r2, #1
 800cabc:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID2_IN_EP, report, len);
 800cabe:	4b07      	ldr	r3, [pc, #28]	@ (800cadc <USBD_CUSTOM_HID2_SendReport+0x5c>)
 800cac0:	7819      	ldrb	r1, [r3, #0]
 800cac2:	88fb      	ldrh	r3, [r7, #6]
 800cac4:	68ba      	ldr	r2, [r7, #8]
 800cac6:	68f8      	ldr	r0, [r7, #12]
 800cac8:	f001 fcbf 	bl	800e44a <USBD_LL_Transmit>
 800cacc:	e001      	b.n	800cad2 <USBD_CUSTOM_HID2_SendReport+0x52>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 800cace:	2301      	movs	r3, #1
 800cad0:	e000      	b.n	800cad4 <USBD_CUSTOM_HID2_SendReport+0x54>
    }
  }
  return (uint8_t)USBD_OK;
 800cad2:	2300      	movs	r3, #0
}
 800cad4:	4618      	mov	r0, r3
 800cad6:	3718      	adds	r7, #24
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}
 800cadc:	20000206 	.word	0x20000206

0800cae0 <USBD_CUSTOM_HID2_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID2_GetFSCfgDesc(uint16_t *length)
{
 800cae0:	b480      	push	{r7}
 800cae2:	b083      	sub	sp, #12
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID2_CfgFSDesc);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2229      	movs	r2, #41	@ 0x29
 800caec:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID2_CfgFSDesc;
 800caee:	4b03      	ldr	r3, [pc, #12]	@ (800cafc <USBD_CUSTOM_HID2_GetFSCfgDesc+0x1c>)
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	370c      	adds	r7, #12
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr
 800cafc:	20000248 	.word	0x20000248

0800cb00 <USBD_CUSTOM_HID2_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID2_GetHSCfgDesc(uint16_t *length)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b083      	sub	sp, #12
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID2_CfgHSDesc);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2229      	movs	r2, #41	@ 0x29
 800cb0c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID2_CfgHSDesc;
 800cb0e:	4b03      	ldr	r3, [pc, #12]	@ (800cb1c <USBD_CUSTOM_HID2_GetHSCfgDesc+0x1c>)
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	370c      	adds	r7, #12
 800cb14:	46bd      	mov	sp, r7
 800cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1a:	4770      	bx	lr
 800cb1c:	20000274 	.word	0x20000274

0800cb20 <USBD_CUSTOM_HID2_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID2_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b083      	sub	sp, #12
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID2_OtherSpeedCfgDesc);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2229      	movs	r2, #41	@ 0x29
 800cb2c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID2_OtherSpeedCfgDesc;
 800cb2e:	4b03      	ldr	r3, [pc, #12]	@ (800cb3c <USBD_CUSTOM_HID2_GetOtherSpeedCfgDesc+0x1c>)
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	370c      	adds	r7, #12
 800cb34:	46bd      	mov	sp, r7
 800cb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3a:	4770      	bx	lr
 800cb3c:	200002a0 	.word	0x200002a0

0800cb40 <USBD_CUSTOM_HID2_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb40:	b480      	push	{r7}
 800cb42:	b083      	sub	sp, #12
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	460b      	mov	r3, r1
 800cb4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID2_HandleTypeDef *)pdev->pClassData_HID_Custom2)->state = CUSTOM_HID2_IDLE;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800cb52:	2200      	movs	r2, #0
 800cb54:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800cb56:	2300      	movs	r3, #0
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	370c      	adds	r7, #12
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb62:	4770      	bx	lr

0800cb64 <USBD_CUSTOM_HID2_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b084      	sub	sp, #16
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID2_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom2 == NULL)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d101      	bne.n	800cb7e <USBD_CUSTOM_HID2_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800cb7a:	2303      	movs	r3, #3
 800cb7c:	e00e      	b.n	800cb9c <USBD_CUSTOM_HID2_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID2_HandleTypeDef *)pdev->pClassData_HID_Custom2;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800cb84:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID2_ItfTypeDef *)pdev->pUserData_HID_Custom2)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800cb8c:	68db      	ldr	r3, [r3, #12]
 800cb8e:	68fa      	ldr	r2, [r7, #12]
 800cb90:	7810      	ldrb	r0, [r2, #0]
 800cb92:	68fa      	ldr	r2, [r7, #12]
 800cb94:	7852      	ldrb	r2, [r2, #1]
 800cb96:	4611      	mov	r1, r2
 800cb98:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cb9a:	2300      	movs	r3, #0
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	3710      	adds	r7, #16
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <USBD_CUSTOM_HID2_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID2_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b084      	sub	sp, #16
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID2_HandleTypeDef *hhid = (USBD_CUSTOM_HID2_HandleTypeDef *)pdev->pClassData_HID_Custom2;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 32e0 	ldr.w	r3, [r3, #736]	@ 0x2e0
 800cbb2:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d101      	bne.n	800cbbe <USBD_CUSTOM_HID2_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800cbba:	2303      	movs	r3, #3
 800cbbc:	e011      	b.n	800cbe2 <USBD_CUSTOM_HID2_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d10c      	bne.n	800cbe0 <USBD_CUSTOM_HID2_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID2_ItfTypeDef *)pdev->pUserData_HID_Custom2)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f8d3 32e4 	ldr.w	r3, [r3, #740]	@ 0x2e4
 800cbcc:	68db      	ldr	r3, [r3, #12]
 800cbce:	68fa      	ldr	r2, [r7, #12]
 800cbd0:	7810      	ldrb	r0, [r2, #0]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	7852      	ldrb	r2, [r2, #1]
 800cbd6:	4611      	mov	r1, r2
 800cbd8:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2200      	movs	r2, #0
 800cbde:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800cbe0:	2300      	movs	r3, #0
}
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	3710      	adds	r7, #16
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
	...

0800cbec <USBD_CUSTOM_HID2_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID2_GetDeviceQualifierDesc(uint16_t *length)
{
 800cbec:	b480      	push	{r7}
 800cbee:	b083      	sub	sp, #12
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID2_DeviceQualifierDesc);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	220a      	movs	r2, #10
 800cbf8:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID2_DeviceQualifierDesc;
 800cbfa:	4b03      	ldr	r3, [pc, #12]	@ (800cc08 <USBD_CUSTOM_HID2_GetDeviceQualifierDesc+0x1c>)
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	370c      	adds	r7, #12
 800cc00:	46bd      	mov	sp, r7
 800cc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc06:	4770      	bx	lr
 800cc08:	200002d8 	.word	0x200002d8

0800cc0c <USBD_CUSTOM_HID2_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID2_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID2_ItfTypeDef *fops)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b083      	sub	sp, #12
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d101      	bne.n	800cc20 <USBD_CUSTOM_HID2_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cc1c:	2303      	movs	r3, #3
 800cc1e:	e004      	b.n	800cc2a <USBD_CUSTOM_HID2_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom2 = fops;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	683a      	ldr	r2, [r7, #0]
 800cc24:	f8c3 22e4 	str.w	r2, [r3, #740]	@ 0x2e4

  return (uint8_t)USBD_OK;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
	...

0800cc38 <USBD_Update_HID2_Custom_DESC>:

void USBD_Update_HID2_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800cc38:	b480      	push	{r7}
 800cc3a:	b083      	sub	sp, #12
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	4608      	mov	r0, r1
 800cc42:	4611      	mov	r1, r2
 800cc44:	461a      	mov	r2, r3
 800cc46:	4603      	mov	r3, r0
 800cc48:	70fb      	strb	r3, [r7, #3]
 800cc4a:	460b      	mov	r3, r1
 800cc4c:	70bb      	strb	r3, [r7, #2]
 800cc4e:	4613      	mov	r3, r2
 800cc50:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	330b      	adds	r3, #11
 800cc56:	78fa      	ldrb	r2, [r7, #3]
 800cc58:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	3311      	adds	r3, #17
 800cc5e:	7c3a      	ldrb	r2, [r7, #16]
 800cc60:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	331d      	adds	r3, #29
 800cc66:	78ba      	ldrb	r2, [r7, #2]
 800cc68:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	3324      	adds	r3, #36	@ 0x24
 800cc6e:	787a      	ldrb	r2, [r7, #1]
 800cc70:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID2_IN_EP = in_ep;
 800cc72:	4a09      	ldr	r2, [pc, #36]	@ (800cc98 <USBD_Update_HID2_Custom_DESC+0x60>)
 800cc74:	78bb      	ldrb	r3, [r7, #2]
 800cc76:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID2_OUT_EP = out_ep;
 800cc78:	4a08      	ldr	r2, [pc, #32]	@ (800cc9c <USBD_Update_HID2_Custom_DESC+0x64>)
 800cc7a:	787b      	ldrb	r3, [r7, #1]
 800cc7c:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID2_ITF_NBR = itf_no;
 800cc7e:	4a08      	ldr	r2, [pc, #32]	@ (800cca0 <USBD_Update_HID2_Custom_DESC+0x68>)
 800cc80:	78fb      	ldrb	r3, [r7, #3]
 800cc82:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID2_STR_DESC_IDX = str_idx;
 800cc84:	4a07      	ldr	r2, [pc, #28]	@ (800cca4 <USBD_Update_HID2_Custom_DESC+0x6c>)
 800cc86:	7c3b      	ldrb	r3, [r7, #16]
 800cc88:	7013      	strb	r3, [r2, #0]
}
 800cc8a:	bf00      	nop
 800cc8c:	370c      	adds	r7, #12
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc94:	4770      	bx	lr
 800cc96:	bf00      	nop
 800cc98:	20000206 	.word	0x20000206
 800cc9c:	20000207 	.word	0x20000207
 800cca0:	20000208 	.word	0x20000208
 800cca4:	20000209 	.word	0x20000209

0800cca8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b086      	sub	sp, #24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ccbc:	2303      	movs	r3, #3
 800ccbe:	e01b      	b.n	800ccf8 <USBD_Init+0x50>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pConfDesc = NULL;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d003      	beq.n	800ccde <USBD_Init+0x36>
  {
    pdev->pDesc = pdesc;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	68ba      	ldr	r2, [r7, #8]
 800ccda:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	2201      	movs	r2, #1
 800cce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	79fa      	ldrb	r2, [r7, #7]
 800ccea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ccec:	68f8      	ldr	r0, [r7, #12]
 800ccee:	f001 fa7d 	bl	800e1ec <USBD_LL_Init>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ccf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	3718      	adds	r7, #24
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	bd80      	pop	{r7, pc}

0800cd00 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d101      	bne.n	800cd18 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cd14:	2303      	movs	r3, #3
 800cd16:	e02d      	b.n	800cd74 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	7c1b      	ldrb	r3, [r3, #16]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d112      	bne.n	800cd4e <USBD_RegisterClass+0x4e>
  {
	  if (pdev->pClass->GetHSConfigDescriptor != NULL)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d01e      	beq.n	800cd72 <USBD_RegisterClass+0x72>
	  {
		  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd3c:	f107 020e 	add.w	r2, r7, #14
 800cd40:	4610      	mov	r0, r2
 800cd42:	4798      	blx	r3
 800cd44:	4602      	mov	r2, r0
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 800cd4c:	e011      	b.n	800cd72 <USBD_RegisterClass+0x72>
	  }
  }
  else if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d00b      	beq.n	800cd72 <USBD_RegisterClass+0x72>
  {
	  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd62:	f107 020e 	add.w	r2, r7, #14
 800cd66:	4610      	mov	r0, r2
 800cd68:	4798      	blx	r3
 800cd6a:	4602      	mov	r2, r0
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
  }

  return USBD_OK;
 800cd72:	2300      	movs	r3, #0
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3710      	adds	r7, #16
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}

0800cd7c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f001 fa77 	bl	800e278 <USBD_LL_Start>
 800cd8a:	4603      	mov	r3, r0
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3708      	adds	r7, #8
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800cd94:	b480      	push	{r7}
 800cd96:	b083      	sub	sp, #12
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	370c      	adds	r7, #12
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr

0800cdaa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cdaa:	b580      	push	{r7, lr}
 800cdac:	b084      	sub	sp, #16
 800cdae:	af00      	add	r7, sp, #0
 800cdb0:	6078      	str	r0, [r7, #4]
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800cdb6:	2303      	movs	r3, #3
 800cdb8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d009      	beq.n	800cdd8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	78fa      	ldrb	r2, [r7, #3]
 800cdce:	4611      	mov	r1, r2
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	4798      	blx	r3
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cdd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3710      	adds	r7, #16
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}

0800cde2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cde2:	b580      	push	{r7, lr}
 800cde4:	b082      	sub	sp, #8
 800cde6:	af00      	add	r7, sp, #0
 800cde8:	6078      	str	r0, [r7, #4]
 800cdea:	460b      	mov	r3, r1
 800cdec:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d007      	beq.n	800ce08 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	78fa      	ldrb	r2, [r7, #3]
 800ce02:	4611      	mov	r1, r2
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	4798      	blx	r3
  }

  return USBD_OK;
 800ce08:	2300      	movs	r3, #0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3708      	adds	r7, #8
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}

0800ce12 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ce12:	b580      	push	{r7, lr}
 800ce14:	b084      	sub	sp, #16
 800ce16:	af00      	add	r7, sp, #0
 800ce18:	6078      	str	r0, [r7, #4]
 800ce1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce22:	6839      	ldr	r1, [r7, #0]
 800ce24:	4618      	mov	r0, r3
 800ce26:	f000 ff9d 	bl	800dd64 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2201      	movs	r2, #1
 800ce2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ce38:	461a      	mov	r2, r3
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ce46:	f003 031f 	and.w	r3, r3, #31
 800ce4a:	2b02      	cmp	r3, #2
 800ce4c:	d01a      	beq.n	800ce84 <USBD_LL_SetupStage+0x72>
 800ce4e:	2b02      	cmp	r3, #2
 800ce50:	d822      	bhi.n	800ce98 <USBD_LL_SetupStage+0x86>
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d002      	beq.n	800ce5c <USBD_LL_SetupStage+0x4a>
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d00a      	beq.n	800ce70 <USBD_LL_SetupStage+0x5e>
 800ce5a:	e01d      	b.n	800ce98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce62:	4619      	mov	r1, r3
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f000 fa5d 	bl	800d324 <USBD_StdDevReq>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	73fb      	strb	r3, [r7, #15]
      break;
 800ce6e:	e020      	b.n	800ceb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce76:	4619      	mov	r1, r3
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f000 fac1 	bl	800d400 <USBD_StdItfReq>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	73fb      	strb	r3, [r7, #15]
      break;
 800ce82:	e016      	b.n	800ceb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 fb00 	bl	800d492 <USBD_StdEPReq>
 800ce92:	4603      	mov	r3, r0
 800ce94:	73fb      	strb	r3, [r7, #15]
      break;
 800ce96:	e00c      	b.n	800ceb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ce9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cea2:	b2db      	uxtb	r3, r3
 800cea4:	4619      	mov	r1, r3
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f001 fa46 	bl	800e338 <USBD_LL_StallEP>
 800ceac:	4603      	mov	r3, r0
 800ceae:	73fb      	strb	r3, [r7, #15]
      break;
 800ceb0:	bf00      	nop
  }

  return ret;
 800ceb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b086      	sub	sp, #24
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	60f8      	str	r0, [r7, #12]
 800cec4:	460b      	mov	r3, r1
 800cec6:	607a      	str	r2, [r7, #4]
 800cec8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ceca:	7afb      	ldrb	r3, [r7, #11]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d138      	bne.n	800cf42 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ced6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cede:	2b03      	cmp	r3, #3
 800cee0:	d14a      	bne.n	800cf78 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	689a      	ldr	r2, [r3, #8]
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	68db      	ldr	r3, [r3, #12]
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d913      	bls.n	800cf16 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	689a      	ldr	r2, [r3, #8]
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	68db      	ldr	r3, [r3, #12]
 800cef6:	1ad2      	subs	r2, r2, r3
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	68da      	ldr	r2, [r3, #12]
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	689b      	ldr	r3, [r3, #8]
 800cf04:	4293      	cmp	r3, r2
 800cf06:	bf28      	it	cs
 800cf08:	4613      	movcs	r3, r2
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	6879      	ldr	r1, [r7, #4]
 800cf0e:	68f8      	ldr	r0, [r7, #12]
 800cf10:	f001 f81c 	bl	800df4c <USBD_CtlContinueRx>
 800cf14:	e030      	b.n	800cf78 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf1c:	b2db      	uxtb	r3, r3
 800cf1e:	2b03      	cmp	r3, #3
 800cf20:	d10b      	bne.n	800cf3a <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf28:	691b      	ldr	r3, [r3, #16]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d005      	beq.n	800cf3a <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf34:	691b      	ldr	r3, [r3, #16]
 800cf36:	68f8      	ldr	r0, [r7, #12]
 800cf38:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cf3a:	68f8      	ldr	r0, [r7, #12]
 800cf3c:	f001 f817 	bl	800df6e <USBD_CtlSendStatus>
 800cf40:	e01a      	b.n	800cf78 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf48:	b2db      	uxtb	r3, r3
 800cf4a:	2b03      	cmp	r3, #3
 800cf4c:	d114      	bne.n	800cf78 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf54:	699b      	ldr	r3, [r3, #24]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d00e      	beq.n	800cf78 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf60:	699b      	ldr	r3, [r3, #24]
 800cf62:	7afa      	ldrb	r2, [r7, #11]
 800cf64:	4611      	mov	r1, r2
 800cf66:	68f8      	ldr	r0, [r7, #12]
 800cf68:	4798      	blx	r3
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cf6e:	7dfb      	ldrb	r3, [r7, #23]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d001      	beq.n	800cf78 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800cf74:	7dfb      	ldrb	r3, [r7, #23]
 800cf76:	e000      	b.n	800cf7a <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800cf78:	2300      	movs	r3, #0
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3718      	adds	r7, #24
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	b086      	sub	sp, #24
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	60f8      	str	r0, [r7, #12]
 800cf8a:	460b      	mov	r3, r1
 800cf8c:	607a      	str	r2, [r7, #4]
 800cf8e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cf90:	7afb      	ldrb	r3, [r7, #11]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d16b      	bne.n	800d06e <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	3314      	adds	r3, #20
 800cf9a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cfa2:	2b02      	cmp	r3, #2
 800cfa4:	d156      	bne.n	800d054 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	689a      	ldr	r2, [r3, #8]
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	68db      	ldr	r3, [r3, #12]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d914      	bls.n	800cfdc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	689a      	ldr	r2, [r3, #8]
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	1ad2      	subs	r2, r2, r3
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cfc0:	693b      	ldr	r3, [r7, #16]
 800cfc2:	689b      	ldr	r3, [r3, #8]
 800cfc4:	461a      	mov	r2, r3
 800cfc6:	6879      	ldr	r1, [r7, #4]
 800cfc8:	68f8      	ldr	r0, [r7, #12]
 800cfca:	f000 ff91 	bl	800def0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cfce:	2300      	movs	r3, #0
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	2100      	movs	r1, #0
 800cfd4:	68f8      	ldr	r0, [r7, #12]
 800cfd6:	f001 fa59 	bl	800e48c <USBD_LL_PrepareReceive>
 800cfda:	e03b      	b.n	800d054 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	68da      	ldr	r2, [r3, #12]
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	689b      	ldr	r3, [r3, #8]
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d11c      	bne.n	800d022 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	685a      	ldr	r2, [r3, #4]
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d316      	bcc.n	800d022 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	685a      	ldr	r2, [r3, #4]
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cffe:	429a      	cmp	r2, r3
 800d000:	d20f      	bcs.n	800d022 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d002:	2200      	movs	r2, #0
 800d004:	2100      	movs	r1, #0
 800d006:	68f8      	ldr	r0, [r7, #12]
 800d008:	f000 ff72 	bl	800def0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2200      	movs	r2, #0
 800d010:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d014:	2300      	movs	r3, #0
 800d016:	2200      	movs	r2, #0
 800d018:	2100      	movs	r1, #0
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f001 fa36 	bl	800e48c <USBD_LL_PrepareReceive>
 800d020:	e018      	b.n	800d054 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	2b03      	cmp	r3, #3
 800d02c:	d10b      	bne.n	800d046 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d034:	68db      	ldr	r3, [r3, #12]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d005      	beq.n	800d046 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d040:	68db      	ldr	r3, [r3, #12]
 800d042:	68f8      	ldr	r0, [r7, #12]
 800d044:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d046:	2180      	movs	r1, #128	@ 0x80
 800d048:	68f8      	ldr	r0, [r7, #12]
 800d04a:	f001 f975 	bl	800e338 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d04e:	68f8      	ldr	r0, [r7, #12]
 800d050:	f000 ffa0 	bl	800df94 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	d122      	bne.n	800d0a4 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d05e:	68f8      	ldr	r0, [r7, #12]
 800d060:	f7ff fe98 	bl	800cd94 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	2200      	movs	r2, #0
 800d068:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d06c:	e01a      	b.n	800d0a4 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d074:	b2db      	uxtb	r3, r3
 800d076:	2b03      	cmp	r3, #3
 800d078:	d114      	bne.n	800d0a4 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d080:	695b      	ldr	r3, [r3, #20]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d00e      	beq.n	800d0a4 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d08c:	695b      	ldr	r3, [r3, #20]
 800d08e:	7afa      	ldrb	r2, [r7, #11]
 800d090:	4611      	mov	r1, r2
 800d092:	68f8      	ldr	r0, [r7, #12]
 800d094:	4798      	blx	r3
 800d096:	4603      	mov	r3, r0
 800d098:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d09a:	7dfb      	ldrb	r3, [r7, #23]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d001      	beq.n	800d0a4 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d0a0:	7dfb      	ldrb	r3, [r7, #23]
 800d0a2:	e000      	b.n	800d0a6 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3718      	adds	r7, #24
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d0ae:	b580      	push	{r7, lr}
 800d0b0:	b082      	sub	sp, #8
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2201      	movs	r2, #1
 800d0ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d101      	bne.n	800d0e2 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d0de:	2303      	movs	r3, #3
 800d0e0:	e02a      	b.n	800d138 <USBD_LL_Reset+0x8a>
  }

	if (pdev->pClass->DeInit != NULL)
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d009      	beq.n	800d102 <USBD_LL_Reset+0x54>
	{
	  (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	6852      	ldr	r2, [r2, #4]
 800d0fa:	b2d2      	uxtb	r2, r2
 800d0fc:	4611      	mov	r1, r2
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	4798      	blx	r3
	}

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d102:	2340      	movs	r3, #64	@ 0x40
 800d104:	2200      	movs	r2, #0
 800d106:	2100      	movs	r1, #0
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f001 f8d0 	bl	800e2ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2201      	movs	r2, #1
 800d112:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2240      	movs	r2, #64	@ 0x40
 800d11a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d11e:	2340      	movs	r3, #64	@ 0x40
 800d120:	2200      	movs	r2, #0
 800d122:	2180      	movs	r1, #128	@ 0x80
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f001 f8c2 	bl	800e2ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2201      	movs	r2, #1
 800d12e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2240      	movs	r2, #64	@ 0x40
 800d134:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3708      	adds	r7, #8
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d140:	b480      	push	{r7}
 800d142:	b083      	sub	sp, #12
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
 800d148:	460b      	mov	r3, r1
 800d14a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	78fa      	ldrb	r2, [r7, #3]
 800d150:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d152:	2300      	movs	r3, #0
}
 800d154:	4618      	mov	r0, r3
 800d156:	370c      	adds	r7, #12
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d160:	b480      	push	{r7}
 800d162:	b083      	sub	sp, #12
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d16e:	b2da      	uxtb	r2, r3
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2204      	movs	r2, #4
 800d17a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d17e:	2300      	movs	r3, #0
}
 800d180:	4618      	mov	r0, r3
 800d182:	370c      	adds	r7, #12
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	2b04      	cmp	r3, #4
 800d19e:	d106      	bne.n	800d1ae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d1a6:	b2da      	uxtb	r2, r3
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d1ae:	2300      	movs	r3, #0
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	370c      	adds	r7, #12
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr

0800d1bc <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b082      	sub	sp, #8
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d101      	bne.n	800d1d2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d1ce:	2303      	movs	r3, #3
 800d1d0:	e012      	b.n	800d1f8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	2b03      	cmp	r3, #3
 800d1dc:	d10b      	bne.n	800d1f6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1e4:	69db      	ldr	r3, [r3, #28]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d005      	beq.n	800d1f6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1f0:	69db      	ldr	r3, [r3, #28]
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d1f6:	2300      	movs	r3, #0
}
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	3708      	adds	r7, #8
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	bd80      	pop	{r7, pc}

0800d200 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d200:	b580      	push	{r7, lr}
 800d202:	b082      	sub	sp, #8
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]
 800d208:	460b      	mov	r3, r1
 800d20a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d212:	2b00      	cmp	r3, #0
 800d214:	d101      	bne.n	800d21a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800d216:	2303      	movs	r3, #3
 800d218:	e014      	b.n	800d244 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d220:	b2db      	uxtb	r3, r3
 800d222:	2b03      	cmp	r3, #3
 800d224:	d10d      	bne.n	800d242 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d22c:	6a1b      	ldr	r3, [r3, #32]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d007      	beq.n	800d242 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d238:	6a1b      	ldr	r3, [r3, #32]
 800d23a:	78fa      	ldrb	r2, [r7, #3]
 800d23c:	4611      	mov	r1, r2
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d242:	2300      	movs	r3, #0
}
 800d244:	4618      	mov	r0, r3
 800d246:	3708      	adds	r7, #8
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}

0800d24c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b082      	sub	sp, #8
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
 800d254:	460b      	mov	r3, r1
 800d256:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d101      	bne.n	800d266 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800d262:	2303      	movs	r3, #3
 800d264:	e014      	b.n	800d290 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d26c:	b2db      	uxtb	r3, r3
 800d26e:	2b03      	cmp	r3, #3
 800d270:	d10d      	bne.n	800d28e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d007      	beq.n	800d28e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d286:	78fa      	ldrb	r2, [r7, #3]
 800d288:	4611      	mov	r1, r2
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d28e:	2300      	movs	r3, #0
}
 800d290:	4618      	mov	r0, r3
 800d292:	3708      	adds	r7, #8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d298:	b480      	push	{r7}
 800d29a:	b083      	sub	sp, #12
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d2a0:	2300      	movs	r3, #0
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	370c      	adds	r7, #12
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ac:	4770      	bx	lr

0800d2ae <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d2ae:	b580      	push	{r7, lr}
 800d2b0:	b082      	sub	sp, #8
 800d2b2:	af00      	add	r7, sp, #0
 800d2b4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2201      	movs	r2, #1
 800d2ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d009      	beq.n	800d2dc <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	6852      	ldr	r2, [r2, #4]
 800d2d4:	b2d2      	uxtb	r2, r2
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	4798      	blx	r3
  }

  return USBD_OK;
 800d2dc:	2300      	movs	r3, #0
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3708      	adds	r7, #8
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d2e6:	b480      	push	{r7}
 800d2e8:	b087      	sub	sp, #28
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	781b      	ldrb	r3, [r3, #0]
 800d2f6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d304:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d308:	021b      	lsls	r3, r3, #8
 800d30a:	b21a      	sxth	r2, r3
 800d30c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d310:	4313      	orrs	r3, r2
 800d312:	b21b      	sxth	r3, r3
 800d314:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d316:	89fb      	ldrh	r3, [r7, #14]
}
 800d318:	4618      	mov	r0, r3
 800d31a:	371c      	adds	r7, #28
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr

0800d324 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b084      	sub	sp, #16
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d32e:	2300      	movs	r3, #0
 800d330:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	781b      	ldrb	r3, [r3, #0]
 800d336:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d33a:	2b40      	cmp	r3, #64	@ 0x40
 800d33c:	d005      	beq.n	800d34a <USBD_StdDevReq+0x26>
 800d33e:	2b40      	cmp	r3, #64	@ 0x40
 800d340:	d853      	bhi.n	800d3ea <USBD_StdDevReq+0xc6>
 800d342:	2b00      	cmp	r3, #0
 800d344:	d00b      	beq.n	800d35e <USBD_StdDevReq+0x3a>
 800d346:	2b20      	cmp	r3, #32
 800d348:	d14f      	bne.n	800d3ea <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d350:	689b      	ldr	r3, [r3, #8]
 800d352:	6839      	ldr	r1, [r7, #0]
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	4798      	blx	r3
 800d358:	4603      	mov	r3, r0
 800d35a:	73fb      	strb	r3, [r7, #15]
      break;
 800d35c:	e04a      	b.n	800d3f4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	785b      	ldrb	r3, [r3, #1]
 800d362:	2b09      	cmp	r3, #9
 800d364:	d83b      	bhi.n	800d3de <USBD_StdDevReq+0xba>
 800d366:	a201      	add	r2, pc, #4	@ (adr r2, 800d36c <USBD_StdDevReq+0x48>)
 800d368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d36c:	0800d3c1 	.word	0x0800d3c1
 800d370:	0800d3d5 	.word	0x0800d3d5
 800d374:	0800d3df 	.word	0x0800d3df
 800d378:	0800d3cb 	.word	0x0800d3cb
 800d37c:	0800d3df 	.word	0x0800d3df
 800d380:	0800d39f 	.word	0x0800d39f
 800d384:	0800d395 	.word	0x0800d395
 800d388:	0800d3df 	.word	0x0800d3df
 800d38c:	0800d3b7 	.word	0x0800d3b7
 800d390:	0800d3a9 	.word	0x0800d3a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d394:	6839      	ldr	r1, [r7, #0]
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f000 f9de 	bl	800d758 <USBD_GetDescriptor>
          break;
 800d39c:	e024      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d39e:	6839      	ldr	r1, [r7, #0]
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f000 fb55 	bl	800da50 <USBD_SetAddress>
          break;
 800d3a6:	e01f      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d3a8:	6839      	ldr	r1, [r7, #0]
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	f000 fb94 	bl	800dad8 <USBD_SetConfig>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	73fb      	strb	r3, [r7, #15]
          break;
 800d3b4:	e018      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d3b6:	6839      	ldr	r1, [r7, #0]
 800d3b8:	6878      	ldr	r0, [r7, #4]
 800d3ba:	f000 fc33 	bl	800dc24 <USBD_GetConfig>
          break;
 800d3be:	e013      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d3c0:	6839      	ldr	r1, [r7, #0]
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f000 fc64 	bl	800dc90 <USBD_GetStatus>
          break;
 800d3c8:	e00e      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d3ca:	6839      	ldr	r1, [r7, #0]
 800d3cc:	6878      	ldr	r0, [r7, #4]
 800d3ce:	f000 fc93 	bl	800dcf8 <USBD_SetFeature>
          break;
 800d3d2:	e009      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d3d4:	6839      	ldr	r1, [r7, #0]
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	f000 fca2 	bl	800dd20 <USBD_ClrFeature>
          break;
 800d3dc:	e004      	b.n	800d3e8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d3de:	6839      	ldr	r1, [r7, #0]
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 fcf9 	bl	800ddd8 <USBD_CtlError>
          break;
 800d3e6:	bf00      	nop
      }
      break;
 800d3e8:	e004      	b.n	800d3f4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d3ea:	6839      	ldr	r1, [r7, #0]
 800d3ec:	6878      	ldr	r0, [r7, #4]
 800d3ee:	f000 fcf3 	bl	800ddd8 <USBD_CtlError>
      break;
 800d3f2:	bf00      	nop
  }

  return ret;
 800d3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	3710      	adds	r7, #16
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bd80      	pop	{r7, pc}
 800d3fe:	bf00      	nop

0800d400 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b084      	sub	sp, #16
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d40a:	2300      	movs	r3, #0
 800d40c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d416:	2b40      	cmp	r3, #64	@ 0x40
 800d418:	d005      	beq.n	800d426 <USBD_StdItfReq+0x26>
 800d41a:	2b40      	cmp	r3, #64	@ 0x40
 800d41c:	d82f      	bhi.n	800d47e <USBD_StdItfReq+0x7e>
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d001      	beq.n	800d426 <USBD_StdItfReq+0x26>
 800d422:	2b20      	cmp	r3, #32
 800d424:	d12b      	bne.n	800d47e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d42c:	b2db      	uxtb	r3, r3
 800d42e:	3b01      	subs	r3, #1
 800d430:	2b02      	cmp	r3, #2
 800d432:	d81d      	bhi.n	800d470 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	889b      	ldrh	r3, [r3, #4]
 800d438:	b2db      	uxtb	r3, r3
 800d43a:	2b0f      	cmp	r3, #15
 800d43c:	d813      	bhi.n	800d466 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d444:	689b      	ldr	r3, [r3, #8]
 800d446:	6839      	ldr	r1, [r7, #0]
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	4798      	blx	r3
 800d44c:	4603      	mov	r3, r0
 800d44e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	88db      	ldrh	r3, [r3, #6]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d110      	bne.n	800d47a <USBD_StdItfReq+0x7a>
 800d458:	7bfb      	ldrb	r3, [r7, #15]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d10d      	bne.n	800d47a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 fd85 	bl	800df6e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d464:	e009      	b.n	800d47a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d466:	6839      	ldr	r1, [r7, #0]
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 fcb5 	bl	800ddd8 <USBD_CtlError>
          break;
 800d46e:	e004      	b.n	800d47a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d470:	6839      	ldr	r1, [r7, #0]
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f000 fcb0 	bl	800ddd8 <USBD_CtlError>
          break;
 800d478:	e000      	b.n	800d47c <USBD_StdItfReq+0x7c>
          break;
 800d47a:	bf00      	nop
      }
      break;
 800d47c:	e004      	b.n	800d488 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 fca9 	bl	800ddd8 <USBD_CtlError>
      break;
 800d486:	bf00      	nop
  }

  return ret;
 800d488:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3710      	adds	r7, #16
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}

0800d492 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d492:	b580      	push	{r7, lr}
 800d494:	b084      	sub	sp, #16
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
 800d49a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d49c:	2300      	movs	r3, #0
 800d49e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	889b      	ldrh	r3, [r3, #4]
 800d4a4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d4ae:	2b40      	cmp	r3, #64	@ 0x40
 800d4b0:	d007      	beq.n	800d4c2 <USBD_StdEPReq+0x30>
 800d4b2:	2b40      	cmp	r3, #64	@ 0x40
 800d4b4:	f200 8145 	bhi.w	800d742 <USBD_StdEPReq+0x2b0>
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d00c      	beq.n	800d4d6 <USBD_StdEPReq+0x44>
 800d4bc:	2b20      	cmp	r3, #32
 800d4be:	f040 8140 	bne.w	800d742 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d4c8:	689b      	ldr	r3, [r3, #8]
 800d4ca:	6839      	ldr	r1, [r7, #0]
 800d4cc:	6878      	ldr	r0, [r7, #4]
 800d4ce:	4798      	blx	r3
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	73fb      	strb	r3, [r7, #15]
      break;
 800d4d4:	e13a      	b.n	800d74c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	785b      	ldrb	r3, [r3, #1]
 800d4da:	2b03      	cmp	r3, #3
 800d4dc:	d007      	beq.n	800d4ee <USBD_StdEPReq+0x5c>
 800d4de:	2b03      	cmp	r3, #3
 800d4e0:	f300 8129 	bgt.w	800d736 <USBD_StdEPReq+0x2a4>
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d07f      	beq.n	800d5e8 <USBD_StdEPReq+0x156>
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d03c      	beq.n	800d566 <USBD_StdEPReq+0xd4>
 800d4ec:	e123      	b.n	800d736 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	2b02      	cmp	r3, #2
 800d4f8:	d002      	beq.n	800d500 <USBD_StdEPReq+0x6e>
 800d4fa:	2b03      	cmp	r3, #3
 800d4fc:	d016      	beq.n	800d52c <USBD_StdEPReq+0x9a>
 800d4fe:	e02c      	b.n	800d55a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d500:	7bbb      	ldrb	r3, [r7, #14]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d00d      	beq.n	800d522 <USBD_StdEPReq+0x90>
 800d506:	7bbb      	ldrb	r3, [r7, #14]
 800d508:	2b80      	cmp	r3, #128	@ 0x80
 800d50a:	d00a      	beq.n	800d522 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d50c:	7bbb      	ldrb	r3, [r7, #14]
 800d50e:	4619      	mov	r1, r3
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f000 ff11 	bl	800e338 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d516:	2180      	movs	r1, #128	@ 0x80
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f000 ff0d 	bl	800e338 <USBD_LL_StallEP>
 800d51e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d520:	e020      	b.n	800d564 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d522:	6839      	ldr	r1, [r7, #0]
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f000 fc57 	bl	800ddd8 <USBD_CtlError>
              break;
 800d52a:	e01b      	b.n	800d564 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	885b      	ldrh	r3, [r3, #2]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d10e      	bne.n	800d552 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d534:	7bbb      	ldrb	r3, [r7, #14]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d00b      	beq.n	800d552 <USBD_StdEPReq+0xc0>
 800d53a:	7bbb      	ldrb	r3, [r7, #14]
 800d53c:	2b80      	cmp	r3, #128	@ 0x80
 800d53e:	d008      	beq.n	800d552 <USBD_StdEPReq+0xc0>
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	88db      	ldrh	r3, [r3, #6]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d104      	bne.n	800d552 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d548:	7bbb      	ldrb	r3, [r7, #14]
 800d54a:	4619      	mov	r1, r3
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 fef3 	bl	800e338 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f000 fd0b 	bl	800df6e <USBD_CtlSendStatus>

              break;
 800d558:	e004      	b.n	800d564 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d55a:	6839      	ldr	r1, [r7, #0]
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 fc3b 	bl	800ddd8 <USBD_CtlError>
              break;
 800d562:	bf00      	nop
          }
          break;
 800d564:	e0ec      	b.n	800d740 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	2b02      	cmp	r3, #2
 800d570:	d002      	beq.n	800d578 <USBD_StdEPReq+0xe6>
 800d572:	2b03      	cmp	r3, #3
 800d574:	d016      	beq.n	800d5a4 <USBD_StdEPReq+0x112>
 800d576:	e030      	b.n	800d5da <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d578:	7bbb      	ldrb	r3, [r7, #14]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00d      	beq.n	800d59a <USBD_StdEPReq+0x108>
 800d57e:	7bbb      	ldrb	r3, [r7, #14]
 800d580:	2b80      	cmp	r3, #128	@ 0x80
 800d582:	d00a      	beq.n	800d59a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d584:	7bbb      	ldrb	r3, [r7, #14]
 800d586:	4619      	mov	r1, r3
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f000 fed5 	bl	800e338 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d58e:	2180      	movs	r1, #128	@ 0x80
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f000 fed1 	bl	800e338 <USBD_LL_StallEP>
 800d596:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d598:	e025      	b.n	800d5e6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d59a:	6839      	ldr	r1, [r7, #0]
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f000 fc1b 	bl	800ddd8 <USBD_CtlError>
              break;
 800d5a2:	e020      	b.n	800d5e6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	885b      	ldrh	r3, [r3, #2]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d11b      	bne.n	800d5e4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d5ac:	7bbb      	ldrb	r3, [r7, #14]
 800d5ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d004      	beq.n	800d5c0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d5b6:	7bbb      	ldrb	r3, [r7, #14]
 800d5b8:	4619      	mov	r1, r3
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 fedb 	bl	800e376 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f000 fcd4 	bl	800df6e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	4798      	blx	r3
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d5d8:	e004      	b.n	800d5e4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d5da:	6839      	ldr	r1, [r7, #0]
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f000 fbfb 	bl	800ddd8 <USBD_CtlError>
              break;
 800d5e2:	e000      	b.n	800d5e6 <USBD_StdEPReq+0x154>
              break;
 800d5e4:	bf00      	nop
          }
          break;
 800d5e6:	e0ab      	b.n	800d740 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5ee:	b2db      	uxtb	r3, r3
 800d5f0:	2b02      	cmp	r3, #2
 800d5f2:	d002      	beq.n	800d5fa <USBD_StdEPReq+0x168>
 800d5f4:	2b03      	cmp	r3, #3
 800d5f6:	d032      	beq.n	800d65e <USBD_StdEPReq+0x1cc>
 800d5f8:	e097      	b.n	800d72a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d5fa:	7bbb      	ldrb	r3, [r7, #14]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d007      	beq.n	800d610 <USBD_StdEPReq+0x17e>
 800d600:	7bbb      	ldrb	r3, [r7, #14]
 800d602:	2b80      	cmp	r3, #128	@ 0x80
 800d604:	d004      	beq.n	800d610 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d606:	6839      	ldr	r1, [r7, #0]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f000 fbe5 	bl	800ddd8 <USBD_CtlError>
                break;
 800d60e:	e091      	b.n	800d734 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d614:	2b00      	cmp	r3, #0
 800d616:	da0b      	bge.n	800d630 <USBD_StdEPReq+0x19e>
 800d618:	7bbb      	ldrb	r3, [r7, #14]
 800d61a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d61e:	4613      	mov	r3, r2
 800d620:	009b      	lsls	r3, r3, #2
 800d622:	4413      	add	r3, r2
 800d624:	009b      	lsls	r3, r3, #2
 800d626:	3310      	adds	r3, #16
 800d628:	687a      	ldr	r2, [r7, #4]
 800d62a:	4413      	add	r3, r2
 800d62c:	3304      	adds	r3, #4
 800d62e:	e00b      	b.n	800d648 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d630:	7bbb      	ldrb	r3, [r7, #14]
 800d632:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d636:	4613      	mov	r3, r2
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	4413      	add	r3, r2
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	4413      	add	r3, r2
 800d646:	3304      	adds	r3, #4
 800d648:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d64a:	68bb      	ldr	r3, [r7, #8]
 800d64c:	2200      	movs	r2, #0
 800d64e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	2202      	movs	r2, #2
 800d654:	4619      	mov	r1, r3
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 fc2f 	bl	800deba <USBD_CtlSendData>
              break;
 800d65c:	e06a      	b.n	800d734 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d65e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d662:	2b00      	cmp	r3, #0
 800d664:	da11      	bge.n	800d68a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d666:	7bbb      	ldrb	r3, [r7, #14]
 800d668:	f003 020f 	and.w	r2, r3, #15
 800d66c:	6879      	ldr	r1, [r7, #4]
 800d66e:	4613      	mov	r3, r2
 800d670:	009b      	lsls	r3, r3, #2
 800d672:	4413      	add	r3, r2
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	440b      	add	r3, r1
 800d678:	3324      	adds	r3, #36	@ 0x24
 800d67a:	881b      	ldrh	r3, [r3, #0]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d117      	bne.n	800d6b0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d680:	6839      	ldr	r1, [r7, #0]
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	f000 fba8 	bl	800ddd8 <USBD_CtlError>
                  break;
 800d688:	e054      	b.n	800d734 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d68a:	7bbb      	ldrb	r3, [r7, #14]
 800d68c:	f003 020f 	and.w	r2, r3, #15
 800d690:	6879      	ldr	r1, [r7, #4]
 800d692:	4613      	mov	r3, r2
 800d694:	009b      	lsls	r3, r3, #2
 800d696:	4413      	add	r3, r2
 800d698:	009b      	lsls	r3, r3, #2
 800d69a:	440b      	add	r3, r1
 800d69c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d6a0:	881b      	ldrh	r3, [r3, #0]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d104      	bne.n	800d6b0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d6a6:	6839      	ldr	r1, [r7, #0]
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 fb95 	bl	800ddd8 <USBD_CtlError>
                  break;
 800d6ae:	e041      	b.n	800d734 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	da0b      	bge.n	800d6d0 <USBD_StdEPReq+0x23e>
 800d6b8:	7bbb      	ldrb	r3, [r7, #14]
 800d6ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d6be:	4613      	mov	r3, r2
 800d6c0:	009b      	lsls	r3, r3, #2
 800d6c2:	4413      	add	r3, r2
 800d6c4:	009b      	lsls	r3, r3, #2
 800d6c6:	3310      	adds	r3, #16
 800d6c8:	687a      	ldr	r2, [r7, #4]
 800d6ca:	4413      	add	r3, r2
 800d6cc:	3304      	adds	r3, #4
 800d6ce:	e00b      	b.n	800d6e8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d6d0:	7bbb      	ldrb	r3, [r7, #14]
 800d6d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6d6:	4613      	mov	r3, r2
 800d6d8:	009b      	lsls	r3, r3, #2
 800d6da:	4413      	add	r3, r2
 800d6dc:	009b      	lsls	r3, r3, #2
 800d6de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d6e2:	687a      	ldr	r2, [r7, #4]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	3304      	adds	r3, #4
 800d6e8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d6ea:	7bbb      	ldrb	r3, [r7, #14]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d002      	beq.n	800d6f6 <USBD_StdEPReq+0x264>
 800d6f0:	7bbb      	ldrb	r3, [r7, #14]
 800d6f2:	2b80      	cmp	r3, #128	@ 0x80
 800d6f4:	d103      	bne.n	800d6fe <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d6f6:	68bb      	ldr	r3, [r7, #8]
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	601a      	str	r2, [r3, #0]
 800d6fc:	e00e      	b.n	800d71c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d6fe:	7bbb      	ldrb	r3, [r7, #14]
 800d700:	4619      	mov	r1, r3
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	f000 fe56 	bl	800e3b4 <USBD_LL_IsStallEP>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d003      	beq.n	800d716 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	2201      	movs	r2, #1
 800d712:	601a      	str	r2, [r3, #0]
 800d714:	e002      	b.n	800d71c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d716:	68bb      	ldr	r3, [r7, #8]
 800d718:	2200      	movs	r2, #0
 800d71a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	2202      	movs	r2, #2
 800d720:	4619      	mov	r1, r3
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f000 fbc9 	bl	800deba <USBD_CtlSendData>
              break;
 800d728:	e004      	b.n	800d734 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d72a:	6839      	ldr	r1, [r7, #0]
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f000 fb53 	bl	800ddd8 <USBD_CtlError>
              break;
 800d732:	bf00      	nop
          }
          break;
 800d734:	e004      	b.n	800d740 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d736:	6839      	ldr	r1, [r7, #0]
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f000 fb4d 	bl	800ddd8 <USBD_CtlError>
          break;
 800d73e:	bf00      	nop
      }
      break;
 800d740:	e004      	b.n	800d74c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d742:	6839      	ldr	r1, [r7, #0]
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f000 fb47 	bl	800ddd8 <USBD_CtlError>
      break;
 800d74a:	bf00      	nop
  }

  return ret;
 800d74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
	...

0800d758 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b084      	sub	sp, #16
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
 800d760:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d762:	2300      	movs	r3, #0
 800d764:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d766:	2300      	movs	r3, #0
 800d768:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d76a:	2300      	movs	r3, #0
 800d76c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	885b      	ldrh	r3, [r3, #2]
 800d772:	0a1b      	lsrs	r3, r3, #8
 800d774:	b29b      	uxth	r3, r3
 800d776:	3b01      	subs	r3, #1
 800d778:	2b06      	cmp	r3, #6
 800d77a:	f200 813b 	bhi.w	800d9f4 <USBD_GetDescriptor+0x29c>
 800d77e:	a201      	add	r2, pc, #4	@ (adr r2, 800d784 <USBD_GetDescriptor+0x2c>)
 800d780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d784:	0800d7a1 	.word	0x0800d7a1
 800d788:	0800d7b9 	.word	0x0800d7b9
 800d78c:	0800d7f9 	.word	0x0800d7f9
 800d790:	0800d9f5 	.word	0x0800d9f5
 800d794:	0800d9f5 	.word	0x0800d9f5
 800d798:	0800d995 	.word	0x0800d995
 800d79c:	0800d9c1 	.word	0x0800d9c1
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	7c12      	ldrb	r2, [r2, #16]
 800d7ac:	f107 0108 	add.w	r1, r7, #8
 800d7b0:	4610      	mov	r0, r2
 800d7b2:	4798      	blx	r3
 800d7b4:	60f8      	str	r0, [r7, #12]
      break;
 800d7b6:	e125      	b.n	800da04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	7c1b      	ldrb	r3, [r3, #16]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d10d      	bne.n	800d7dc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7c8:	f107 0208 	add.w	r2, r7, #8
 800d7cc:	4610      	mov	r0, r2
 800d7ce:	4798      	blx	r3
 800d7d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	3301      	adds	r3, #1
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d7da:	e113      	b.n	800da04 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7e4:	f107 0208 	add.w	r2, r7, #8
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	4798      	blx	r3
 800d7ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	3301      	adds	r3, #1
 800d7f2:	2202      	movs	r2, #2
 800d7f4:	701a      	strb	r2, [r3, #0]
      break;
 800d7f6:	e105      	b.n	800da04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	885b      	ldrh	r3, [r3, #2]
 800d7fc:	b2db      	uxtb	r3, r3
 800d7fe:	2b05      	cmp	r3, #5
 800d800:	f200 80ac 	bhi.w	800d95c <USBD_GetDescriptor+0x204>
 800d804:	a201      	add	r2, pc, #4	@ (adr r2, 800d80c <USBD_GetDescriptor+0xb4>)
 800d806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d80a:	bf00      	nop
 800d80c:	0800d825 	.word	0x0800d825
 800d810:	0800d859 	.word	0x0800d859
 800d814:	0800d88d 	.word	0x0800d88d
 800d818:	0800d8c1 	.word	0x0800d8c1
 800d81c:	0800d8f5 	.word	0x0800d8f5
 800d820:	0800d929 	.word	0x0800d929
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d00b      	beq.n	800d848 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	7c12      	ldrb	r2, [r2, #16]
 800d83c:	f107 0108 	add.w	r1, r7, #8
 800d840:	4610      	mov	r0, r2
 800d842:	4798      	blx	r3
 800d844:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d846:	e0a4      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d848:	6839      	ldr	r1, [r7, #0]
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 fac4 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d850:	7afb      	ldrb	r3, [r7, #11]
 800d852:	3301      	adds	r3, #1
 800d854:	72fb      	strb	r3, [r7, #11]
          break;
 800d856:	e09c      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d85e:	689b      	ldr	r3, [r3, #8]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d00b      	beq.n	800d87c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d86a:	689b      	ldr	r3, [r3, #8]
 800d86c:	687a      	ldr	r2, [r7, #4]
 800d86e:	7c12      	ldrb	r2, [r2, #16]
 800d870:	f107 0108 	add.w	r1, r7, #8
 800d874:	4610      	mov	r0, r2
 800d876:	4798      	blx	r3
 800d878:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d87a:	e08a      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d87c:	6839      	ldr	r1, [r7, #0]
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f000 faaa 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d884:	7afb      	ldrb	r3, [r7, #11]
 800d886:	3301      	adds	r3, #1
 800d888:	72fb      	strb	r3, [r7, #11]
          break;
 800d88a:	e082      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d892:	68db      	ldr	r3, [r3, #12]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d00b      	beq.n	800d8b0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d89e:	68db      	ldr	r3, [r3, #12]
 800d8a0:	687a      	ldr	r2, [r7, #4]
 800d8a2:	7c12      	ldrb	r2, [r2, #16]
 800d8a4:	f107 0108 	add.w	r1, r7, #8
 800d8a8:	4610      	mov	r0, r2
 800d8aa:	4798      	blx	r3
 800d8ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8ae:	e070      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d8b0:	6839      	ldr	r1, [r7, #0]
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 fa90 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d8b8:	7afb      	ldrb	r3, [r7, #11]
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	72fb      	strb	r3, [r7, #11]
          break;
 800d8be:	e068      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8c6:	691b      	ldr	r3, [r3, #16]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d00b      	beq.n	800d8e4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8d2:	691b      	ldr	r3, [r3, #16]
 800d8d4:	687a      	ldr	r2, [r7, #4]
 800d8d6:	7c12      	ldrb	r2, [r2, #16]
 800d8d8:	f107 0108 	add.w	r1, r7, #8
 800d8dc:	4610      	mov	r0, r2
 800d8de:	4798      	blx	r3
 800d8e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8e2:	e056      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d8e4:	6839      	ldr	r1, [r7, #0]
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f000 fa76 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d8ec:	7afb      	ldrb	r3, [r7, #11]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	72fb      	strb	r3, [r7, #11]
          break;
 800d8f2:	e04e      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8fa:	695b      	ldr	r3, [r3, #20]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d00b      	beq.n	800d918 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d906:	695b      	ldr	r3, [r3, #20]
 800d908:	687a      	ldr	r2, [r7, #4]
 800d90a:	7c12      	ldrb	r2, [r2, #16]
 800d90c:	f107 0108 	add.w	r1, r7, #8
 800d910:	4610      	mov	r0, r2
 800d912:	4798      	blx	r3
 800d914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d916:	e03c      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d918:	6839      	ldr	r1, [r7, #0]
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 fa5c 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d920:	7afb      	ldrb	r3, [r7, #11]
 800d922:	3301      	adds	r3, #1
 800d924:	72fb      	strb	r3, [r7, #11]
          break;
 800d926:	e034      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d92e:	699b      	ldr	r3, [r3, #24]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d00b      	beq.n	800d94c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d93a:	699b      	ldr	r3, [r3, #24]
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	7c12      	ldrb	r2, [r2, #16]
 800d940:	f107 0108 	add.w	r1, r7, #8
 800d944:	4610      	mov	r0, r2
 800d946:	4798      	blx	r3
 800d948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d94a:	e022      	b.n	800d992 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800d94c:	6839      	ldr	r1, [r7, #0]
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f000 fa42 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d954:	7afb      	ldrb	r3, [r7, #11]
 800d956:	3301      	adds	r3, #1
 800d958:	72fb      	strb	r3, [r7, #11]
          break;
 800d95a:	e01a      	b.n	800d992 <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d964:	2b00      	cmp	r3, #0
 800d966:	d00c      	beq.n	800d982 <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d96e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d970:	683a      	ldr	r2, [r7, #0]
 800d972:	8852      	ldrh	r2, [r2, #2]
 800d974:	b2d1      	uxtb	r1, r2
 800d976:	f107 0208 	add.w	r2, r7, #8
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	4798      	blx	r3
 800d97e:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 800d980:	e006      	b.n	800d990 <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 800d982:	6839      	ldr	r1, [r7, #0]
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f000 fa27 	bl	800ddd8 <USBD_CtlError>
            err++;
 800d98a:	7afb      	ldrb	r3, [r7, #11]
 800d98c:	3301      	adds	r3, #1
 800d98e:	72fb      	strb	r3, [r7, #11]
          break;
 800d990:	bf00      	nop
      }
      break;
 800d992:	e037      	b.n	800da04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	7c1b      	ldrb	r3, [r3, #16]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d109      	bne.n	800d9b0 <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9a4:	f107 0208 	add.w	r2, r7, #8
 800d9a8:	4610      	mov	r0, r2
 800d9aa:	4798      	blx	r3
 800d9ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9ae:	e029      	b.n	800da04 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800d9b0:	6839      	ldr	r1, [r7, #0]
 800d9b2:	6878      	ldr	r0, [r7, #4]
 800d9b4:	f000 fa10 	bl	800ddd8 <USBD_CtlError>
        err++;
 800d9b8:	7afb      	ldrb	r3, [r7, #11]
 800d9ba:	3301      	adds	r3, #1
 800d9bc:	72fb      	strb	r3, [r7, #11]
      break;
 800d9be:	e021      	b.n	800da04 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	7c1b      	ldrb	r3, [r3, #16]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d10d      	bne.n	800d9e4 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9d0:	f107 0208 	add.w	r2, r7, #8
 800d9d4:	4610      	mov	r0, r2
 800d9d6:	4798      	blx	r3
 800d9d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	3301      	adds	r3, #1
 800d9de:	2207      	movs	r2, #7
 800d9e0:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9e2:	e00f      	b.n	800da04 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800d9e4:	6839      	ldr	r1, [r7, #0]
 800d9e6:	6878      	ldr	r0, [r7, #4]
 800d9e8:	f000 f9f6 	bl	800ddd8 <USBD_CtlError>
        err++;
 800d9ec:	7afb      	ldrb	r3, [r7, #11]
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	72fb      	strb	r3, [r7, #11]
      break;
 800d9f2:	e007      	b.n	800da04 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800d9f4:	6839      	ldr	r1, [r7, #0]
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f000 f9ee 	bl	800ddd8 <USBD_CtlError>
      err++;
 800d9fc:	7afb      	ldrb	r3, [r7, #11]
 800d9fe:	3301      	adds	r3, #1
 800da00:	72fb      	strb	r3, [r7, #11]
      break;
 800da02:	bf00      	nop
  }

  if (err != 0U)
 800da04:	7afb      	ldrb	r3, [r7, #11]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d11e      	bne.n	800da48 <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	88db      	ldrh	r3, [r3, #6]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d016      	beq.n	800da40 <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 800da12:	893b      	ldrh	r3, [r7, #8]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d00e      	beq.n	800da36 <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	88da      	ldrh	r2, [r3, #6]
 800da1c:	893b      	ldrh	r3, [r7, #8]
 800da1e:	4293      	cmp	r3, r2
 800da20:	bf28      	it	cs
 800da22:	4613      	movcs	r3, r2
 800da24:	b29b      	uxth	r3, r3
 800da26:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800da28:	893b      	ldrh	r3, [r7, #8]
 800da2a:	461a      	mov	r2, r3
 800da2c:	68f9      	ldr	r1, [r7, #12]
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f000 fa43 	bl	800deba <USBD_CtlSendData>
 800da34:	e009      	b.n	800da4a <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800da36:	6839      	ldr	r1, [r7, #0]
 800da38:	6878      	ldr	r0, [r7, #4]
 800da3a:	f000 f9cd 	bl	800ddd8 <USBD_CtlError>
 800da3e:	e004      	b.n	800da4a <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f000 fa94 	bl	800df6e <USBD_CtlSendStatus>
 800da46:	e000      	b.n	800da4a <USBD_GetDescriptor+0x2f2>
    return;
 800da48:	bf00      	nop
  }
}
 800da4a:	3710      	adds	r7, #16
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}

0800da50 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b084      	sub	sp, #16
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
 800da58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	889b      	ldrh	r3, [r3, #4]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d131      	bne.n	800dac6 <USBD_SetAddress+0x76>
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	88db      	ldrh	r3, [r3, #6]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d12d      	bne.n	800dac6 <USBD_SetAddress+0x76>
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	885b      	ldrh	r3, [r3, #2]
 800da6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800da70:	d829      	bhi.n	800dac6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	885b      	ldrh	r3, [r3, #2]
 800da76:	b2db      	uxtb	r3, r3
 800da78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da84:	b2db      	uxtb	r3, r3
 800da86:	2b03      	cmp	r3, #3
 800da88:	d104      	bne.n	800da94 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800da8a:	6839      	ldr	r1, [r7, #0]
 800da8c:	6878      	ldr	r0, [r7, #4]
 800da8e:	f000 f9a3 	bl	800ddd8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da92:	e01d      	b.n	800dad0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	7bfa      	ldrb	r2, [r7, #15]
 800da98:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800da9c:	7bfb      	ldrb	r3, [r7, #15]
 800da9e:	4619      	mov	r1, r3
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f000 fcb3 	bl	800e40c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f000 fa61 	bl	800df6e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800daac:	7bfb      	ldrb	r3, [r7, #15]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d004      	beq.n	800dabc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2202      	movs	r2, #2
 800dab6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daba:	e009      	b.n	800dad0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2201      	movs	r2, #1
 800dac0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dac4:	e004      	b.n	800dad0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dac6:	6839      	ldr	r1, [r7, #0]
 800dac8:	6878      	ldr	r0, [r7, #4]
 800daca:	f000 f985 	bl	800ddd8 <USBD_CtlError>
  }
}
 800dace:	bf00      	nop
 800dad0:	bf00      	nop
 800dad2:	3710      	adds	r7, #16
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dae2:	2300      	movs	r3, #0
 800dae4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	885b      	ldrh	r3, [r3, #2]
 800daea:	b2da      	uxtb	r2, r3
 800daec:	4b4c      	ldr	r3, [pc, #304]	@ (800dc20 <USBD_SetConfig+0x148>)
 800daee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800daf0:	4b4b      	ldr	r3, [pc, #300]	@ (800dc20 <USBD_SetConfig+0x148>)
 800daf2:	781b      	ldrb	r3, [r3, #0]
 800daf4:	2b01      	cmp	r3, #1
 800daf6:	d905      	bls.n	800db04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800daf8:	6839      	ldr	r1, [r7, #0]
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f000 f96c 	bl	800ddd8 <USBD_CtlError>
    return USBD_FAIL;
 800db00:	2303      	movs	r3, #3
 800db02:	e088      	b.n	800dc16 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	2b02      	cmp	r3, #2
 800db0e:	d002      	beq.n	800db16 <USBD_SetConfig+0x3e>
 800db10:	2b03      	cmp	r3, #3
 800db12:	d025      	beq.n	800db60 <USBD_SetConfig+0x88>
 800db14:	e071      	b.n	800dbfa <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800db16:	4b42      	ldr	r3, [pc, #264]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d01c      	beq.n	800db58 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800db1e:	4b40      	ldr	r3, [pc, #256]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db20:	781b      	ldrb	r3, [r3, #0]
 800db22:	461a      	mov	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800db28:	4b3d      	ldr	r3, [pc, #244]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	4619      	mov	r1, r3
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f7ff f93b 	bl	800cdaa <USBD_SetClassConfig>
 800db34:	4603      	mov	r3, r0
 800db36:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800db38:	7bfb      	ldrb	r3, [r7, #15]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d004      	beq.n	800db48 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f000 f949 	bl	800ddd8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db46:	e065      	b.n	800dc14 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f000 fa10 	bl	800df6e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2203      	movs	r2, #3
 800db52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800db56:	e05d      	b.n	800dc14 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f000 fa08 	bl	800df6e <USBD_CtlSendStatus>
      break;
 800db5e:	e059      	b.n	800dc14 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800db60:	4b2f      	ldr	r3, [pc, #188]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d112      	bne.n	800db8e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2202      	movs	r2, #2
 800db6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800db70:	4b2b      	ldr	r3, [pc, #172]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	461a      	mov	r2, r3
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800db7a:	4b29      	ldr	r3, [pc, #164]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	4619      	mov	r1, r3
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f7ff f92e 	bl	800cde2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 f9f1 	bl	800df6e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800db8c:	e042      	b.n	800dc14 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800db8e:	4b24      	ldr	r3, [pc, #144]	@ (800dc20 <USBD_SetConfig+0x148>)
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	461a      	mov	r2, r3
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	685b      	ldr	r3, [r3, #4]
 800db98:	429a      	cmp	r2, r3
 800db9a:	d02a      	beq.n	800dbf2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	685b      	ldr	r3, [r3, #4]
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	4619      	mov	r1, r3
 800dba4:	6878      	ldr	r0, [r7, #4]
 800dba6:	f7ff f91c 	bl	800cde2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dbaa:	4b1d      	ldr	r3, [pc, #116]	@ (800dc20 <USBD_SetConfig+0x148>)
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	461a      	mov	r2, r3
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dbb4:	4b1a      	ldr	r3, [pc, #104]	@ (800dc20 <USBD_SetConfig+0x148>)
 800dbb6:	781b      	ldrb	r3, [r3, #0]
 800dbb8:	4619      	mov	r1, r3
 800dbba:	6878      	ldr	r0, [r7, #4]
 800dbbc:	f7ff f8f5 	bl	800cdaa <USBD_SetClassConfig>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dbc4:	7bfb      	ldrb	r3, [r7, #15]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d00f      	beq.n	800dbea <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800dbca:	6839      	ldr	r1, [r7, #0]
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f000 f903 	bl	800ddd8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	4619      	mov	r1, r3
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f7ff f901 	bl	800cde2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2202      	movs	r2, #2
 800dbe4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dbe8:	e014      	b.n	800dc14 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f000 f9bf 	bl	800df6e <USBD_CtlSendStatus>
      break;
 800dbf0:	e010      	b.n	800dc14 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f000 f9bb 	bl	800df6e <USBD_CtlSendStatus>
      break;
 800dbf8:	e00c      	b.n	800dc14 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800dbfa:	6839      	ldr	r1, [r7, #0]
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 f8eb 	bl	800ddd8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dc02:	4b07      	ldr	r3, [pc, #28]	@ (800dc20 <USBD_SetConfig+0x148>)
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	4619      	mov	r1, r3
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f7ff f8ea 	bl	800cde2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dc0e:	2303      	movs	r3, #3
 800dc10:	73fb      	strb	r3, [r7, #15]
      break;
 800dc12:	bf00      	nop
  }

  return ret;
 800dc14:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	3710      	adds	r7, #16
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}
 800dc1e:	bf00      	nop
 800dc20:	2000130c 	.word	0x2000130c

0800dc24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b082      	sub	sp, #8
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	88db      	ldrh	r3, [r3, #6]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d004      	beq.n	800dc40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dc36:	6839      	ldr	r1, [r7, #0]
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f000 f8cd 	bl	800ddd8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dc3e:	e023      	b.n	800dc88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc46:	b2db      	uxtb	r3, r3
 800dc48:	2b02      	cmp	r3, #2
 800dc4a:	dc02      	bgt.n	800dc52 <USBD_GetConfig+0x2e>
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	dc03      	bgt.n	800dc58 <USBD_GetConfig+0x34>
 800dc50:	e015      	b.n	800dc7e <USBD_GetConfig+0x5a>
 800dc52:	2b03      	cmp	r3, #3
 800dc54:	d00b      	beq.n	800dc6e <USBD_GetConfig+0x4a>
 800dc56:	e012      	b.n	800dc7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	3308      	adds	r3, #8
 800dc62:	2201      	movs	r2, #1
 800dc64:	4619      	mov	r1, r3
 800dc66:	6878      	ldr	r0, [r7, #4]
 800dc68:	f000 f927 	bl	800deba <USBD_CtlSendData>
        break;
 800dc6c:	e00c      	b.n	800dc88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	3304      	adds	r3, #4
 800dc72:	2201      	movs	r2, #1
 800dc74:	4619      	mov	r1, r3
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f000 f91f 	bl	800deba <USBD_CtlSendData>
        break;
 800dc7c:	e004      	b.n	800dc88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dc7e:	6839      	ldr	r1, [r7, #0]
 800dc80:	6878      	ldr	r0, [r7, #4]
 800dc82:	f000 f8a9 	bl	800ddd8 <USBD_CtlError>
        break;
 800dc86:	bf00      	nop
}
 800dc88:	bf00      	nop
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b082      	sub	sp, #8
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	3b01      	subs	r3, #1
 800dca4:	2b02      	cmp	r3, #2
 800dca6:	d81e      	bhi.n	800dce6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	88db      	ldrh	r3, [r3, #6]
 800dcac:	2b02      	cmp	r3, #2
 800dcae:	d004      	beq.n	800dcba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dcb0:	6839      	ldr	r1, [r7, #0]
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f000 f890 	bl	800ddd8 <USBD_CtlError>
        break;
 800dcb8:	e01a      	b.n	800dcf0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2201      	movs	r2, #1
 800dcbe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d005      	beq.n	800dcd6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	68db      	ldr	r3, [r3, #12]
 800dcce:	f043 0202 	orr.w	r2, r3, #2
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	330c      	adds	r3, #12
 800dcda:	2202      	movs	r2, #2
 800dcdc:	4619      	mov	r1, r3
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 f8eb 	bl	800deba <USBD_CtlSendData>
      break;
 800dce4:	e004      	b.n	800dcf0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dce6:	6839      	ldr	r1, [r7, #0]
 800dce8:	6878      	ldr	r0, [r7, #4]
 800dcea:	f000 f875 	bl	800ddd8 <USBD_CtlError>
      break;
 800dcee:	bf00      	nop
  }
}
 800dcf0:	bf00      	nop
 800dcf2:	3708      	adds	r7, #8
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}

0800dcf8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b082      	sub	sp, #8
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
 800dd00:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	885b      	ldrh	r3, [r3, #2]
 800dd06:	2b01      	cmp	r3, #1
 800dd08:	d106      	bne.n	800dd18 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f000 f92b 	bl	800df6e <USBD_CtlSendStatus>
  }
}
 800dd18:	bf00      	nop
 800dd1a:	3708      	adds	r7, #8
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b082      	sub	sp, #8
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd30:	b2db      	uxtb	r3, r3
 800dd32:	3b01      	subs	r3, #1
 800dd34:	2b02      	cmp	r3, #2
 800dd36:	d80b      	bhi.n	800dd50 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	885b      	ldrh	r3, [r3, #2]
 800dd3c:	2b01      	cmp	r3, #1
 800dd3e:	d10c      	bne.n	800dd5a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2200      	movs	r2, #0
 800dd44:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f000 f910 	bl	800df6e <USBD_CtlSendStatus>
      }
      break;
 800dd4e:	e004      	b.n	800dd5a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dd50:	6839      	ldr	r1, [r7, #0]
 800dd52:	6878      	ldr	r0, [r7, #4]
 800dd54:	f000 f840 	bl	800ddd8 <USBD_CtlError>
      break;
 800dd58:	e000      	b.n	800dd5c <USBD_ClrFeature+0x3c>
      break;
 800dd5a:	bf00      	nop
  }
}
 800dd5c:	bf00      	nop
 800dd5e:	3708      	adds	r7, #8
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b084      	sub	sp, #16
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	781a      	ldrb	r2, [r3, #0]
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	3301      	adds	r3, #1
 800dd7e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	781a      	ldrb	r2, [r3, #0]
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dd8e:	68f8      	ldr	r0, [r7, #12]
 800dd90:	f7ff faa9 	bl	800d2e6 <SWAPBYTE>
 800dd94:	4603      	mov	r3, r0
 800dd96:	461a      	mov	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	3301      	adds	r3, #1
 800dda0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	3301      	adds	r3, #1
 800dda6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dda8:	68f8      	ldr	r0, [r7, #12]
 800ddaa:	f7ff fa9c 	bl	800d2e6 <SWAPBYTE>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	3301      	adds	r3, #1
 800ddba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	3301      	adds	r3, #1
 800ddc0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ddc2:	68f8      	ldr	r0, [r7, #12]
 800ddc4:	f7ff fa8f 	bl	800d2e6 <SWAPBYTE>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	461a      	mov	r2, r3
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	80da      	strh	r2, [r3, #6]
}
 800ddd0:	bf00      	nop
 800ddd2:	3710      	adds	r7, #16
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b082      	sub	sp, #8
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dde2:	2180      	movs	r1, #128	@ 0x80
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 faa7 	bl	800e338 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ddea:	2100      	movs	r1, #0
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f000 faa3 	bl	800e338 <USBD_LL_StallEP>
}
 800ddf2:	bf00      	nop
 800ddf4:	3708      	adds	r7, #8
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	bd80      	pop	{r7, pc}

0800ddfa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ddfa:	b580      	push	{r7, lr}
 800ddfc:	b086      	sub	sp, #24
 800ddfe:	af00      	add	r7, sp, #0
 800de00:	60f8      	str	r0, [r7, #12]
 800de02:	60b9      	str	r1, [r7, #8]
 800de04:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800de06:	2300      	movs	r3, #0
 800de08:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d036      	beq.n	800de7e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800de14:	6938      	ldr	r0, [r7, #16]
 800de16:	f000 f836 	bl	800de86 <USBD_GetLen>
 800de1a:	4603      	mov	r3, r0
 800de1c:	3301      	adds	r3, #1
 800de1e:	b29b      	uxth	r3, r3
 800de20:	005b      	lsls	r3, r3, #1
 800de22:	b29a      	uxth	r2, r3
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800de28:	7dfb      	ldrb	r3, [r7, #23]
 800de2a:	68ba      	ldr	r2, [r7, #8]
 800de2c:	4413      	add	r3, r2
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	7812      	ldrb	r2, [r2, #0]
 800de32:	701a      	strb	r2, [r3, #0]
  idx++;
 800de34:	7dfb      	ldrb	r3, [r7, #23]
 800de36:	3301      	adds	r3, #1
 800de38:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800de3a:	7dfb      	ldrb	r3, [r7, #23]
 800de3c:	68ba      	ldr	r2, [r7, #8]
 800de3e:	4413      	add	r3, r2
 800de40:	2203      	movs	r2, #3
 800de42:	701a      	strb	r2, [r3, #0]
  idx++;
 800de44:	7dfb      	ldrb	r3, [r7, #23]
 800de46:	3301      	adds	r3, #1
 800de48:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800de4a:	e013      	b.n	800de74 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800de4c:	7dfb      	ldrb	r3, [r7, #23]
 800de4e:	68ba      	ldr	r2, [r7, #8]
 800de50:	4413      	add	r3, r2
 800de52:	693a      	ldr	r2, [r7, #16]
 800de54:	7812      	ldrb	r2, [r2, #0]
 800de56:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	3301      	adds	r3, #1
 800de5c:	613b      	str	r3, [r7, #16]
    idx++;
 800de5e:	7dfb      	ldrb	r3, [r7, #23]
 800de60:	3301      	adds	r3, #1
 800de62:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800de64:	7dfb      	ldrb	r3, [r7, #23]
 800de66:	68ba      	ldr	r2, [r7, #8]
 800de68:	4413      	add	r3, r2
 800de6a:	2200      	movs	r2, #0
 800de6c:	701a      	strb	r2, [r3, #0]
    idx++;
 800de6e:	7dfb      	ldrb	r3, [r7, #23]
 800de70:	3301      	adds	r3, #1
 800de72:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800de74:	693b      	ldr	r3, [r7, #16]
 800de76:	781b      	ldrb	r3, [r3, #0]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d1e7      	bne.n	800de4c <USBD_GetString+0x52>
 800de7c:	e000      	b.n	800de80 <USBD_GetString+0x86>
    return;
 800de7e:	bf00      	nop
  }
}
 800de80:	3718      	adds	r7, #24
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}

0800de86 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800de86:	b480      	push	{r7}
 800de88:	b085      	sub	sp, #20
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800de8e:	2300      	movs	r3, #0
 800de90:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800de96:	e005      	b.n	800dea4 <USBD_GetLen+0x1e>
  {
    len++;
 800de98:	7bfb      	ldrb	r3, [r7, #15]
 800de9a:	3301      	adds	r3, #1
 800de9c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	3301      	adds	r3, #1
 800dea2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	781b      	ldrb	r3, [r3, #0]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d1f5      	bne.n	800de98 <USBD_GetLen+0x12>
  }

  return len;
 800deac:	7bfb      	ldrb	r3, [r7, #15]
}
 800deae:	4618      	mov	r0, r3
 800deb0:	3714      	adds	r7, #20
 800deb2:	46bd      	mov	sp, r7
 800deb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb8:	4770      	bx	lr

0800deba <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800deba:	b580      	push	{r7, lr}
 800debc:	b084      	sub	sp, #16
 800debe:	af00      	add	r7, sp, #0
 800dec0:	60f8      	str	r0, [r7, #12]
 800dec2:	60b9      	str	r1, [r7, #8]
 800dec4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	2202      	movs	r2, #2
 800deca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	687a      	ldr	r2, [r7, #4]
 800ded2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	687a      	ldr	r2, [r7, #4]
 800ded8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	68ba      	ldr	r2, [r7, #8]
 800dede:	2100      	movs	r1, #0
 800dee0:	68f8      	ldr	r0, [r7, #12]
 800dee2:	f000 fab2 	bl	800e44a <USBD_LL_Transmit>

  return USBD_OK;
 800dee6:	2300      	movs	r3, #0
}
 800dee8:	4618      	mov	r0, r3
 800deea:	3710      	adds	r7, #16
 800deec:	46bd      	mov	sp, r7
 800deee:	bd80      	pop	{r7, pc}

0800def0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800def0:	b580      	push	{r7, lr}
 800def2:	b084      	sub	sp, #16
 800def4:	af00      	add	r7, sp, #0
 800def6:	60f8      	str	r0, [r7, #12]
 800def8:	60b9      	str	r1, [r7, #8]
 800defa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	68ba      	ldr	r2, [r7, #8]
 800df00:	2100      	movs	r1, #0
 800df02:	68f8      	ldr	r0, [r7, #12]
 800df04:	f000 faa1 	bl	800e44a <USBD_LL_Transmit>

  return USBD_OK;
 800df08:	2300      	movs	r3, #0
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3710      	adds	r7, #16
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}

0800df12 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800df12:	b580      	push	{r7, lr}
 800df14:	b084      	sub	sp, #16
 800df16:	af00      	add	r7, sp, #0
 800df18:	60f8      	str	r0, [r7, #12]
 800df1a:	60b9      	str	r1, [r7, #8]
 800df1c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	2203      	movs	r2, #3
 800df22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	68ba      	ldr	r2, [r7, #8]
 800df3a:	2100      	movs	r1, #0
 800df3c:	68f8      	ldr	r0, [r7, #12]
 800df3e:	f000 faa5 	bl	800e48c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df42:	2300      	movs	r3, #0
}
 800df44:	4618      	mov	r0, r3
 800df46:	3710      	adds	r7, #16
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b084      	sub	sp, #16
 800df50:	af00      	add	r7, sp, #0
 800df52:	60f8      	str	r0, [r7, #12]
 800df54:	60b9      	str	r1, [r7, #8]
 800df56:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	68ba      	ldr	r2, [r7, #8]
 800df5c:	2100      	movs	r1, #0
 800df5e:	68f8      	ldr	r0, [r7, #12]
 800df60:	f000 fa94 	bl	800e48c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df64:	2300      	movs	r3, #0
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}

0800df6e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800df6e:	b580      	push	{r7, lr}
 800df70:	b082      	sub	sp, #8
 800df72:	af00      	add	r7, sp, #0
 800df74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2204      	movs	r2, #4
 800df7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800df7e:	2300      	movs	r3, #0
 800df80:	2200      	movs	r2, #0
 800df82:	2100      	movs	r1, #0
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f000 fa60 	bl	800e44a <USBD_LL_Transmit>

  return USBD_OK;
 800df8a:	2300      	movs	r3, #0
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3708      	adds	r7, #8
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b082      	sub	sp, #8
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2205      	movs	r2, #5
 800dfa0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	2100      	movs	r1, #0
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f000 fa6e 	bl	800e48c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dfb0:	2300      	movs	r3, #0
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3708      	adds	r7, #8
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}

0800dfba <HAL_PCDEx_SetTxFiFoInBytes>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 1 */
#if(!STM32F1_DEVICE)
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800dfba:	b580      	push	{r7, lr}
 800dfbc:	b082      	sub	sp, #8
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	70fb      	strb	r3, [r7, #3]
 800dfc6:	4613      	mov	r3, r2
 800dfc8:	803b      	strh	r3, [r7, #0]
	return HAL_PCDEx_SetTxFiFo(hpcd, fifo, (size/4));
 800dfca:	883b      	ldrh	r3, [r7, #0]
 800dfcc:	089b      	lsrs	r3, r3, #2
 800dfce:	b29a      	uxth	r2, r3
 800dfd0:	78fb      	ldrb	r3, [r7, #3]
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f7f8 fab7 	bl	8006548 <HAL_PCDEx_SetTxFiFo>
 800dfda:	4603      	mov	r3, r0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3708      	adds	r7, #8
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <HAL_PCDEx_SetRxFiFoInBytes>:

HAL_StatusTypeDef HAL_PCDEx_SetRxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b082      	sub	sp, #8
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
 800dfec:	460b      	mov	r3, r1
 800dfee:	807b      	strh	r3, [r7, #2]
	return HAL_PCDEx_SetRxFiFo(hpcd, (size/4));
 800dff0:	887b      	ldrh	r3, [r7, #2]
 800dff2:	089b      	lsrs	r3, r3, #2
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	4619      	mov	r1, r3
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f7f8 faec 	bl	80065d6 <HAL_PCDEx_SetRxFiFo>
 800dffe:	4603      	mov	r3, r0
}
 800e000:	4618      	mov	r0, r3
 800e002:	3708      	adds	r7, #8
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}

0800e008 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b082      	sub	sp, #8
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e01c:	4619      	mov	r1, r3
 800e01e:	4610      	mov	r0, r2
 800e020:	f7fe fef7 	bl	800ce12 <USBD_LL_SetupStage>
}
 800e024:	bf00      	nop
 800e026:	3708      	adds	r7, #8
 800e028:	46bd      	mov	sp, r7
 800e02a:	bd80      	pop	{r7, pc}

0800e02c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b082      	sub	sp, #8
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
 800e034:	460b      	mov	r3, r1
 800e036:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e03e:	78fa      	ldrb	r2, [r7, #3]
 800e040:	6879      	ldr	r1, [r7, #4]
 800e042:	4613      	mov	r3, r2
 800e044:	00db      	lsls	r3, r3, #3
 800e046:	4413      	add	r3, r2
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	440b      	add	r3, r1
 800e04c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e050:	681a      	ldr	r2, [r3, #0]
 800e052:	78fb      	ldrb	r3, [r7, #3]
 800e054:	4619      	mov	r1, r3
 800e056:	f7fe ff31 	bl	800cebc <USBD_LL_DataOutStage>
}
 800e05a:	bf00      	nop
 800e05c:	3708      	adds	r7, #8
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}

0800e062 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e062:	b580      	push	{r7, lr}
 800e064:	b082      	sub	sp, #8
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
 800e06a:	460b      	mov	r3, r1
 800e06c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e074:	78fa      	ldrb	r2, [r7, #3]
 800e076:	6879      	ldr	r1, [r7, #4]
 800e078:	4613      	mov	r3, r2
 800e07a:	00db      	lsls	r3, r3, #3
 800e07c:	4413      	add	r3, r2
 800e07e:	009b      	lsls	r3, r3, #2
 800e080:	440b      	add	r3, r1
 800e082:	3320      	adds	r3, #32
 800e084:	681a      	ldr	r2, [r3, #0]
 800e086:	78fb      	ldrb	r3, [r7, #3]
 800e088:	4619      	mov	r1, r3
 800e08a:	f7fe ff7a 	bl	800cf82 <USBD_LL_DataInStage>
}
 800e08e:	bf00      	nop
 800e090:	3708      	adds	r7, #8
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}

0800e096 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e096:	b580      	push	{r7, lr}
 800e098:	b082      	sub	sp, #8
 800e09a:	af00      	add	r7, sp, #0
 800e09c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7ff f889 	bl	800d1bc <USBD_LL_SOF>
}
 800e0aa:	bf00      	nop
 800e0ac:	3708      	adds	r7, #8
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}

0800e0b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0b2:	b580      	push	{r7, lr}
 800e0b4:	b084      	sub	sp, #16
 800e0b6:	af00      	add	r7, sp, #0
 800e0b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_FULL)
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	79db      	ldrb	r3, [r3, #7]
 800e0c2:	2b02      	cmp	r3, #2
 800e0c4:	d102      	bne.n	800e0cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_FULL; 
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	73fb      	strb	r3, [r7, #15]
 800e0ca:	e008      	b.n	800e0de <HAL_PCD_ResetCallback+0x2c>
  }
  #if(!STM32F1_DEVICE)
  else if (hpcd->Init.speed == PCD_SPEED_HIGH)
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	79db      	ldrb	r3, [r3, #7]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d102      	bne.n	800e0da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_HIGH;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	73fb      	strb	r3, [r7, #15]
 800e0d8:	e001      	b.n	800e0de <HAL_PCD_ResetCallback+0x2c>
  }
  #endif
  else
  {
    Error_Handler();
 800e0da:	f7f4 f9c7 	bl	800246c <Error_Handler>
  }
  /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e0e4:	7bfa      	ldrb	r2, [r7, #15]
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f7ff f829 	bl	800d140 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f7fe ffda 	bl	800d0ae <USBD_LL_Reset>
}
 800e0fa:	bf00      	nop
 800e0fc:	3710      	adds	r7, #16
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
	...

0800e104 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b082      	sub	sp, #8
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e112:	4618      	mov	r0, r3
 800e114:	f7ff f824 	bl	800d160 <USBD_LL_Suspend>
#if (!STM32F1_DEVICE)
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	687a      	ldr	r2, [r7, #4]
 800e124:	6812      	ldr	r2, [r2, #0]
 800e126:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e12a:	f043 0301 	orr.w	r3, r3, #1
 800e12e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	7adb      	ldrb	r3, [r3, #11]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d005      	beq.n	800e144 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e138:	4b04      	ldr	r3, [pc, #16]	@ (800e14c <HAL_PCD_SuspendCallback+0x48>)
 800e13a:	691b      	ldr	r3, [r3, #16]
 800e13c:	4a03      	ldr	r2, [pc, #12]	@ (800e14c <HAL_PCD_SuspendCallback+0x48>)
 800e13e:	f043 0306 	orr.w	r3, r3, #6
 800e142:	6113      	str	r3, [r2, #16]
  }
#endif
  /* USER CODE END 2 */
}
 800e144:	bf00      	nop
 800e146:	3708      	adds	r7, #8
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}
 800e14c:	e000ed00 	.word	0xe000ed00

0800e150 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b082      	sub	sp, #8
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e15e:	4618      	mov	r0, r3
 800e160:	f7ff f814 	bl	800d18c <USBD_LL_Resume>
}
 800e164:	bf00      	nop
 800e166:	3708      	adds	r7, #8
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	460b      	mov	r3, r1
 800e176:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e17e:	78fa      	ldrb	r2, [r7, #3]
 800e180:	4611      	mov	r1, r2
 800e182:	4618      	mov	r0, r3
 800e184:	f7ff f862 	bl	800d24c <USBD_LL_IsoOUTIncomplete>
}
 800e188:	bf00      	nop
 800e18a:	3708      	adds	r7, #8
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b082      	sub	sp, #8
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	460b      	mov	r3, r1
 800e19a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1a2:	78fa      	ldrb	r2, [r7, #3]
 800e1a4:	4611      	mov	r1, r2
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	f7ff f82a 	bl	800d200 <USBD_LL_IsoINIncomplete>
}
 800e1ac:	bf00      	nop
 800e1ae:	3708      	adds	r7, #8
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7ff f868 	bl	800d298 <USBD_LL_DevConnected>
}
 800e1c8:	bf00      	nop
 800e1ca:	3708      	adds	r7, #8
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7ff f865 	bl	800d2ae <USBD_LL_DevDisconnected>
}
 800e1e4:	bf00      	nop
 800e1e6:	3708      	adds	r7, #8
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bd80      	pop	{r7, pc}

0800e1ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b082      	sub	sp, #8
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
#else
  /**FULL SPEED USB */
#if (STM32F1_DEVICE) /** for STM32F1 or similar */
  hpcd_USB_OTG_PTR = &hpcd_USB_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
#else
  hpcd_USB_OTG_PTR = &hpcd_USB_OTG_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
 800e1f4:	4b1c      	ldr	r3, [pc, #112]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e1f6:	4a1d      	ldr	r2, [pc, #116]	@ (800e26c <USBD_LL_Init+0x80>)
 800e1f8:	601a      	str	r2, [r3, #0]
#endif

  if (pdev->id == DEVICE_FS)
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	781b      	ldrb	r3, [r3, #0]
 800e1fe:	2b01      	cmp	r3, #1
 800e200:	d12d      	bne.n	800e25e <USBD_LL_Init+0x72>
  {
    /* Link the driver to the stack. */
    hpcd_USB_OTG_PTR->pData = pdev;
 800e202:	4b19      	ldr	r3, [pc, #100]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	f8c3 24e0 	str.w	r2, [r3, #1248]	@ 0x4e0
    pdev->pData = hpcd_USB_OTG_PTR;
 800e20c:	4b16      	ldr	r3, [pc, #88]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e20e:	681a      	ldr	r2, [r3, #0]
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
      pma_track += 8;
    }
#endif
#else /** if HAL_PCDEx_SetRxFiFo() is used by HAL driver */

    HAL_PCDEx_SetRxFiFoInBytes(hpcd_USB_OTG_PTR, 512); // ALL OUT EP Buffer
 800e216:	4b14      	ldr	r3, [pc, #80]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e21e:	4618      	mov	r0, r3
 800e220:	f7ff fee0 	bl	800dfe4 <HAL_PCDEx_SetRxFiFoInBytes>

    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, 0, 64); // EP0 IN
 800e224:	4b10      	ldr	r3, [pc, #64]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2240      	movs	r2, #64	@ 0x40
 800e22a:	2100      	movs	r1, #0
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7ff fec4 	bl	800dfba <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (HID_KEYBOARD_IN_EP & 0x7F), 64);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID_IN_EP & 0x7F), 64);
 800e232:	4b0d      	ldr	r3, [pc, #52]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e234:	6818      	ldr	r0, [r3, #0]
 800e236:	4b0e      	ldr	r3, [pc, #56]	@ (800e270 <USBD_LL_Init+0x84>)
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	2240      	movs	r2, #64	@ 0x40
 800e242:	4619      	mov	r1, r3
 800e244:	f7ff feb9 	bl	800dfba <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_CUSTOM2 == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID2_IN_EP & 0x7F), 64);
 800e248:	4b07      	ldr	r3, [pc, #28]	@ (800e268 <USBD_LL_Init+0x7c>)
 800e24a:	6818      	ldr	r0, [r3, #0]
 800e24c:	4b09      	ldr	r3, [pc, #36]	@ (800e274 <USBD_LL_Init+0x88>)
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e254:	b2db      	uxtb	r3, r3
 800e256:	2240      	movs	r2, #64	@ 0x40
 800e258:	4619      	mov	r1, r3
 800e25a:	f7ff feae 	bl	800dfba <HAL_PCDEx_SetTxFiFoInBytes>
  HAL_PCD_RegisterDataOutStageCallback(hpcd_USB_OTG_PTR, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(hpcd_USB_OTG_PTR, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  return USBD_OK;
 800e25e:	2300      	movs	r3, #0
}
 800e260:	4618      	mov	r0, r3
 800e262:	3708      	adds	r7, #8
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	20001310 	.word	0x20001310
 800e26c:	200007fc 	.word	0x200007fc
 800e270:	2000012e 	.word	0x2000012e
 800e274:	20000206 	.word	0x20000206

0800e278 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b084      	sub	sp, #16
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e280:	2300      	movs	r3, #0
 800e282:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e284:	2300      	movs	r3, #0
 800e286:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e28e:	4618      	mov	r0, r3
 800e290:	f7f7 f893 	bl	80053ba <HAL_PCD_Start>
 800e294:	4603      	mov	r3, r0
 800e296:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e298:	7bfb      	ldrb	r3, [r7, #15]
 800e29a:	4618      	mov	r0, r3
 800e29c:	f000 f918 	bl	800e4d0 <USBD_Get_USB_Status>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3710      	adds	r7, #16
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bd80      	pop	{r7, pc}

0800e2ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e2ae:	b580      	push	{r7, lr}
 800e2b0:	b084      	sub	sp, #16
 800e2b2:	af00      	add	r7, sp, #0
 800e2b4:	6078      	str	r0, [r7, #4]
 800e2b6:	4608      	mov	r0, r1
 800e2b8:	4611      	mov	r1, r2
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	4603      	mov	r3, r0
 800e2be:	70fb      	strb	r3, [r7, #3]
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	70bb      	strb	r3, [r7, #2]
 800e2c4:	4613      	mov	r3, r2
 800e2c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800e2d6:	78bb      	ldrb	r3, [r7, #2]
 800e2d8:	883a      	ldrh	r2, [r7, #0]
 800e2da:	78f9      	ldrb	r1, [r7, #3]
 800e2dc:	f7f7 fd67 	bl	8005dae <HAL_PCD_EP_Open>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e2e4:	7bfb      	ldrb	r3, [r7, #15]
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f000 f8f2 	bl	800e4d0 <USBD_Get_USB_Status>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b084      	sub	sp, #16
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	6078      	str	r0, [r7, #4]
 800e302:	460b      	mov	r3, r1
 800e304:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e306:	2300      	movs	r3, #0
 800e308:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e30a:	2300      	movs	r3, #0
 800e30c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e314:	78fa      	ldrb	r2, [r7, #3]
 800e316:	4611      	mov	r1, r2
 800e318:	4618      	mov	r0, r3
 800e31a:	f7f7 fdb2 	bl	8005e82 <HAL_PCD_EP_Close>
 800e31e:	4603      	mov	r3, r0
 800e320:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e322:	7bfb      	ldrb	r3, [r7, #15]
 800e324:	4618      	mov	r0, r3
 800e326:	f000 f8d3 	bl	800e4d0 <USBD_Get_USB_Status>
 800e32a:	4603      	mov	r3, r0
 800e32c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e32e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e330:	4618      	mov	r0, r3
 800e332:	3710      	adds	r7, #16
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}

0800e338 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b084      	sub	sp, #16
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
 800e340:	460b      	mov	r3, r1
 800e342:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e344:	2300      	movs	r3, #0
 800e346:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e348:	2300      	movs	r3, #0
 800e34a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e352:	78fa      	ldrb	r2, [r7, #3]
 800e354:	4611      	mov	r1, r2
 800e356:	4618      	mov	r0, r3
 800e358:	f7f7 fe52 	bl	8006000 <HAL_PCD_EP_SetStall>
 800e35c:	4603      	mov	r3, r0
 800e35e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e360:	7bfb      	ldrb	r3, [r7, #15]
 800e362:	4618      	mov	r0, r3
 800e364:	f000 f8b4 	bl	800e4d0 <USBD_Get_USB_Status>
 800e368:	4603      	mov	r3, r0
 800e36a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e36c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e36e:	4618      	mov	r0, r3
 800e370:	3710      	adds	r7, #16
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}

0800e376 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e376:	b580      	push	{r7, lr}
 800e378:	b084      	sub	sp, #16
 800e37a:	af00      	add	r7, sp, #0
 800e37c:	6078      	str	r0, [r7, #4]
 800e37e:	460b      	mov	r3, r1
 800e380:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e382:	2300      	movs	r3, #0
 800e384:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e386:	2300      	movs	r3, #0
 800e388:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e390:	78fa      	ldrb	r2, [r7, #3]
 800e392:	4611      	mov	r1, r2
 800e394:	4618      	mov	r0, r3
 800e396:	f7f7 fe96 	bl	80060c6 <HAL_PCD_EP_ClrStall>
 800e39a:	4603      	mov	r3, r0
 800e39c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e39e:	7bfb      	ldrb	r3, [r7, #15]
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f000 f895 	bl	800e4d0 <USBD_Get_USB_Status>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3710      	adds	r7, #16
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e3b4:	b480      	push	{r7}
 800e3b6:	b085      	sub	sp, #20
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
 800e3bc:	460b      	mov	r3, r1
 800e3be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e3c6:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 800e3c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	da0b      	bge.n	800e3e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e3d0:	78fb      	ldrb	r3, [r7, #3]
 800e3d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3d6:	68f9      	ldr	r1, [r7, #12]
 800e3d8:	4613      	mov	r3, r2
 800e3da:	00db      	lsls	r3, r3, #3
 800e3dc:	4413      	add	r3, r2
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	440b      	add	r3, r1
 800e3e2:	3316      	adds	r3, #22
 800e3e4:	781b      	ldrb	r3, [r3, #0]
 800e3e6:	e00b      	b.n	800e400 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e3e8:	78fb      	ldrb	r3, [r7, #3]
 800e3ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e3ee:	68f9      	ldr	r1, [r7, #12]
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	00db      	lsls	r3, r3, #3
 800e3f4:	4413      	add	r3, r2
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	440b      	add	r3, r1
 800e3fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e3fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e400:	4618      	mov	r0, r3
 800e402:	3714      	adds	r7, #20
 800e404:	46bd      	mov	sp, r7
 800e406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40a:	4770      	bx	lr

0800e40c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b084      	sub	sp, #16
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
 800e414:	460b      	mov	r3, r1
 800e416:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e418:	2300      	movs	r3, #0
 800e41a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e41c:	2300      	movs	r3, #0
 800e41e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e426:	78fa      	ldrb	r2, [r7, #3]
 800e428:	4611      	mov	r1, r2
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7f7 fc9b 	bl	8005d66 <HAL_PCD_SetAddress>
 800e430:	4603      	mov	r3, r0
 800e432:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e434:	7bfb      	ldrb	r3, [r7, #15]
 800e436:	4618      	mov	r0, r3
 800e438:	f000 f84a 	bl	800e4d0 <USBD_Get_USB_Status>
 800e43c:	4603      	mov	r3, r0
 800e43e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e440:	7bbb      	ldrb	r3, [r7, #14]
}
 800e442:	4618      	mov	r0, r3
 800e444:	3710      	adds	r7, #16
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}

0800e44a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e44a:	b580      	push	{r7, lr}
 800e44c:	b086      	sub	sp, #24
 800e44e:	af00      	add	r7, sp, #0
 800e450:	60f8      	str	r0, [r7, #12]
 800e452:	607a      	str	r2, [r7, #4]
 800e454:	603b      	str	r3, [r7, #0]
 800e456:	460b      	mov	r3, r1
 800e458:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e45a:	2300      	movs	r3, #0
 800e45c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e45e:	2300      	movs	r3, #0
 800e460:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800e468:	7af9      	ldrb	r1, [r7, #11]
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	687a      	ldr	r2, [r7, #4]
 800e46e:	f7f7 fd8d 	bl	8005f8c <HAL_PCD_EP_Transmit>
 800e472:	4603      	mov	r3, r0
 800e474:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e476:	7dfb      	ldrb	r3, [r7, #23]
 800e478:	4618      	mov	r0, r3
 800e47a:	f000 f829 	bl	800e4d0 <USBD_Get_USB_Status>
 800e47e:	4603      	mov	r3, r0
 800e480:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e482:	7dbb      	ldrb	r3, [r7, #22]
}
 800e484:	4618      	mov	r0, r3
 800e486:	3718      	adds	r7, #24
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b086      	sub	sp, #24
 800e490:	af00      	add	r7, sp, #0
 800e492:	60f8      	str	r0, [r7, #12]
 800e494:	607a      	str	r2, [r7, #4]
 800e496:	603b      	str	r3, [r7, #0]
 800e498:	460b      	mov	r3, r1
 800e49a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e49c:	2300      	movs	r3, #0
 800e49e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800e4aa:	7af9      	ldrb	r1, [r7, #11]
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	687a      	ldr	r2, [r7, #4]
 800e4b0:	f7f7 fd31 	bl	8005f16 <HAL_PCD_EP_Receive>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800e4b8:	7dfb      	ldrb	r3, [r7, #23]
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f000 f808 	bl	800e4d0 <USBD_Get_USB_Status>
 800e4c0:	4603      	mov	r3, r0
 800e4c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e4c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	3718      	adds	r7, #24
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	bd80      	pop	{r7, pc}
	...

0800e4d0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e4d0:	b480      	push	{r7}
 800e4d2:	b085      	sub	sp, #20
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e4da:	2300      	movs	r3, #0
 800e4dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e4de:	79fb      	ldrb	r3, [r7, #7]
 800e4e0:	2b03      	cmp	r3, #3
 800e4e2:	d817      	bhi.n	800e514 <USBD_Get_USB_Status+0x44>
 800e4e4:	a201      	add	r2, pc, #4	@ (adr r2, 800e4ec <USBD_Get_USB_Status+0x1c>)
 800e4e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4ea:	bf00      	nop
 800e4ec:	0800e4fd 	.word	0x0800e4fd
 800e4f0:	0800e503 	.word	0x0800e503
 800e4f4:	0800e509 	.word	0x0800e509
 800e4f8:	0800e50f 	.word	0x0800e50f
  {
  case HAL_OK:
    usb_status = USBD_OK;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	73fb      	strb	r3, [r7, #15]
    break;
 800e500:	e00b      	b.n	800e51a <USBD_Get_USB_Status+0x4a>
  case HAL_ERROR:
    usb_status = USBD_FAIL;
 800e502:	2303      	movs	r3, #3
 800e504:	73fb      	strb	r3, [r7, #15]
    break;
 800e506:	e008      	b.n	800e51a <USBD_Get_USB_Status+0x4a>
  case HAL_BUSY:
    usb_status = USBD_BUSY;
 800e508:	2301      	movs	r3, #1
 800e50a:	73fb      	strb	r3, [r7, #15]
    break;
 800e50c:	e005      	b.n	800e51a <USBD_Get_USB_Status+0x4a>
  case HAL_TIMEOUT:
    usb_status = USBD_FAIL;
 800e50e:	2303      	movs	r3, #3
 800e510:	73fb      	strb	r3, [r7, #15]
    break;
 800e512:	e002      	b.n	800e51a <USBD_Get_USB_Status+0x4a>
  default:
    usb_status = USBD_FAIL;
 800e514:	2303      	movs	r3, #3
 800e516:	73fb      	strb	r3, [r7, #15]
    break;
 800e518:	bf00      	nop
  }
  return usb_status;
 800e51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3714      	adds	r7, #20
 800e520:	46bd      	mov	sp, r7
 800e522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e526:	4770      	bx	lr

0800e528 <sniprintf>:
 800e528:	b40c      	push	{r2, r3}
 800e52a:	b530      	push	{r4, r5, lr}
 800e52c:	4b18      	ldr	r3, [pc, #96]	@ (800e590 <sniprintf+0x68>)
 800e52e:	1e0c      	subs	r4, r1, #0
 800e530:	681d      	ldr	r5, [r3, #0]
 800e532:	b09d      	sub	sp, #116	@ 0x74
 800e534:	da08      	bge.n	800e548 <sniprintf+0x20>
 800e536:	238b      	movs	r3, #139	@ 0x8b
 800e538:	602b      	str	r3, [r5, #0]
 800e53a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e53e:	b01d      	add	sp, #116	@ 0x74
 800e540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e544:	b002      	add	sp, #8
 800e546:	4770      	bx	lr
 800e548:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e54c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e550:	f04f 0300 	mov.w	r3, #0
 800e554:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e556:	bf14      	ite	ne
 800e558:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800e55c:	4623      	moveq	r3, r4
 800e55e:	9304      	str	r3, [sp, #16]
 800e560:	9307      	str	r3, [sp, #28]
 800e562:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e566:	9002      	str	r0, [sp, #8]
 800e568:	9006      	str	r0, [sp, #24]
 800e56a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e56e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e570:	ab21      	add	r3, sp, #132	@ 0x84
 800e572:	a902      	add	r1, sp, #8
 800e574:	4628      	mov	r0, r5
 800e576:	9301      	str	r3, [sp, #4]
 800e578:	f000 f9a2 	bl	800e8c0 <_svfiprintf_r>
 800e57c:	1c43      	adds	r3, r0, #1
 800e57e:	bfbc      	itt	lt
 800e580:	238b      	movlt	r3, #139	@ 0x8b
 800e582:	602b      	strlt	r3, [r5, #0]
 800e584:	2c00      	cmp	r4, #0
 800e586:	d0da      	beq.n	800e53e <sniprintf+0x16>
 800e588:	9b02      	ldr	r3, [sp, #8]
 800e58a:	2200      	movs	r2, #0
 800e58c:	701a      	strb	r2, [r3, #0]
 800e58e:	e7d6      	b.n	800e53e <sniprintf+0x16>
 800e590:	200002e4 	.word	0x200002e4

0800e594 <memset>:
 800e594:	4402      	add	r2, r0
 800e596:	4603      	mov	r3, r0
 800e598:	4293      	cmp	r3, r2
 800e59a:	d100      	bne.n	800e59e <memset+0xa>
 800e59c:	4770      	bx	lr
 800e59e:	f803 1b01 	strb.w	r1, [r3], #1
 800e5a2:	e7f9      	b.n	800e598 <memset+0x4>

0800e5a4 <__errno>:
 800e5a4:	4b01      	ldr	r3, [pc, #4]	@ (800e5ac <__errno+0x8>)
 800e5a6:	6818      	ldr	r0, [r3, #0]
 800e5a8:	4770      	bx	lr
 800e5aa:	bf00      	nop
 800e5ac:	200002e4 	.word	0x200002e4

0800e5b0 <__libc_init_array>:
 800e5b0:	b570      	push	{r4, r5, r6, lr}
 800e5b2:	4d0d      	ldr	r5, [pc, #52]	@ (800e5e8 <__libc_init_array+0x38>)
 800e5b4:	4c0d      	ldr	r4, [pc, #52]	@ (800e5ec <__libc_init_array+0x3c>)
 800e5b6:	1b64      	subs	r4, r4, r5
 800e5b8:	10a4      	asrs	r4, r4, #2
 800e5ba:	2600      	movs	r6, #0
 800e5bc:	42a6      	cmp	r6, r4
 800e5be:	d109      	bne.n	800e5d4 <__libc_init_array+0x24>
 800e5c0:	4d0b      	ldr	r5, [pc, #44]	@ (800e5f0 <__libc_init_array+0x40>)
 800e5c2:	4c0c      	ldr	r4, [pc, #48]	@ (800e5f4 <__libc_init_array+0x44>)
 800e5c4:	f000 fc64 	bl	800ee90 <_init>
 800e5c8:	1b64      	subs	r4, r4, r5
 800e5ca:	10a4      	asrs	r4, r4, #2
 800e5cc:	2600      	movs	r6, #0
 800e5ce:	42a6      	cmp	r6, r4
 800e5d0:	d105      	bne.n	800e5de <__libc_init_array+0x2e>
 800e5d2:	bd70      	pop	{r4, r5, r6, pc}
 800e5d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5d8:	4798      	blx	r3
 800e5da:	3601      	adds	r6, #1
 800e5dc:	e7ee      	b.n	800e5bc <__libc_init_array+0xc>
 800e5de:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5e2:	4798      	blx	r3
 800e5e4:	3601      	adds	r6, #1
 800e5e6:	e7f2      	b.n	800e5ce <__libc_init_array+0x1e>
 800e5e8:	0800ef98 	.word	0x0800ef98
 800e5ec:	0800ef98 	.word	0x0800ef98
 800e5f0:	0800ef98 	.word	0x0800ef98
 800e5f4:	0800ef9c 	.word	0x0800ef9c

0800e5f8 <__retarget_lock_acquire_recursive>:
 800e5f8:	4770      	bx	lr

0800e5fa <__retarget_lock_release_recursive>:
 800e5fa:	4770      	bx	lr

0800e5fc <memcpy>:
 800e5fc:	440a      	add	r2, r1
 800e5fe:	4291      	cmp	r1, r2
 800e600:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e604:	d100      	bne.n	800e608 <memcpy+0xc>
 800e606:	4770      	bx	lr
 800e608:	b510      	push	{r4, lr}
 800e60a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e60e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e612:	4291      	cmp	r1, r2
 800e614:	d1f9      	bne.n	800e60a <memcpy+0xe>
 800e616:	bd10      	pop	{r4, pc}

0800e618 <_free_r>:
 800e618:	b538      	push	{r3, r4, r5, lr}
 800e61a:	4605      	mov	r5, r0
 800e61c:	2900      	cmp	r1, #0
 800e61e:	d041      	beq.n	800e6a4 <_free_r+0x8c>
 800e620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e624:	1f0c      	subs	r4, r1, #4
 800e626:	2b00      	cmp	r3, #0
 800e628:	bfb8      	it	lt
 800e62a:	18e4      	addlt	r4, r4, r3
 800e62c:	f000 f8e0 	bl	800e7f0 <__malloc_lock>
 800e630:	4a1d      	ldr	r2, [pc, #116]	@ (800e6a8 <_free_r+0x90>)
 800e632:	6813      	ldr	r3, [r2, #0]
 800e634:	b933      	cbnz	r3, 800e644 <_free_r+0x2c>
 800e636:	6063      	str	r3, [r4, #4]
 800e638:	6014      	str	r4, [r2, #0]
 800e63a:	4628      	mov	r0, r5
 800e63c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e640:	f000 b8dc 	b.w	800e7fc <__malloc_unlock>
 800e644:	42a3      	cmp	r3, r4
 800e646:	d908      	bls.n	800e65a <_free_r+0x42>
 800e648:	6820      	ldr	r0, [r4, #0]
 800e64a:	1821      	adds	r1, r4, r0
 800e64c:	428b      	cmp	r3, r1
 800e64e:	bf01      	itttt	eq
 800e650:	6819      	ldreq	r1, [r3, #0]
 800e652:	685b      	ldreq	r3, [r3, #4]
 800e654:	1809      	addeq	r1, r1, r0
 800e656:	6021      	streq	r1, [r4, #0]
 800e658:	e7ed      	b.n	800e636 <_free_r+0x1e>
 800e65a:	461a      	mov	r2, r3
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	b10b      	cbz	r3, 800e664 <_free_r+0x4c>
 800e660:	42a3      	cmp	r3, r4
 800e662:	d9fa      	bls.n	800e65a <_free_r+0x42>
 800e664:	6811      	ldr	r1, [r2, #0]
 800e666:	1850      	adds	r0, r2, r1
 800e668:	42a0      	cmp	r0, r4
 800e66a:	d10b      	bne.n	800e684 <_free_r+0x6c>
 800e66c:	6820      	ldr	r0, [r4, #0]
 800e66e:	4401      	add	r1, r0
 800e670:	1850      	adds	r0, r2, r1
 800e672:	4283      	cmp	r3, r0
 800e674:	6011      	str	r1, [r2, #0]
 800e676:	d1e0      	bne.n	800e63a <_free_r+0x22>
 800e678:	6818      	ldr	r0, [r3, #0]
 800e67a:	685b      	ldr	r3, [r3, #4]
 800e67c:	6053      	str	r3, [r2, #4]
 800e67e:	4408      	add	r0, r1
 800e680:	6010      	str	r0, [r2, #0]
 800e682:	e7da      	b.n	800e63a <_free_r+0x22>
 800e684:	d902      	bls.n	800e68c <_free_r+0x74>
 800e686:	230c      	movs	r3, #12
 800e688:	602b      	str	r3, [r5, #0]
 800e68a:	e7d6      	b.n	800e63a <_free_r+0x22>
 800e68c:	6820      	ldr	r0, [r4, #0]
 800e68e:	1821      	adds	r1, r4, r0
 800e690:	428b      	cmp	r3, r1
 800e692:	bf04      	itt	eq
 800e694:	6819      	ldreq	r1, [r3, #0]
 800e696:	685b      	ldreq	r3, [r3, #4]
 800e698:	6063      	str	r3, [r4, #4]
 800e69a:	bf04      	itt	eq
 800e69c:	1809      	addeq	r1, r1, r0
 800e69e:	6021      	streq	r1, [r4, #0]
 800e6a0:	6054      	str	r4, [r2, #4]
 800e6a2:	e7ca      	b.n	800e63a <_free_r+0x22>
 800e6a4:	bd38      	pop	{r3, r4, r5, pc}
 800e6a6:	bf00      	nop
 800e6a8:	20001458 	.word	0x20001458

0800e6ac <sbrk_aligned>:
 800e6ac:	b570      	push	{r4, r5, r6, lr}
 800e6ae:	4e0f      	ldr	r6, [pc, #60]	@ (800e6ec <sbrk_aligned+0x40>)
 800e6b0:	460c      	mov	r4, r1
 800e6b2:	6831      	ldr	r1, [r6, #0]
 800e6b4:	4605      	mov	r5, r0
 800e6b6:	b911      	cbnz	r1, 800e6be <sbrk_aligned+0x12>
 800e6b8:	f000 fba4 	bl	800ee04 <_sbrk_r>
 800e6bc:	6030      	str	r0, [r6, #0]
 800e6be:	4621      	mov	r1, r4
 800e6c0:	4628      	mov	r0, r5
 800e6c2:	f000 fb9f 	bl	800ee04 <_sbrk_r>
 800e6c6:	1c43      	adds	r3, r0, #1
 800e6c8:	d103      	bne.n	800e6d2 <sbrk_aligned+0x26>
 800e6ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e6ce:	4620      	mov	r0, r4
 800e6d0:	bd70      	pop	{r4, r5, r6, pc}
 800e6d2:	1cc4      	adds	r4, r0, #3
 800e6d4:	f024 0403 	bic.w	r4, r4, #3
 800e6d8:	42a0      	cmp	r0, r4
 800e6da:	d0f8      	beq.n	800e6ce <sbrk_aligned+0x22>
 800e6dc:	1a21      	subs	r1, r4, r0
 800e6de:	4628      	mov	r0, r5
 800e6e0:	f000 fb90 	bl	800ee04 <_sbrk_r>
 800e6e4:	3001      	adds	r0, #1
 800e6e6:	d1f2      	bne.n	800e6ce <sbrk_aligned+0x22>
 800e6e8:	e7ef      	b.n	800e6ca <sbrk_aligned+0x1e>
 800e6ea:	bf00      	nop
 800e6ec:	20001454 	.word	0x20001454

0800e6f0 <_malloc_r>:
 800e6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6f4:	1ccd      	adds	r5, r1, #3
 800e6f6:	f025 0503 	bic.w	r5, r5, #3
 800e6fa:	3508      	adds	r5, #8
 800e6fc:	2d0c      	cmp	r5, #12
 800e6fe:	bf38      	it	cc
 800e700:	250c      	movcc	r5, #12
 800e702:	2d00      	cmp	r5, #0
 800e704:	4606      	mov	r6, r0
 800e706:	db01      	blt.n	800e70c <_malloc_r+0x1c>
 800e708:	42a9      	cmp	r1, r5
 800e70a:	d904      	bls.n	800e716 <_malloc_r+0x26>
 800e70c:	230c      	movs	r3, #12
 800e70e:	6033      	str	r3, [r6, #0]
 800e710:	2000      	movs	r0, #0
 800e712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e716:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e7ec <_malloc_r+0xfc>
 800e71a:	f000 f869 	bl	800e7f0 <__malloc_lock>
 800e71e:	f8d8 3000 	ldr.w	r3, [r8]
 800e722:	461c      	mov	r4, r3
 800e724:	bb44      	cbnz	r4, 800e778 <_malloc_r+0x88>
 800e726:	4629      	mov	r1, r5
 800e728:	4630      	mov	r0, r6
 800e72a:	f7ff ffbf 	bl	800e6ac <sbrk_aligned>
 800e72e:	1c43      	adds	r3, r0, #1
 800e730:	4604      	mov	r4, r0
 800e732:	d158      	bne.n	800e7e6 <_malloc_r+0xf6>
 800e734:	f8d8 4000 	ldr.w	r4, [r8]
 800e738:	4627      	mov	r7, r4
 800e73a:	2f00      	cmp	r7, #0
 800e73c:	d143      	bne.n	800e7c6 <_malloc_r+0xd6>
 800e73e:	2c00      	cmp	r4, #0
 800e740:	d04b      	beq.n	800e7da <_malloc_r+0xea>
 800e742:	6823      	ldr	r3, [r4, #0]
 800e744:	4639      	mov	r1, r7
 800e746:	4630      	mov	r0, r6
 800e748:	eb04 0903 	add.w	r9, r4, r3
 800e74c:	f000 fb5a 	bl	800ee04 <_sbrk_r>
 800e750:	4581      	cmp	r9, r0
 800e752:	d142      	bne.n	800e7da <_malloc_r+0xea>
 800e754:	6821      	ldr	r1, [r4, #0]
 800e756:	1a6d      	subs	r5, r5, r1
 800e758:	4629      	mov	r1, r5
 800e75a:	4630      	mov	r0, r6
 800e75c:	f7ff ffa6 	bl	800e6ac <sbrk_aligned>
 800e760:	3001      	adds	r0, #1
 800e762:	d03a      	beq.n	800e7da <_malloc_r+0xea>
 800e764:	6823      	ldr	r3, [r4, #0]
 800e766:	442b      	add	r3, r5
 800e768:	6023      	str	r3, [r4, #0]
 800e76a:	f8d8 3000 	ldr.w	r3, [r8]
 800e76e:	685a      	ldr	r2, [r3, #4]
 800e770:	bb62      	cbnz	r2, 800e7cc <_malloc_r+0xdc>
 800e772:	f8c8 7000 	str.w	r7, [r8]
 800e776:	e00f      	b.n	800e798 <_malloc_r+0xa8>
 800e778:	6822      	ldr	r2, [r4, #0]
 800e77a:	1b52      	subs	r2, r2, r5
 800e77c:	d420      	bmi.n	800e7c0 <_malloc_r+0xd0>
 800e77e:	2a0b      	cmp	r2, #11
 800e780:	d917      	bls.n	800e7b2 <_malloc_r+0xc2>
 800e782:	1961      	adds	r1, r4, r5
 800e784:	42a3      	cmp	r3, r4
 800e786:	6025      	str	r5, [r4, #0]
 800e788:	bf18      	it	ne
 800e78a:	6059      	strne	r1, [r3, #4]
 800e78c:	6863      	ldr	r3, [r4, #4]
 800e78e:	bf08      	it	eq
 800e790:	f8c8 1000 	streq.w	r1, [r8]
 800e794:	5162      	str	r2, [r4, r5]
 800e796:	604b      	str	r3, [r1, #4]
 800e798:	4630      	mov	r0, r6
 800e79a:	f000 f82f 	bl	800e7fc <__malloc_unlock>
 800e79e:	f104 000b 	add.w	r0, r4, #11
 800e7a2:	1d23      	adds	r3, r4, #4
 800e7a4:	f020 0007 	bic.w	r0, r0, #7
 800e7a8:	1ac2      	subs	r2, r0, r3
 800e7aa:	bf1c      	itt	ne
 800e7ac:	1a1b      	subne	r3, r3, r0
 800e7ae:	50a3      	strne	r3, [r4, r2]
 800e7b0:	e7af      	b.n	800e712 <_malloc_r+0x22>
 800e7b2:	6862      	ldr	r2, [r4, #4]
 800e7b4:	42a3      	cmp	r3, r4
 800e7b6:	bf0c      	ite	eq
 800e7b8:	f8c8 2000 	streq.w	r2, [r8]
 800e7bc:	605a      	strne	r2, [r3, #4]
 800e7be:	e7eb      	b.n	800e798 <_malloc_r+0xa8>
 800e7c0:	4623      	mov	r3, r4
 800e7c2:	6864      	ldr	r4, [r4, #4]
 800e7c4:	e7ae      	b.n	800e724 <_malloc_r+0x34>
 800e7c6:	463c      	mov	r4, r7
 800e7c8:	687f      	ldr	r7, [r7, #4]
 800e7ca:	e7b6      	b.n	800e73a <_malloc_r+0x4a>
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	685b      	ldr	r3, [r3, #4]
 800e7d0:	42a3      	cmp	r3, r4
 800e7d2:	d1fb      	bne.n	800e7cc <_malloc_r+0xdc>
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	6053      	str	r3, [r2, #4]
 800e7d8:	e7de      	b.n	800e798 <_malloc_r+0xa8>
 800e7da:	230c      	movs	r3, #12
 800e7dc:	6033      	str	r3, [r6, #0]
 800e7de:	4630      	mov	r0, r6
 800e7e0:	f000 f80c 	bl	800e7fc <__malloc_unlock>
 800e7e4:	e794      	b.n	800e710 <_malloc_r+0x20>
 800e7e6:	6005      	str	r5, [r0, #0]
 800e7e8:	e7d6      	b.n	800e798 <_malloc_r+0xa8>
 800e7ea:	bf00      	nop
 800e7ec:	20001458 	.word	0x20001458

0800e7f0 <__malloc_lock>:
 800e7f0:	4801      	ldr	r0, [pc, #4]	@ (800e7f8 <__malloc_lock+0x8>)
 800e7f2:	f7ff bf01 	b.w	800e5f8 <__retarget_lock_acquire_recursive>
 800e7f6:	bf00      	nop
 800e7f8:	20001450 	.word	0x20001450

0800e7fc <__malloc_unlock>:
 800e7fc:	4801      	ldr	r0, [pc, #4]	@ (800e804 <__malloc_unlock+0x8>)
 800e7fe:	f7ff befc 	b.w	800e5fa <__retarget_lock_release_recursive>
 800e802:	bf00      	nop
 800e804:	20001450 	.word	0x20001450

0800e808 <__ssputs_r>:
 800e808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e80c:	688e      	ldr	r6, [r1, #8]
 800e80e:	461f      	mov	r7, r3
 800e810:	42be      	cmp	r6, r7
 800e812:	680b      	ldr	r3, [r1, #0]
 800e814:	4682      	mov	sl, r0
 800e816:	460c      	mov	r4, r1
 800e818:	4690      	mov	r8, r2
 800e81a:	d82d      	bhi.n	800e878 <__ssputs_r+0x70>
 800e81c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e820:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e824:	d026      	beq.n	800e874 <__ssputs_r+0x6c>
 800e826:	6965      	ldr	r5, [r4, #20]
 800e828:	6909      	ldr	r1, [r1, #16]
 800e82a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e82e:	eba3 0901 	sub.w	r9, r3, r1
 800e832:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e836:	1c7b      	adds	r3, r7, #1
 800e838:	444b      	add	r3, r9
 800e83a:	106d      	asrs	r5, r5, #1
 800e83c:	429d      	cmp	r5, r3
 800e83e:	bf38      	it	cc
 800e840:	461d      	movcc	r5, r3
 800e842:	0553      	lsls	r3, r2, #21
 800e844:	d527      	bpl.n	800e896 <__ssputs_r+0x8e>
 800e846:	4629      	mov	r1, r5
 800e848:	f7ff ff52 	bl	800e6f0 <_malloc_r>
 800e84c:	4606      	mov	r6, r0
 800e84e:	b360      	cbz	r0, 800e8aa <__ssputs_r+0xa2>
 800e850:	6921      	ldr	r1, [r4, #16]
 800e852:	464a      	mov	r2, r9
 800e854:	f7ff fed2 	bl	800e5fc <memcpy>
 800e858:	89a3      	ldrh	r3, [r4, #12]
 800e85a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e85e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e862:	81a3      	strh	r3, [r4, #12]
 800e864:	6126      	str	r6, [r4, #16]
 800e866:	6165      	str	r5, [r4, #20]
 800e868:	444e      	add	r6, r9
 800e86a:	eba5 0509 	sub.w	r5, r5, r9
 800e86e:	6026      	str	r6, [r4, #0]
 800e870:	60a5      	str	r5, [r4, #8]
 800e872:	463e      	mov	r6, r7
 800e874:	42be      	cmp	r6, r7
 800e876:	d900      	bls.n	800e87a <__ssputs_r+0x72>
 800e878:	463e      	mov	r6, r7
 800e87a:	6820      	ldr	r0, [r4, #0]
 800e87c:	4632      	mov	r2, r6
 800e87e:	4641      	mov	r1, r8
 800e880:	f000 faa6 	bl	800edd0 <memmove>
 800e884:	68a3      	ldr	r3, [r4, #8]
 800e886:	1b9b      	subs	r3, r3, r6
 800e888:	60a3      	str	r3, [r4, #8]
 800e88a:	6823      	ldr	r3, [r4, #0]
 800e88c:	4433      	add	r3, r6
 800e88e:	6023      	str	r3, [r4, #0]
 800e890:	2000      	movs	r0, #0
 800e892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e896:	462a      	mov	r2, r5
 800e898:	f000 fac4 	bl	800ee24 <_realloc_r>
 800e89c:	4606      	mov	r6, r0
 800e89e:	2800      	cmp	r0, #0
 800e8a0:	d1e0      	bne.n	800e864 <__ssputs_r+0x5c>
 800e8a2:	6921      	ldr	r1, [r4, #16]
 800e8a4:	4650      	mov	r0, sl
 800e8a6:	f7ff feb7 	bl	800e618 <_free_r>
 800e8aa:	230c      	movs	r3, #12
 800e8ac:	f8ca 3000 	str.w	r3, [sl]
 800e8b0:	89a3      	ldrh	r3, [r4, #12]
 800e8b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8b6:	81a3      	strh	r3, [r4, #12]
 800e8b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8bc:	e7e9      	b.n	800e892 <__ssputs_r+0x8a>
	...

0800e8c0 <_svfiprintf_r>:
 800e8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8c4:	4698      	mov	r8, r3
 800e8c6:	898b      	ldrh	r3, [r1, #12]
 800e8c8:	061b      	lsls	r3, r3, #24
 800e8ca:	b09d      	sub	sp, #116	@ 0x74
 800e8cc:	4607      	mov	r7, r0
 800e8ce:	460d      	mov	r5, r1
 800e8d0:	4614      	mov	r4, r2
 800e8d2:	d510      	bpl.n	800e8f6 <_svfiprintf_r+0x36>
 800e8d4:	690b      	ldr	r3, [r1, #16]
 800e8d6:	b973      	cbnz	r3, 800e8f6 <_svfiprintf_r+0x36>
 800e8d8:	2140      	movs	r1, #64	@ 0x40
 800e8da:	f7ff ff09 	bl	800e6f0 <_malloc_r>
 800e8de:	6028      	str	r0, [r5, #0]
 800e8e0:	6128      	str	r0, [r5, #16]
 800e8e2:	b930      	cbnz	r0, 800e8f2 <_svfiprintf_r+0x32>
 800e8e4:	230c      	movs	r3, #12
 800e8e6:	603b      	str	r3, [r7, #0]
 800e8e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8ec:	b01d      	add	sp, #116	@ 0x74
 800e8ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8f2:	2340      	movs	r3, #64	@ 0x40
 800e8f4:	616b      	str	r3, [r5, #20]
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8fa:	2320      	movs	r3, #32
 800e8fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e900:	f8cd 800c 	str.w	r8, [sp, #12]
 800e904:	2330      	movs	r3, #48	@ 0x30
 800e906:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eaa4 <_svfiprintf_r+0x1e4>
 800e90a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e90e:	f04f 0901 	mov.w	r9, #1
 800e912:	4623      	mov	r3, r4
 800e914:	469a      	mov	sl, r3
 800e916:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e91a:	b10a      	cbz	r2, 800e920 <_svfiprintf_r+0x60>
 800e91c:	2a25      	cmp	r2, #37	@ 0x25
 800e91e:	d1f9      	bne.n	800e914 <_svfiprintf_r+0x54>
 800e920:	ebba 0b04 	subs.w	fp, sl, r4
 800e924:	d00b      	beq.n	800e93e <_svfiprintf_r+0x7e>
 800e926:	465b      	mov	r3, fp
 800e928:	4622      	mov	r2, r4
 800e92a:	4629      	mov	r1, r5
 800e92c:	4638      	mov	r0, r7
 800e92e:	f7ff ff6b 	bl	800e808 <__ssputs_r>
 800e932:	3001      	adds	r0, #1
 800e934:	f000 80a7 	beq.w	800ea86 <_svfiprintf_r+0x1c6>
 800e938:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e93a:	445a      	add	r2, fp
 800e93c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e93e:	f89a 3000 	ldrb.w	r3, [sl]
 800e942:	2b00      	cmp	r3, #0
 800e944:	f000 809f 	beq.w	800ea86 <_svfiprintf_r+0x1c6>
 800e948:	2300      	movs	r3, #0
 800e94a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e94e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e952:	f10a 0a01 	add.w	sl, sl, #1
 800e956:	9304      	str	r3, [sp, #16]
 800e958:	9307      	str	r3, [sp, #28]
 800e95a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e95e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e960:	4654      	mov	r4, sl
 800e962:	2205      	movs	r2, #5
 800e964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e968:	484e      	ldr	r0, [pc, #312]	@ (800eaa4 <_svfiprintf_r+0x1e4>)
 800e96a:	f7f1 fc31 	bl	80001d0 <memchr>
 800e96e:	9a04      	ldr	r2, [sp, #16]
 800e970:	b9d8      	cbnz	r0, 800e9aa <_svfiprintf_r+0xea>
 800e972:	06d0      	lsls	r0, r2, #27
 800e974:	bf44      	itt	mi
 800e976:	2320      	movmi	r3, #32
 800e978:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e97c:	0711      	lsls	r1, r2, #28
 800e97e:	bf44      	itt	mi
 800e980:	232b      	movmi	r3, #43	@ 0x2b
 800e982:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e986:	f89a 3000 	ldrb.w	r3, [sl]
 800e98a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e98c:	d015      	beq.n	800e9ba <_svfiprintf_r+0xfa>
 800e98e:	9a07      	ldr	r2, [sp, #28]
 800e990:	4654      	mov	r4, sl
 800e992:	2000      	movs	r0, #0
 800e994:	f04f 0c0a 	mov.w	ip, #10
 800e998:	4621      	mov	r1, r4
 800e99a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e99e:	3b30      	subs	r3, #48	@ 0x30
 800e9a0:	2b09      	cmp	r3, #9
 800e9a2:	d94b      	bls.n	800ea3c <_svfiprintf_r+0x17c>
 800e9a4:	b1b0      	cbz	r0, 800e9d4 <_svfiprintf_r+0x114>
 800e9a6:	9207      	str	r2, [sp, #28]
 800e9a8:	e014      	b.n	800e9d4 <_svfiprintf_r+0x114>
 800e9aa:	eba0 0308 	sub.w	r3, r0, r8
 800e9ae:	fa09 f303 	lsl.w	r3, r9, r3
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	9304      	str	r3, [sp, #16]
 800e9b6:	46a2      	mov	sl, r4
 800e9b8:	e7d2      	b.n	800e960 <_svfiprintf_r+0xa0>
 800e9ba:	9b03      	ldr	r3, [sp, #12]
 800e9bc:	1d19      	adds	r1, r3, #4
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	9103      	str	r1, [sp, #12]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	bfbb      	ittet	lt
 800e9c6:	425b      	neglt	r3, r3
 800e9c8:	f042 0202 	orrlt.w	r2, r2, #2
 800e9cc:	9307      	strge	r3, [sp, #28]
 800e9ce:	9307      	strlt	r3, [sp, #28]
 800e9d0:	bfb8      	it	lt
 800e9d2:	9204      	strlt	r2, [sp, #16]
 800e9d4:	7823      	ldrb	r3, [r4, #0]
 800e9d6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9d8:	d10a      	bne.n	800e9f0 <_svfiprintf_r+0x130>
 800e9da:	7863      	ldrb	r3, [r4, #1]
 800e9dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9de:	d132      	bne.n	800ea46 <_svfiprintf_r+0x186>
 800e9e0:	9b03      	ldr	r3, [sp, #12]
 800e9e2:	1d1a      	adds	r2, r3, #4
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	9203      	str	r2, [sp, #12]
 800e9e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e9ec:	3402      	adds	r4, #2
 800e9ee:	9305      	str	r3, [sp, #20]
 800e9f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eab4 <_svfiprintf_r+0x1f4>
 800e9f4:	7821      	ldrb	r1, [r4, #0]
 800e9f6:	2203      	movs	r2, #3
 800e9f8:	4650      	mov	r0, sl
 800e9fa:	f7f1 fbe9 	bl	80001d0 <memchr>
 800e9fe:	b138      	cbz	r0, 800ea10 <_svfiprintf_r+0x150>
 800ea00:	9b04      	ldr	r3, [sp, #16]
 800ea02:	eba0 000a 	sub.w	r0, r0, sl
 800ea06:	2240      	movs	r2, #64	@ 0x40
 800ea08:	4082      	lsls	r2, r0
 800ea0a:	4313      	orrs	r3, r2
 800ea0c:	3401      	adds	r4, #1
 800ea0e:	9304      	str	r3, [sp, #16]
 800ea10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea14:	4824      	ldr	r0, [pc, #144]	@ (800eaa8 <_svfiprintf_r+0x1e8>)
 800ea16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ea1a:	2206      	movs	r2, #6
 800ea1c:	f7f1 fbd8 	bl	80001d0 <memchr>
 800ea20:	2800      	cmp	r0, #0
 800ea22:	d036      	beq.n	800ea92 <_svfiprintf_r+0x1d2>
 800ea24:	4b21      	ldr	r3, [pc, #132]	@ (800eaac <_svfiprintf_r+0x1ec>)
 800ea26:	bb1b      	cbnz	r3, 800ea70 <_svfiprintf_r+0x1b0>
 800ea28:	9b03      	ldr	r3, [sp, #12]
 800ea2a:	3307      	adds	r3, #7
 800ea2c:	f023 0307 	bic.w	r3, r3, #7
 800ea30:	3308      	adds	r3, #8
 800ea32:	9303      	str	r3, [sp, #12]
 800ea34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea36:	4433      	add	r3, r6
 800ea38:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3a:	e76a      	b.n	800e912 <_svfiprintf_r+0x52>
 800ea3c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea40:	460c      	mov	r4, r1
 800ea42:	2001      	movs	r0, #1
 800ea44:	e7a8      	b.n	800e998 <_svfiprintf_r+0xd8>
 800ea46:	2300      	movs	r3, #0
 800ea48:	3401      	adds	r4, #1
 800ea4a:	9305      	str	r3, [sp, #20]
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	f04f 0c0a 	mov.w	ip, #10
 800ea52:	4620      	mov	r0, r4
 800ea54:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea58:	3a30      	subs	r2, #48	@ 0x30
 800ea5a:	2a09      	cmp	r2, #9
 800ea5c:	d903      	bls.n	800ea66 <_svfiprintf_r+0x1a6>
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d0c6      	beq.n	800e9f0 <_svfiprintf_r+0x130>
 800ea62:	9105      	str	r1, [sp, #20]
 800ea64:	e7c4      	b.n	800e9f0 <_svfiprintf_r+0x130>
 800ea66:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea6a:	4604      	mov	r4, r0
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	e7f0      	b.n	800ea52 <_svfiprintf_r+0x192>
 800ea70:	ab03      	add	r3, sp, #12
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	462a      	mov	r2, r5
 800ea76:	4b0e      	ldr	r3, [pc, #56]	@ (800eab0 <_svfiprintf_r+0x1f0>)
 800ea78:	a904      	add	r1, sp, #16
 800ea7a:	4638      	mov	r0, r7
 800ea7c:	f3af 8000 	nop.w
 800ea80:	1c42      	adds	r2, r0, #1
 800ea82:	4606      	mov	r6, r0
 800ea84:	d1d6      	bne.n	800ea34 <_svfiprintf_r+0x174>
 800ea86:	89ab      	ldrh	r3, [r5, #12]
 800ea88:	065b      	lsls	r3, r3, #25
 800ea8a:	f53f af2d 	bmi.w	800e8e8 <_svfiprintf_r+0x28>
 800ea8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea90:	e72c      	b.n	800e8ec <_svfiprintf_r+0x2c>
 800ea92:	ab03      	add	r3, sp, #12
 800ea94:	9300      	str	r3, [sp, #0]
 800ea96:	462a      	mov	r2, r5
 800ea98:	4b05      	ldr	r3, [pc, #20]	@ (800eab0 <_svfiprintf_r+0x1f0>)
 800ea9a:	a904      	add	r1, sp, #16
 800ea9c:	4638      	mov	r0, r7
 800ea9e:	f000 f879 	bl	800eb94 <_printf_i>
 800eaa2:	e7ed      	b.n	800ea80 <_svfiprintf_r+0x1c0>
 800eaa4:	0800ef5c 	.word	0x0800ef5c
 800eaa8:	0800ef66 	.word	0x0800ef66
 800eaac:	00000000 	.word	0x00000000
 800eab0:	0800e809 	.word	0x0800e809
 800eab4:	0800ef62 	.word	0x0800ef62

0800eab8 <_printf_common>:
 800eab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eabc:	4616      	mov	r6, r2
 800eabe:	4698      	mov	r8, r3
 800eac0:	688a      	ldr	r2, [r1, #8]
 800eac2:	690b      	ldr	r3, [r1, #16]
 800eac4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eac8:	4293      	cmp	r3, r2
 800eaca:	bfb8      	it	lt
 800eacc:	4613      	movlt	r3, r2
 800eace:	6033      	str	r3, [r6, #0]
 800ead0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ead4:	4607      	mov	r7, r0
 800ead6:	460c      	mov	r4, r1
 800ead8:	b10a      	cbz	r2, 800eade <_printf_common+0x26>
 800eada:	3301      	adds	r3, #1
 800eadc:	6033      	str	r3, [r6, #0]
 800eade:	6823      	ldr	r3, [r4, #0]
 800eae0:	0699      	lsls	r1, r3, #26
 800eae2:	bf42      	ittt	mi
 800eae4:	6833      	ldrmi	r3, [r6, #0]
 800eae6:	3302      	addmi	r3, #2
 800eae8:	6033      	strmi	r3, [r6, #0]
 800eaea:	6825      	ldr	r5, [r4, #0]
 800eaec:	f015 0506 	ands.w	r5, r5, #6
 800eaf0:	d106      	bne.n	800eb00 <_printf_common+0x48>
 800eaf2:	f104 0a19 	add.w	sl, r4, #25
 800eaf6:	68e3      	ldr	r3, [r4, #12]
 800eaf8:	6832      	ldr	r2, [r6, #0]
 800eafa:	1a9b      	subs	r3, r3, r2
 800eafc:	42ab      	cmp	r3, r5
 800eafe:	dc26      	bgt.n	800eb4e <_printf_common+0x96>
 800eb00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800eb04:	6822      	ldr	r2, [r4, #0]
 800eb06:	3b00      	subs	r3, #0
 800eb08:	bf18      	it	ne
 800eb0a:	2301      	movne	r3, #1
 800eb0c:	0692      	lsls	r2, r2, #26
 800eb0e:	d42b      	bmi.n	800eb68 <_printf_common+0xb0>
 800eb10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800eb14:	4641      	mov	r1, r8
 800eb16:	4638      	mov	r0, r7
 800eb18:	47c8      	blx	r9
 800eb1a:	3001      	adds	r0, #1
 800eb1c:	d01e      	beq.n	800eb5c <_printf_common+0xa4>
 800eb1e:	6823      	ldr	r3, [r4, #0]
 800eb20:	6922      	ldr	r2, [r4, #16]
 800eb22:	f003 0306 	and.w	r3, r3, #6
 800eb26:	2b04      	cmp	r3, #4
 800eb28:	bf02      	ittt	eq
 800eb2a:	68e5      	ldreq	r5, [r4, #12]
 800eb2c:	6833      	ldreq	r3, [r6, #0]
 800eb2e:	1aed      	subeq	r5, r5, r3
 800eb30:	68a3      	ldr	r3, [r4, #8]
 800eb32:	bf0c      	ite	eq
 800eb34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb38:	2500      	movne	r5, #0
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	bfc4      	itt	gt
 800eb3e:	1a9b      	subgt	r3, r3, r2
 800eb40:	18ed      	addgt	r5, r5, r3
 800eb42:	2600      	movs	r6, #0
 800eb44:	341a      	adds	r4, #26
 800eb46:	42b5      	cmp	r5, r6
 800eb48:	d11a      	bne.n	800eb80 <_printf_common+0xc8>
 800eb4a:	2000      	movs	r0, #0
 800eb4c:	e008      	b.n	800eb60 <_printf_common+0xa8>
 800eb4e:	2301      	movs	r3, #1
 800eb50:	4652      	mov	r2, sl
 800eb52:	4641      	mov	r1, r8
 800eb54:	4638      	mov	r0, r7
 800eb56:	47c8      	blx	r9
 800eb58:	3001      	adds	r0, #1
 800eb5a:	d103      	bne.n	800eb64 <_printf_common+0xac>
 800eb5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eb60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb64:	3501      	adds	r5, #1
 800eb66:	e7c6      	b.n	800eaf6 <_printf_common+0x3e>
 800eb68:	18e1      	adds	r1, r4, r3
 800eb6a:	1c5a      	adds	r2, r3, #1
 800eb6c:	2030      	movs	r0, #48	@ 0x30
 800eb6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eb72:	4422      	add	r2, r4
 800eb74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eb78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eb7c:	3302      	adds	r3, #2
 800eb7e:	e7c7      	b.n	800eb10 <_printf_common+0x58>
 800eb80:	2301      	movs	r3, #1
 800eb82:	4622      	mov	r2, r4
 800eb84:	4641      	mov	r1, r8
 800eb86:	4638      	mov	r0, r7
 800eb88:	47c8      	blx	r9
 800eb8a:	3001      	adds	r0, #1
 800eb8c:	d0e6      	beq.n	800eb5c <_printf_common+0xa4>
 800eb8e:	3601      	adds	r6, #1
 800eb90:	e7d9      	b.n	800eb46 <_printf_common+0x8e>
	...

0800eb94 <_printf_i>:
 800eb94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb98:	7e0f      	ldrb	r7, [r1, #24]
 800eb9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800eb9c:	2f78      	cmp	r7, #120	@ 0x78
 800eb9e:	4691      	mov	r9, r2
 800eba0:	4680      	mov	r8, r0
 800eba2:	460c      	mov	r4, r1
 800eba4:	469a      	mov	sl, r3
 800eba6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ebaa:	d807      	bhi.n	800ebbc <_printf_i+0x28>
 800ebac:	2f62      	cmp	r7, #98	@ 0x62
 800ebae:	d80a      	bhi.n	800ebc6 <_printf_i+0x32>
 800ebb0:	2f00      	cmp	r7, #0
 800ebb2:	f000 80d1 	beq.w	800ed58 <_printf_i+0x1c4>
 800ebb6:	2f58      	cmp	r7, #88	@ 0x58
 800ebb8:	f000 80b8 	beq.w	800ed2c <_printf_i+0x198>
 800ebbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ebc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ebc4:	e03a      	b.n	800ec3c <_printf_i+0xa8>
 800ebc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ebca:	2b15      	cmp	r3, #21
 800ebcc:	d8f6      	bhi.n	800ebbc <_printf_i+0x28>
 800ebce:	a101      	add	r1, pc, #4	@ (adr r1, 800ebd4 <_printf_i+0x40>)
 800ebd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ebd4:	0800ec2d 	.word	0x0800ec2d
 800ebd8:	0800ec41 	.word	0x0800ec41
 800ebdc:	0800ebbd 	.word	0x0800ebbd
 800ebe0:	0800ebbd 	.word	0x0800ebbd
 800ebe4:	0800ebbd 	.word	0x0800ebbd
 800ebe8:	0800ebbd 	.word	0x0800ebbd
 800ebec:	0800ec41 	.word	0x0800ec41
 800ebf0:	0800ebbd 	.word	0x0800ebbd
 800ebf4:	0800ebbd 	.word	0x0800ebbd
 800ebf8:	0800ebbd 	.word	0x0800ebbd
 800ebfc:	0800ebbd 	.word	0x0800ebbd
 800ec00:	0800ed3f 	.word	0x0800ed3f
 800ec04:	0800ec6b 	.word	0x0800ec6b
 800ec08:	0800ecf9 	.word	0x0800ecf9
 800ec0c:	0800ebbd 	.word	0x0800ebbd
 800ec10:	0800ebbd 	.word	0x0800ebbd
 800ec14:	0800ed61 	.word	0x0800ed61
 800ec18:	0800ebbd 	.word	0x0800ebbd
 800ec1c:	0800ec6b 	.word	0x0800ec6b
 800ec20:	0800ebbd 	.word	0x0800ebbd
 800ec24:	0800ebbd 	.word	0x0800ebbd
 800ec28:	0800ed01 	.word	0x0800ed01
 800ec2c:	6833      	ldr	r3, [r6, #0]
 800ec2e:	1d1a      	adds	r2, r3, #4
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	6032      	str	r2, [r6, #0]
 800ec34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ec38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	e09c      	b.n	800ed7a <_printf_i+0x1e6>
 800ec40:	6833      	ldr	r3, [r6, #0]
 800ec42:	6820      	ldr	r0, [r4, #0]
 800ec44:	1d19      	adds	r1, r3, #4
 800ec46:	6031      	str	r1, [r6, #0]
 800ec48:	0606      	lsls	r6, r0, #24
 800ec4a:	d501      	bpl.n	800ec50 <_printf_i+0xbc>
 800ec4c:	681d      	ldr	r5, [r3, #0]
 800ec4e:	e003      	b.n	800ec58 <_printf_i+0xc4>
 800ec50:	0645      	lsls	r5, r0, #25
 800ec52:	d5fb      	bpl.n	800ec4c <_printf_i+0xb8>
 800ec54:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ec58:	2d00      	cmp	r5, #0
 800ec5a:	da03      	bge.n	800ec64 <_printf_i+0xd0>
 800ec5c:	232d      	movs	r3, #45	@ 0x2d
 800ec5e:	426d      	negs	r5, r5
 800ec60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec64:	4858      	ldr	r0, [pc, #352]	@ (800edc8 <_printf_i+0x234>)
 800ec66:	230a      	movs	r3, #10
 800ec68:	e011      	b.n	800ec8e <_printf_i+0xfa>
 800ec6a:	6821      	ldr	r1, [r4, #0]
 800ec6c:	6833      	ldr	r3, [r6, #0]
 800ec6e:	0608      	lsls	r0, r1, #24
 800ec70:	f853 5b04 	ldr.w	r5, [r3], #4
 800ec74:	d402      	bmi.n	800ec7c <_printf_i+0xe8>
 800ec76:	0649      	lsls	r1, r1, #25
 800ec78:	bf48      	it	mi
 800ec7a:	b2ad      	uxthmi	r5, r5
 800ec7c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ec7e:	4852      	ldr	r0, [pc, #328]	@ (800edc8 <_printf_i+0x234>)
 800ec80:	6033      	str	r3, [r6, #0]
 800ec82:	bf14      	ite	ne
 800ec84:	230a      	movne	r3, #10
 800ec86:	2308      	moveq	r3, #8
 800ec88:	2100      	movs	r1, #0
 800ec8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ec8e:	6866      	ldr	r6, [r4, #4]
 800ec90:	60a6      	str	r6, [r4, #8]
 800ec92:	2e00      	cmp	r6, #0
 800ec94:	db05      	blt.n	800eca2 <_printf_i+0x10e>
 800ec96:	6821      	ldr	r1, [r4, #0]
 800ec98:	432e      	orrs	r6, r5
 800ec9a:	f021 0104 	bic.w	r1, r1, #4
 800ec9e:	6021      	str	r1, [r4, #0]
 800eca0:	d04b      	beq.n	800ed3a <_printf_i+0x1a6>
 800eca2:	4616      	mov	r6, r2
 800eca4:	fbb5 f1f3 	udiv	r1, r5, r3
 800eca8:	fb03 5711 	mls	r7, r3, r1, r5
 800ecac:	5dc7      	ldrb	r7, [r0, r7]
 800ecae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ecb2:	462f      	mov	r7, r5
 800ecb4:	42bb      	cmp	r3, r7
 800ecb6:	460d      	mov	r5, r1
 800ecb8:	d9f4      	bls.n	800eca4 <_printf_i+0x110>
 800ecba:	2b08      	cmp	r3, #8
 800ecbc:	d10b      	bne.n	800ecd6 <_printf_i+0x142>
 800ecbe:	6823      	ldr	r3, [r4, #0]
 800ecc0:	07df      	lsls	r7, r3, #31
 800ecc2:	d508      	bpl.n	800ecd6 <_printf_i+0x142>
 800ecc4:	6923      	ldr	r3, [r4, #16]
 800ecc6:	6861      	ldr	r1, [r4, #4]
 800ecc8:	4299      	cmp	r1, r3
 800ecca:	bfde      	ittt	le
 800eccc:	2330      	movle	r3, #48	@ 0x30
 800ecce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ecd2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ecd6:	1b92      	subs	r2, r2, r6
 800ecd8:	6122      	str	r2, [r4, #16]
 800ecda:	f8cd a000 	str.w	sl, [sp]
 800ecde:	464b      	mov	r3, r9
 800ece0:	aa03      	add	r2, sp, #12
 800ece2:	4621      	mov	r1, r4
 800ece4:	4640      	mov	r0, r8
 800ece6:	f7ff fee7 	bl	800eab8 <_printf_common>
 800ecea:	3001      	adds	r0, #1
 800ecec:	d14a      	bne.n	800ed84 <_printf_i+0x1f0>
 800ecee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecf2:	b004      	add	sp, #16
 800ecf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecf8:	6823      	ldr	r3, [r4, #0]
 800ecfa:	f043 0320 	orr.w	r3, r3, #32
 800ecfe:	6023      	str	r3, [r4, #0]
 800ed00:	4832      	ldr	r0, [pc, #200]	@ (800edcc <_printf_i+0x238>)
 800ed02:	2778      	movs	r7, #120	@ 0x78
 800ed04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ed08:	6823      	ldr	r3, [r4, #0]
 800ed0a:	6831      	ldr	r1, [r6, #0]
 800ed0c:	061f      	lsls	r7, r3, #24
 800ed0e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ed12:	d402      	bmi.n	800ed1a <_printf_i+0x186>
 800ed14:	065f      	lsls	r7, r3, #25
 800ed16:	bf48      	it	mi
 800ed18:	b2ad      	uxthmi	r5, r5
 800ed1a:	6031      	str	r1, [r6, #0]
 800ed1c:	07d9      	lsls	r1, r3, #31
 800ed1e:	bf44      	itt	mi
 800ed20:	f043 0320 	orrmi.w	r3, r3, #32
 800ed24:	6023      	strmi	r3, [r4, #0]
 800ed26:	b11d      	cbz	r5, 800ed30 <_printf_i+0x19c>
 800ed28:	2310      	movs	r3, #16
 800ed2a:	e7ad      	b.n	800ec88 <_printf_i+0xf4>
 800ed2c:	4826      	ldr	r0, [pc, #152]	@ (800edc8 <_printf_i+0x234>)
 800ed2e:	e7e9      	b.n	800ed04 <_printf_i+0x170>
 800ed30:	6823      	ldr	r3, [r4, #0]
 800ed32:	f023 0320 	bic.w	r3, r3, #32
 800ed36:	6023      	str	r3, [r4, #0]
 800ed38:	e7f6      	b.n	800ed28 <_printf_i+0x194>
 800ed3a:	4616      	mov	r6, r2
 800ed3c:	e7bd      	b.n	800ecba <_printf_i+0x126>
 800ed3e:	6833      	ldr	r3, [r6, #0]
 800ed40:	6825      	ldr	r5, [r4, #0]
 800ed42:	6961      	ldr	r1, [r4, #20]
 800ed44:	1d18      	adds	r0, r3, #4
 800ed46:	6030      	str	r0, [r6, #0]
 800ed48:	062e      	lsls	r6, r5, #24
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	d501      	bpl.n	800ed52 <_printf_i+0x1be>
 800ed4e:	6019      	str	r1, [r3, #0]
 800ed50:	e002      	b.n	800ed58 <_printf_i+0x1c4>
 800ed52:	0668      	lsls	r0, r5, #25
 800ed54:	d5fb      	bpl.n	800ed4e <_printf_i+0x1ba>
 800ed56:	8019      	strh	r1, [r3, #0]
 800ed58:	2300      	movs	r3, #0
 800ed5a:	6123      	str	r3, [r4, #16]
 800ed5c:	4616      	mov	r6, r2
 800ed5e:	e7bc      	b.n	800ecda <_printf_i+0x146>
 800ed60:	6833      	ldr	r3, [r6, #0]
 800ed62:	1d1a      	adds	r2, r3, #4
 800ed64:	6032      	str	r2, [r6, #0]
 800ed66:	681e      	ldr	r6, [r3, #0]
 800ed68:	6862      	ldr	r2, [r4, #4]
 800ed6a:	2100      	movs	r1, #0
 800ed6c:	4630      	mov	r0, r6
 800ed6e:	f7f1 fa2f 	bl	80001d0 <memchr>
 800ed72:	b108      	cbz	r0, 800ed78 <_printf_i+0x1e4>
 800ed74:	1b80      	subs	r0, r0, r6
 800ed76:	6060      	str	r0, [r4, #4]
 800ed78:	6863      	ldr	r3, [r4, #4]
 800ed7a:	6123      	str	r3, [r4, #16]
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed82:	e7aa      	b.n	800ecda <_printf_i+0x146>
 800ed84:	6923      	ldr	r3, [r4, #16]
 800ed86:	4632      	mov	r2, r6
 800ed88:	4649      	mov	r1, r9
 800ed8a:	4640      	mov	r0, r8
 800ed8c:	47d0      	blx	sl
 800ed8e:	3001      	adds	r0, #1
 800ed90:	d0ad      	beq.n	800ecee <_printf_i+0x15a>
 800ed92:	6823      	ldr	r3, [r4, #0]
 800ed94:	079b      	lsls	r3, r3, #30
 800ed96:	d413      	bmi.n	800edc0 <_printf_i+0x22c>
 800ed98:	68e0      	ldr	r0, [r4, #12]
 800ed9a:	9b03      	ldr	r3, [sp, #12]
 800ed9c:	4298      	cmp	r0, r3
 800ed9e:	bfb8      	it	lt
 800eda0:	4618      	movlt	r0, r3
 800eda2:	e7a6      	b.n	800ecf2 <_printf_i+0x15e>
 800eda4:	2301      	movs	r3, #1
 800eda6:	4632      	mov	r2, r6
 800eda8:	4649      	mov	r1, r9
 800edaa:	4640      	mov	r0, r8
 800edac:	47d0      	blx	sl
 800edae:	3001      	adds	r0, #1
 800edb0:	d09d      	beq.n	800ecee <_printf_i+0x15a>
 800edb2:	3501      	adds	r5, #1
 800edb4:	68e3      	ldr	r3, [r4, #12]
 800edb6:	9903      	ldr	r1, [sp, #12]
 800edb8:	1a5b      	subs	r3, r3, r1
 800edba:	42ab      	cmp	r3, r5
 800edbc:	dcf2      	bgt.n	800eda4 <_printf_i+0x210>
 800edbe:	e7eb      	b.n	800ed98 <_printf_i+0x204>
 800edc0:	2500      	movs	r5, #0
 800edc2:	f104 0619 	add.w	r6, r4, #25
 800edc6:	e7f5      	b.n	800edb4 <_printf_i+0x220>
 800edc8:	0800ef6d 	.word	0x0800ef6d
 800edcc:	0800ef7e 	.word	0x0800ef7e

0800edd0 <memmove>:
 800edd0:	4288      	cmp	r0, r1
 800edd2:	b510      	push	{r4, lr}
 800edd4:	eb01 0402 	add.w	r4, r1, r2
 800edd8:	d902      	bls.n	800ede0 <memmove+0x10>
 800edda:	4284      	cmp	r4, r0
 800eddc:	4623      	mov	r3, r4
 800edde:	d807      	bhi.n	800edf0 <memmove+0x20>
 800ede0:	1e43      	subs	r3, r0, #1
 800ede2:	42a1      	cmp	r1, r4
 800ede4:	d008      	beq.n	800edf8 <memmove+0x28>
 800ede6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800edea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800edee:	e7f8      	b.n	800ede2 <memmove+0x12>
 800edf0:	4402      	add	r2, r0
 800edf2:	4601      	mov	r1, r0
 800edf4:	428a      	cmp	r2, r1
 800edf6:	d100      	bne.n	800edfa <memmove+0x2a>
 800edf8:	bd10      	pop	{r4, pc}
 800edfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800edfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee02:	e7f7      	b.n	800edf4 <memmove+0x24>

0800ee04 <_sbrk_r>:
 800ee04:	b538      	push	{r3, r4, r5, lr}
 800ee06:	4d06      	ldr	r5, [pc, #24]	@ (800ee20 <_sbrk_r+0x1c>)
 800ee08:	2300      	movs	r3, #0
 800ee0a:	4604      	mov	r4, r0
 800ee0c:	4608      	mov	r0, r1
 800ee0e:	602b      	str	r3, [r5, #0]
 800ee10:	f7f3 fc9c 	bl	800274c <_sbrk>
 800ee14:	1c43      	adds	r3, r0, #1
 800ee16:	d102      	bne.n	800ee1e <_sbrk_r+0x1a>
 800ee18:	682b      	ldr	r3, [r5, #0]
 800ee1a:	b103      	cbz	r3, 800ee1e <_sbrk_r+0x1a>
 800ee1c:	6023      	str	r3, [r4, #0]
 800ee1e:	bd38      	pop	{r3, r4, r5, pc}
 800ee20:	2000144c 	.word	0x2000144c

0800ee24 <_realloc_r>:
 800ee24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee28:	4607      	mov	r7, r0
 800ee2a:	4614      	mov	r4, r2
 800ee2c:	460d      	mov	r5, r1
 800ee2e:	b921      	cbnz	r1, 800ee3a <_realloc_r+0x16>
 800ee30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee34:	4611      	mov	r1, r2
 800ee36:	f7ff bc5b 	b.w	800e6f0 <_malloc_r>
 800ee3a:	b92a      	cbnz	r2, 800ee48 <_realloc_r+0x24>
 800ee3c:	f7ff fbec 	bl	800e618 <_free_r>
 800ee40:	4625      	mov	r5, r4
 800ee42:	4628      	mov	r0, r5
 800ee44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee48:	f000 f81a 	bl	800ee80 <_malloc_usable_size_r>
 800ee4c:	4284      	cmp	r4, r0
 800ee4e:	4606      	mov	r6, r0
 800ee50:	d802      	bhi.n	800ee58 <_realloc_r+0x34>
 800ee52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ee56:	d8f4      	bhi.n	800ee42 <_realloc_r+0x1e>
 800ee58:	4621      	mov	r1, r4
 800ee5a:	4638      	mov	r0, r7
 800ee5c:	f7ff fc48 	bl	800e6f0 <_malloc_r>
 800ee60:	4680      	mov	r8, r0
 800ee62:	b908      	cbnz	r0, 800ee68 <_realloc_r+0x44>
 800ee64:	4645      	mov	r5, r8
 800ee66:	e7ec      	b.n	800ee42 <_realloc_r+0x1e>
 800ee68:	42b4      	cmp	r4, r6
 800ee6a:	4622      	mov	r2, r4
 800ee6c:	4629      	mov	r1, r5
 800ee6e:	bf28      	it	cs
 800ee70:	4632      	movcs	r2, r6
 800ee72:	f7ff fbc3 	bl	800e5fc <memcpy>
 800ee76:	4629      	mov	r1, r5
 800ee78:	4638      	mov	r0, r7
 800ee7a:	f7ff fbcd 	bl	800e618 <_free_r>
 800ee7e:	e7f1      	b.n	800ee64 <_realloc_r+0x40>

0800ee80 <_malloc_usable_size_r>:
 800ee80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee84:	1f18      	subs	r0, r3, #4
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	bfbc      	itt	lt
 800ee8a:	580b      	ldrlt	r3, [r1, r0]
 800ee8c:	18c0      	addlt	r0, r0, r3
 800ee8e:	4770      	bx	lr

0800ee90 <_init>:
 800ee90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee92:	bf00      	nop
 800ee94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee96:	bc08      	pop	{r3}
 800ee98:	469e      	mov	lr, r3
 800ee9a:	4770      	bx	lr

0800ee9c <_fini>:
 800ee9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee9e:	bf00      	nop
 800eea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eea2:	bc08      	pop	{r3}
 800eea4:	469e      	mov	lr, r3
 800eea6:	4770      	bx	lr
