//
// File created by:  irun
// Do not modify this file
//
-INCDIR
/home/YuChengWang/VLSI-System-Design/HW4_2/./syn
-INCDIR
/home/YuChengWang/VLSI-System-Design/HW4_2/./include
-INCDIR
/home/YuChengWang/VLSI-System-Design/HW4_2/./sim
-DEFINE
SYN
-DEFINE
prog0
-DEFINE
CYCLE=10.0
-DEFINE
CYCLE2=100
-DEFINE
MAX=600000
