// Library - 16nm, Cell - nand_1x, View - schematic
// LAST TIME SAVED: Apr  9 20:40:36 2015
// NETLIST TIME: May 28 02:35:52 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module nand_1x (Y, A, B);

output  Y;

input  A, B;

