<map id="sc_register_example::sc_register&lt; T, M &gt;" name="sc_register_example::sc_register&lt; T, M &gt;">
<area shape="rect" id="node2" href="$classsc__register__example_1_1sc__register__b.html" title="{sc_register_example\l::sc_register_b\&lt; T \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="105,688,287,1189"/>
<area shape="rect" id="node4" href="$classsc__register__example_1_1sc__register__base.html" title="{sc_register_example\l::sc_register_base\n|# m_desc\l|+ sc_register_base()\l+ sc_register_base()\l+ sc_register_base()\l+ ~sc_register_base()\l+ kind()\l+ desc()\l+ access_mode()\l+ get_all_fields()\l+ access_type_to_str()\l+ access_mode_to_str()\l# scireg_get_string_attribute()\l# scireg_get_region_type()\l# scireg_get_child_regions()\l# scireg_get_parent_modules()\l}" alt="" coords="96,312,296,640"/>
<area shape="rect" id="node8" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="203,5,397,264"/>
</map>
