SimObjects:
    AMPMPrefetcher
        ampm
            default: AccessMapPatternMatching
               desc: Access Map Pattern Matching object

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    AbstractMemory
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)


    AccessMapPatternMatching
        access_map_table_assoc
            default: 8
               desc: Associativity of the access map table

        access_map_table_entries
            default: 256
               desc: Number of entries in the access map table

        access_map_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the access map table

        access_map_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the access map table

        block_size
            default: Parent.block_size
               desc: Cacheline size used by the prefetcher using this object

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        epoch_cycles
            default: 256000
               desc: Cycles in an epoch period

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        high_accuracy_threshold
            default: 0.5
               desc: A prefetch accuracy factor bigger than this is considered
                     high

        high_cache_hit_threshold
            default: 0.875
               desc: A cache hit ratio bigger than this is considered high

        high_coverage_threshold
            default: 0.25
               desc: A prefetch coverage factor bigger than this is considered
                     high

        hot_zone_size
            default: 2KiB
               desc: Memory covered by a hot zone

        limit_stride
               desc: Limit the strides checked up to -X/X, if 0, disable the
                     limit

        low_accuracy_threshold
            default: 0.25
               desc: A prefetch accuracy factor smaller than this is considered
                     low

        low_cache_hit_threshold
            default: 0.75
               desc: A cache hit ratio smaller than this is considered low

        low_coverage_threshold
            default: 0.125
               desc: A prefetch coverage factor smaller than this is considered
                     low

        offchip_memory_latency
            default: 30ns
               desc: Memory latency used to compute the required memory

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        start_degree
            default: 4
               desc: Initial degree (Maximum number of prefetches generated


    AddrMapper
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BIPRP
        btp
            default: 3
               desc: Percentage of blocks to be inserted as MRU

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BOPPrefetcher
        bad_score
            default: 10
               desc: Score at which the HWP is disabled

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        delay_queue_cycles
            default: 60
               desc: Cycles to delay a write in the left RR table from the delay
                     queue

        delay_queue_enable
            default: True
               desc: Enable the delay queue

        delay_queue_size
            default: 15
               desc: Number of entries in the delay queue

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        negative_offsets_enable
            default: True
               desc: Initialize the offsets list also with negative values
                     (i.e. the table will have half of the entries with positive
                     offsets and the other half with negative ones)

        offset_list_size
            default: 46
               desc: Number of entries in the offsets list

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        round_max
            default: 100
               desc: Max. round to update the best offset

        rr_size
            default: 64
               desc: Number of entries of each RR bank

        score_max
            default: 31
               desc: Max. score to update the best offset

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_bits
            default: 12
               desc: Bits used to store the tag

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    BRRIPRP
        btp
            default: 3
               desc: Percentage of blocks to be inserted with long RRPV

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hit_priority
               desc: Prioritize evicting blocks that havent had a hit recently

        num_bits
            default: 2
               desc: Number of bits per RRPV


    BadDevice
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        devicename
               desc: Name of device to error on

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    Base16Delta8
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Base32Delta16
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Base32Delta8
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Base64Delta16
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Base64Delta32
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Base64Delta8
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    BaseAtomicSimpleCPU
        branchPred
            default: Null
               desc: Branch Predictor

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        simulate_data_stalls
               desc: Simulate dcache stall cycles

        simulate_inst_stalls
               desc: Simulate icache stall cycles

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        width
            default: 1
               desc: CPU width

        workload
               desc: processes to run


    BaseCPU
        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        workload
               desc: processes to run


    BaseCache
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range for the CPU-side port (to allow striping)

        assoc
               desc: Associativity

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        clusivity
            default: mostly_incl
               desc: Clusivity with upstream cache

        compressor
            default: Null
               desc: Cache compressor.

        data_latency
               desc: Data access latency

        demand_mshr_reserve
            default: 1
               desc: MSHRs reserved for demand access

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_read_only
               desc: Is this cache read only (e.g. inst)

        max_miss_count
               desc: Number of misses to handle before calling exit

        move_contractions
            default: True
               desc: Try to co-allocate blocks that contract

        mshrs
               desc: Number of MSHRs (max outstanding requests)

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        prefetcher
            default: Null
               desc: Prefetcher attached to cache

        replace_expansions
            default: True
               desc: Apply replacement policy to decide which blocks should be
                     evicted on a data expansion

        replacement_policy
            default: LRURP
               desc: Replacement policy

        response_latency
               desc: Latency for the return path on a miss

        sequential_access
               desc: Whether to access tags and data sequentially

        size
               desc: Capacity

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
               desc: Tag lookup latency

        tags
            default: BaseSetAssoc
               desc: Tag store

        tgts_per_mshr
               desc: Max number of accesses per MSHR

        warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache

        write_allocator
            default: Null
               desc: Write allocator

        write_buffers
            default: 8
               desc: Number of write buffers

        writeback_clean
               desc: Writeback clean lines


    BaseCacheCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    BaseDictionaryCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    BaseISA
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BaseIndexingPolicy
        assoc
            default: Parent.assoc
               desc: associativity

        entry_size
            default: Parent.entry_size
               desc: entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
            default: Parent.size
               desc: capacity in bytes


    BaseInterrupts
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BaseKvmCPU
        alwaysSyncTC
               desc: Always sync thread contexts on entry/exit

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        hostFactor
            default: 1.0
               desc: Cycle scale factor

        hostFreq
            default: 2GHz
               desc: Host clock frequency

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        useCoalescedMMIO
               desc: Use coalesced MMIO (EXPERIMENTAL)

        usePerfOverflow
               desc: Use perf event overflow counters (EXPERIMENTAL)

        workload
               desc: processes to run


    BaseMMU
        dtb
               desc: Data TLB

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        itb
               desc: Instruction TLB


    BaseMemProbe
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        manager
            default: Parent.any
               desc: Probe manager(s) to instrument

        probe_name
            default: PktRequest
               desc: Memory request probe to use


    BaseMinorCPU
        branchPred
            default: TournamentBP
               desc: Branch Predictor

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decodeCycleInput
            default: True
               desc: Allow Decode to pack instructions from more than one input
                     cycle to fill its output each cycle

        decodeInputBufferSize
            default: 3
               desc: Size of input buffer to Decode in cycles-worth of insts.

        decodeInputWidth
            default: 2
               desc: Width (in instructions) of input to Decode (and implicitly
                     Decode's own width)

        decodeToExecuteForwardDelay
            default: 1
               desc: Forward cycle delay from Decode to Execute (1 means next
                     cycle)

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        enableIdling
            default: True
               desc: Enable cycle skipping when the processor is idle

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        executeAllowEarlyMemoryIssue
            default: True
               desc: Allow mem refs to be issued to the LSQ before reaching the
                     head of the in flight insts queue

        executeBranchDelay
            default: 1
               desc: Delay from Execute deciding to branch and Fetch1 reacting
                     means next cycle)

        executeCommitLimit
            default: 2
               desc: Number of committable instructions in Execute each cycle

        executeCycleInput
            default: True
               desc: Allow Execute to use instructions from more than one input
                     cycle each cycle

        executeFuncUnits
            default: MinorDefaultFUPool
               desc: FUlines for this processor

        executeInputBufferSize
            default: 7
               desc: Size of input buffer to Execute in cycles-worth of insts.

        executeInputWidth
            default: 2
               desc: Width (in instructions) of input to Execute

        executeIssueLimit
            default: 2
               desc: Number of issuable instructions in Execute each cycle

        executeLSQMaxStoreBufferStoresPerCycle
            default: 2
               desc: Maximum number of stores that the store buffer can issue
                     cycle

        executeLSQRequestsQueueSize
            default: 1
               desc: Size of LSQ requests queue (address translation queue)

        executeLSQStoreBufferSize
            default: 5
               desc: Size of LSQ store buffer

        executeLSQTransfersQueueSize
            default: 2
               desc: Size of LSQ transfers queue (memory transaction queue)

        executeMaxAccessesInMemory
            default: 2
               desc: Maximum number of concurrent accesses allowed to the memory
                     system from the dcache port

        executeMemoryCommitLimit
            default: 1
               desc: Number of committable memory references in Execute each
                     cycle

        executeMemoryIssueLimit
            default: 1
               desc: Number of issuable memory instructions in Execute each

        executeMemoryWidth
               desc: Width (and snap) in bytes of the data memory interface. (0
                     mean use the system cacheLineSize)

        executeSetTraceTimeOnCommit
            default: True
               desc: Set inst. trace times to be commit times

        executeSetTraceTimeOnIssue
               desc: Set inst. trace times to be issue times

        fetch1FetchLimit
            default: 1
               desc: Number of line fetches allowable in flight at once

        fetch1LineSnapWidth
               desc: Fetch1 'line' fetch snap size in bytes (0 means use system
                     cache line size)

        fetch1LineWidth
               desc: Fetch1 maximum fetch size in bytes (0 means use system
                     line size)

        fetch1ToFetch2BackwardDelay
            default: 1
               desc: Backward cycle delay from Fetch2 to Fetch1 for branch
                     prediction signalling (0 means in the same cycle, 1 mean
                     the next cycle)

        fetch1ToFetch2ForwardDelay
            default: 1
               desc: Forward cycle delay from Fetch1 to Fetch2 (1 means next
                     cycle)

        fetch2CycleInput
            default: True
               desc: Allow Fetch2 to cross input lines to generate full output
                     each cycle

        fetch2InputBufferSize
            default: 2
               desc: Size of input buffer to Fetch2 in cycles-worth of insts.

        fetch2ToDecodeForwardDelay
            default: 1
               desc: Forward cycle delay from Fetch2 to Decode (1 means next
                     cycle)

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        threadPolicy
            default: RoundRobin
               desc: Thread scheduling policy

        tracer
            default: ExeTracer
               desc: Instruction tracer

        workload
               desc: processes to run


    BaseNonCachingSimpleCPU
        branchPred
            default: Null
               desc: Branch Predictor

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        simulate_data_stalls
               desc: Simulate dcache stall cycles

        simulate_inst_stalls
               desc: Simulate icache stall cycles

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        width
            default: 1
               desc: CPU width

        workload
               desc: processes to run


    BaseO3CPU
        LFSTSize
            default: 1024
               desc: Last fetched store table size

        LQEntries
            default: 32
               desc: Number of load queue entries

        LSQCheckLoads
            default: True
               desc: Should dependency violations be checked for loads & stores
                     or just stores

        LSQDepCheckShift
            default: 4
               desc: Number of places to shift addr before check

        SQEntries
            default: 32
               desc: Number of store queue entries

        SSITSize
            default: 1024
               desc: Store set ID table size

        activity
               desc: Initial count

        backComSize
            default: 5
               desc: Time buffer size for backwards communication

        branchPred
            default: TournamentBP
               desc: Branch Predictor

        cacheLoadPorts
            default: 200
               desc: Cache Ports. Constrains loads only.

        cacheStorePorts
            default: 200
               desc: Cache Ports. Constrains stores only.

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        commitToDecodeDelay
            default: 1
               desc: Commit to decode delay

        commitToFetchDelay
            default: 1
               desc: Commit to fetch delay

        commitToIEWDelay
            default: 1
               desc: Commit to Issue/Execute/Writeback delay

        commitToRenameDelay
            default: 1
               desc: Commit to rename delay

        commitWidth
            default: 8
               desc: Commit width

        cpu_id
            default: -1
               desc: CPU identifier

        decodeToFetchDelay
            default: 1
               desc: Decode to fetch delay

        decodeToRenameDelay
            default: 1
               desc: Decode to rename delay

        decodeWidth
            default: 8
               desc: Decode width

        decoder
               desc: Decoder instance

        dispatchWidth
            default: 8
               desc: Dispatch width

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        fetchBufferSize
            default: 64
               desc: Fetch buffer size in bytes

        fetchQueueSize
            default: 32
               desc: Fetch queue size in micro-ops per-thread

        fetchToDecodeDelay
            default: 1
               desc: Fetch to decode delay

        fetchTrapLatency
            default: 1
               desc: Fetch trap latency

        fetchWidth
            default: 8
               desc: Fetch width

        forwardComSize
            default: 5
               desc: Time buffer size for forward communication

        fuPool
            default: DefaultFUPool
               desc: Functional Unit pool

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        iewToCommitDelay
            default: 1
               desc: Issue/Execute/Writeback to commit delay

        iewToDecodeDelay
            default: 1
               desc: Issue/Execute/Writeback to decode delay

        iewToFetchDelay
            default: 1
               desc: Issue/Execute/Writeback to fetch delay

        iewToRenameDelay
            default: 1
               desc: Issue/Execute/Writeback to rename delay

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        issueToExecuteDelay
            default: 1
               desc: Issue to execute delay (internal to the IEW stage)

        issueWidth
            default: 8
               desc: Issue width

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        needsTSO
               desc: Enable TSO Memory model

        numIQEntries
            default: 64
               desc: Number of instruction queue entries

        numPhysCCRegs
               desc: Number of physical cc registers

        numPhysFloatRegs
            default: 256
               desc: Number of physical floating point registers

        numPhysIntRegs
            default: 256
               desc: Number of physical integer registers

        numPhysVecPredRegs
            default: 32
               desc: Number of physical predicate registers

        numPhysVecRegs
            default: 256
               desc: Number of physical vector registers

        numROBEntries
            default: 192
               desc: Number of reorder buffer entries

        numRobs
            default: 1
               desc: Number of Reorder Buffers

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        renameToDecodeDelay
            default: 1
               desc: Rename to decode delay

        renameToFetchDelay
            default: 1
               desc: Rename to fetch delay

        renameToIEWDelay
            default: 2
               desc: Rename to Issue/Execute/Writeback delay

        renameToROBDelay
            default: 1
               desc: Rename to reorder buffer delay

        renameWidth
            default: 8
               desc: Rename width

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        smtCommitPolicy
            default: RoundRobin
               desc: SMT Commit Policy

        smtFetchPolicy
            default: RoundRobin
               desc: SMT Fetch policy

        smtIQPolicy
            default: Partitioned
               desc: SMT IQ Sharing Policy

        smtIQThreshold
            default: 100
               desc: SMT IQ Threshold Sharing Parameter

        smtLSQPolicy
            default: Partitioned
               desc: SMT LSQ Sharing Policy

        smtLSQThreshold
            default: 100
               desc: SMT LSQ Threshold Sharing Parameter

        smtNumFetchingThreads
            default: 1
               desc: SMT Number of Fetching Threads

        smtROBPolicy
            default: Partitioned
               desc: SMT ROB Sharing Policy

        smtROBThreshold
            default: 100
               desc: SMT ROB Threshold Sharing Parameter

        socket_id
               desc: Physical Socket identifier

        squashWidth
            default: 8
               desc: Squash width

        store_set_clear_period
            default: 250000
               desc: Number of load/store insts before the dep predictor should
                     be invalidated

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        trapLatency
            default: 13
               desc: Trap latency

        wbWidth
            default: 8
               desc: Writeback width

        workload
               desc: processes to run


    BaseO3Checker
        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        exitOnError
               desc: Exit on an error

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        updateOnError
               desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
               desc: If a load result is incorrect, only print a warning and do
                     not exit

        workload
               desc: processes to run


    BasePrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    BaseReplacementPolicy
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BaseRoutingUnit
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    BaseSetAssoc
        assoc
            default: Parent.assoc
               desc: associativity

        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        entry_size
            default: Parent.cache_line_size
               desc: Indexing entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indexing_policy
            default: SetAssociative
               desc: Indexing policy

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        replacement_policy
            default: Parent.replacement_policy
               desc: Replacement policy

        sequential_access
            default: Parent.sequential_access
               desc: Whether to access tags and data sequentially

        size
            default: Parent.size
               desc: capacity in bytes

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
            default: Parent.tag_latency
               desc: The tag lookup latency for this cache

        warmup_percentage
            default: Parent.warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache


    BaseSimpleCPU
        branchPred
            default: Null
               desc: Branch Predictor

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        workload
               desc: processes to run


    BaseTLB
        entry_type
               desc: Instruction/Data/Unified TLB entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        next_level
            default: Null
               desc: next level


    BaseTags
        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        entry_size
            default: Parent.cache_line_size
               desc: Indexing entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indexing_policy
            default: SetAssociative
               desc: Indexing policy

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sequential_access
            default: Parent.sequential_access
               desc: Whether to access tags and data sequentially

        size
            default: Parent.size
               desc: capacity in bytes

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
            default: Parent.tag_latency
               desc: The tag lookup latency for this cache

        warmup_percentage
            default: Parent.warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache


    BaseTimingSimpleCPU
        branchPred
            default: Null
               desc: Branch Predictor

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        workload
               desc: processes to run


    BaseTrafficGen
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        elastic_req
               desc: Slow down requests in case of backpressure

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        max_outstanding_reqs
               desc: Maximum number of outstanding requests

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_check
            default: 1ms
               desc: Time before exiting due to lack of progress

        sids
               desc: StreamIDs to use

        socket_id
               desc: Physical Socket identifier

        ssids
               desc: SubstreamIDs to use

        stream_gen
            default: none
               desc: Generator for adding Stream and/or Substream ID's to
                     requests

        system
            default: Parent.any
               desc: System this generator is part of


    BaseXBar
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forward_latency
               desc: Forward latency

        frontend_latency
               desc: Frontend latency

        header_latency
            default: 1
               desc: Header latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        response_latency
               desc: Response latency

        use_default_range
               desc: Perform address mapping for the default port

        width
               desc: Datapath width per port (bytes)


    BasicExtLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_node
               desc: External node

        int_node
               desc: ID of internal node

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis


    BasicIntLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        dst_inport
               desc: Inport direction at dst router

        dst_node
               desc: Router on dst end

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        src_node
               desc: Router on src end

        src_outport
               desc: Outport direction at src router

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis


    BasicLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis


    BasicPioDevice
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    BasicRouter
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: number of cycles inside router

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        router_id
               desc: ID in relation to other routers


    BiModeBP
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        choiceCtrBits
            default: 2
               desc: Bits of choice counters

        choicePredictorSize
            default: 8192
               desc: Size of choice predictor

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        globalCtrBits
            default: 2
               desc: Bits per counter

        globalPredictorSize
            default: 8192
               desc: Size of global predictor

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    BloomFilterBase
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterBlock
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        masks_lsbs
            default: [<m5.proxy.AttrProxy object at 0x7f8100e6f3c8>,
                     <m5.proxy.AttrProxy object at 0x7f8100e6f438>]
               desc: Position of the LSB of each mask

        masks_sizes
            default: [<m5.proxy.AttrProxy object at 0x7f8100e6f4a8>,
                     <m5.proxy.AttrProxy object at 0x7f8100e6f4e0>]
               desc: Size, in number of bits, of each mask

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterBulk
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_parallel
               desc: Whether hashing is done in parallel

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        num_hashes
            default: 4
               desc: Number of hashes

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        skip_bits
            default: 2
               desc: Offset from block number

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterH3
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_parallel
               desc: Whether hashing is done in parallel

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        num_hashes
            default: 4
               desc: Number of hashes

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        skip_bits
            default: 2
               desc: Offset from block number

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterMulti
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        filters
            default: [<m5.objects.BloomFilters.BloomFilterBlock object at
                     0x7f8100e6fda0>, <m5.objects.BloomFilters.BloomFilterBlock
                     object at 0x7f8100e6fef0>]
               desc: Sub-filters to be combined

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterMultiBitSel
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_parallel
               desc: Whether hashing is done in parallel

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        num_hashes
            default: 4
               desc: Number of hashes

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        skip_bits
            default: 2
               desc: Offset from block number

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BloomFilterPerfect
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_bits
            default: 1
               desc: Number of bits in a filter entry

        offset_bits
            default: 6
               desc: Number of bits in a cache line offset

        size
            default: 4096
               desc: Number of entries in the filter

        threshold
            default: 1
               desc: Value at which an entry is considered as set


    BranchPredictor
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    Bridge
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        delay
            default: 0ns
               desc: The latency of this bridge

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address ranges to pass through the bridge

        req_size
            default: 16
               desc: The number of requests to buffer

        resp_size
            default: 16
               desc: The number of responses to buffer


    CPack
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Cache
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range for the CPU-side port (to allow striping)

        assoc
               desc: Associativity

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        clusivity
            default: mostly_incl
               desc: Clusivity with upstream cache

        compressor
            default: Null
               desc: Cache compressor.

        data_latency
               desc: Data access latency

        demand_mshr_reserve
            default: 1
               desc: MSHRs reserved for demand access

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_read_only
               desc: Is this cache read only (e.g. inst)

        max_miss_count
               desc: Number of misses to handle before calling exit

        move_contractions
            default: True
               desc: Try to co-allocate blocks that contract

        mshrs
               desc: Number of MSHRs (max outstanding requests)

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        prefetcher
            default: Null
               desc: Prefetcher attached to cache

        replace_expansions
            default: True
               desc: Apply replacement policy to decide which blocks should be
                     evicted on a data expansion

        replacement_policy
            default: LRURP
               desc: Replacement policy

        response_latency
               desc: Latency for the return path on a miss

        sequential_access
               desc: Whether to access tags and data sequentially

        size
               desc: Capacity

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
               desc: Tag lookup latency

        tags
            default: BaseSetAssoc
               desc: Tag store

        tgts_per_mshr
               desc: Max number of accesses per MSHR

        warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache

        write_allocator
            default: Null
               desc: Write allocator

        write_buffers
            default: 8
               desc: Number of write buffers

        writeback_clean
               desc: Writeback clean lines


    CfiMemory
        bandwidth
            default: 12.8GB/s
               desc: Combined read and write bandwidth

        bank_width
            default: 4
               desc: width in bytes of flash interface

        blk_size
            default: 65536
               desc: Block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        device_id
               desc: device ID

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        latency
            default: 30ns
               desc: Request to response latency

        latency_var
            default: 0ns
               desc: Request to response latency variance

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)

        vendor_id
               desc: vendor ID


    CheckerCPU
        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        exitOnError
               desc: Exit on an error

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        updateOnError
               desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
               desc: If a load result is incorrect, only print a warning and do
                     not exit

        workload
               desc: processes to run


    ClockDomain
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    ClockedObject
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state


    Cmos
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of

        time
            default: 01/01/2012
               desc: System time to use ('Now' for actual time)


    CoherentXBar
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forward_latency
               desc: Forward latency

        frontend_latency
               desc: Frontend latency

        header_latency
            default: 1
               desc: Header latency

        max_outstanding_snoops
            default: 512
               desc: Max. outstanding snoops allowed

        max_routing_table_size
            default: 512
               desc: Max. routing table size

        point_of_coherency
               desc: Consider this crossbar the point of coherency

        point_of_unification
               desc: Consider this crossbar the point of unification

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        response_latency
               desc: Response latency

        snoop_filter
            default: Null
               desc: Selected snoop filter

        snoop_response_latency
               desc: Snoop response latency

        system
            default: Parent.any
               desc: System that the crossbar belongs to.

        use_default_range
               desc: Perform address mapping for the default port

        width
               desc: Datapath width per port (bytes)


    CommMonitor
        bandwidth_bins
            default: 20
               desc: # bins in bandwidth histograms

        burst_length_bins
            default: 20
               desc: # bins in burst length histograms

        disable_addr_dists
            default: True
               desc: Disable address distributions

        disable_bandwidth_hists
               desc: Disable bandwidth histograms

        disable_burst_length_hists
               desc: Disable burst length histograms

        disable_itt_dists
               desc: Disable ITT distributions

        disable_latency_hists
               desc: Disable latency histograms

        disable_outstanding_hists
               desc: Disable outstanding requests histograms

        disable_transaction_hists
               desc: Disable transaction count histograms

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        itt_bins
            default: 20
               desc: # bins in ITT distributions

        itt_max_bin
            default: 100ns
               desc: Max bin of ITT distributions

        latency_bins
            default: 20
               desc: # bins in latency histograms

        outstanding_bins
            default: 20
               desc: # bins in outstanding requests histograms

        read_addr_mask
            default: 18446744073709551615
               desc: Address mask for read address

        sample_period
            default: 1ms
               desc: Sample period for histograms

        system
            default: Parent.any
               desc: System that the monitor belongs to.

        transaction_bins
            default: 20
               desc: # bins in transaction count histograms

        write_addr_mask
            default: 18446744073709551615
               desc: Address mask for write address


    CompressedTags
        assoc
            default: Parent.assoc
               desc: associativity

        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        entry_size
            default: Parent.cache_line_size
               desc: Indexing entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indexing_policy
            default: SetAssociative
               desc: Indexing policy

        max_compression_ratio
            default: 2
               desc: Maximum number of compressed blocks per tag.

        num_blocks_per_sector
            default: 1
               desc: Number of sub-sectors per sector

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        replacement_policy
            default: Parent.replacement_policy
               desc: Replacement policy

        sequential_access
            default: Parent.sequential_access
               desc: Whether to access tags and data sequentially

        size
            default: Parent.size
               desc: capacity in bytes

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
            default: Parent.tag_latency
               desc: The tag lookup latency for this cache

        warmup_percentage
            default: Parent.warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache


    CopyEngine
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ChanCnt
            default: 4
               desc: Number of DMA channels that exist on device

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        XferCap
            default: 4KiB
               desc: Number of bits of transfer size that are supported

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        latAfterCompletion
            default: 20ns
               desc: Latency after a DMA command is complete before it's
                     as such

        latBeforeBegin
            default: 20ns
               desc: Latency after a DMA command is seen before it's proccessed

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    CowDiskImage
        child
            default: RawDiskImage
               desc: child image

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: disk image file

        read_only
               desc: read only image

        table_size
            default: 65536
               desc: initial table size


    CreditLink
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        link_id
            default: Parent.link_id
               desc: link id

        link_latency
            default: Parent.latency
               desc: link latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        supported_vnets
            default: Parent.supported_vnets
               desc: Vnets supported

        vcs_per_vnet
            default: Parent.vcs_per_vnet
               desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks

        width
            default: Parent.width
               desc: bit-width of the link


    DCPTPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        dcpt
            default: DeltaCorrelatingPredictionTables
               desc: Delta Correlating Prediction Tables object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    DMASequencer
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_cpu_sequencer
            default: True
               desc: connected to a cpu

        max_outstanding_requests
            default: 64
               desc: max outstanding requests

        no_retry_on_stall


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ruby_system
            default: Parent.any


        support_data_reqs
            default: True
               desc: data cache requests supported

        support_inst_reqs
            default: True
               desc: inst cache requests supported

        system
            default: Parent.any
               desc: system object

        using_ruby_tester


        version



    DMA_Controller
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range this controller responds to

        buffer_size
               desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cluster_id
               desc: Id of this controller's cluster

        dma_sequencer


        downstream_destinations
               desc: Possible destinations for requests sent towards memory

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mandatoryQueue


        mandatory_queue_latency
            default: 1
               desc: Default latency for requests added to the mandatory queue
                     top-level controllers

        number_of_TBEs
            default: 256


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        recycle_latency
            default: 10


        requestToDir


        request_latency
            default: 6


        responseFromDir


        ruby_system


        system
            default: Parent.any
               desc: system object parameter

        transitions_per_cycle
            default: 32
               desc: no. of  SLICC state machine transitions per cycle

        upstream_destinations
               desc: Possible destinations for requests sent towards the CPU

        version



    DRAMInterface
        IDD0
            default: 0mA
               desc: Active precharge current

        IDD02
            default: 0mA
               desc: Active precharge current VDD2

        IDD2N
            default: 0mA
               desc: Precharge Standby current

        IDD2N2
            default: 0mA
               desc: Precharge Standby current VDD2

        IDD2P0
            default: 0mA
               desc: Precharge Powerdown slow

        IDD2P02
            default: 0mA
               desc: Precharge Powerdown slow VDD2

        IDD2P1
            default: 0mA
               desc: Precharge Powerdown fast

        IDD2P12
            default: 0mA
               desc: Precharge Powerdown fast VDD2

        IDD3N
            default: 0mA
               desc: Active Standby current

        IDD3N2
            default: 0mA
               desc: Active Standby current VDD2

        IDD3P0
            default: 0mA
               desc: Active Powerdown slow

        IDD3P02
            default: 0mA
               desc: Active Powerdown slow VDD2

        IDD3P1
            default: 0mA
               desc: Active Powerdown fast

        IDD3P12
            default: 0mA
               desc: Active Powerdown fast VDD2

        IDD4R
            default: 0mA
               desc: READ current

        IDD4R2
            default: 0mA
               desc: READ current VDD2

        IDD4W
            default: 0mA
               desc: WRITE current

        IDD4W2
            default: 0mA
               desc: WRITE current VDD2

        IDD5
            default: 0mA
               desc: Refresh current

        IDD52
            default: 0mA
               desc: Refresh current VDD2

        IDD6
            default: 0mA
               desc: Self-refresh Current

        IDD62
            default: 0mA
               desc: Self-refresh Current VDD2

        VDD
            default: 0V
               desc: Main Voltage Range

        VDD2
            default: 0V
               desc: 2nd Voltage Range

        activation_limit
               desc: Max number of activates in window

        addr_mapping
            default: RoRaBaCoCh
               desc: Address mapping policy

        bank_groups_per_rank
               desc: Number of bank groups per rank

        banks_per_rank
               desc: Number of banks per rank

        beats_per_clock
            default: 2
               desc: Data beats per clock

        burst_length
               desc: Burst lenght (BL) in beats

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        data_clock_sync
               desc: Synchronization commands required

        device_bus_width
               desc: data bus width in bits for each memory device/chip

        device_rowbuffer_size
               desc: Page (row buffer) size per device/chip

        device_size
               desc: Size of memory device

        devices_per_rank
               desc: Number of devices/chips per rank

        dll
            default: True
               desc: DRAM has DLL or not

        enable_dram_powerdown
               desc: Enable powerdown states

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        max_accesses_per_row
            default: 16
               desc: Max accesses per row before closing

        null
               desc: Do not store data, always return zero

        page_policy
            default: open_adaptive
               desc: Page management policy

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)

        ranks_per_channel
               desc: Number of ranks per channel

        read_buffer_size
            default: 32
               desc: Number of read queue entries

        tAAD
            default: Self.tCK
               desc: Maximum delay between two-cycle ACT commands

        tBURST
               desc: Burst duration (typically burst length / 2 cycles)

        tBURST_MAX
            default: Self.tBURST
               desc: Column access delay

        tBURST_MIN
            default: Self.tBURST
               desc: Minimim delay between bursts

        tCCD_L
            default: 0ns
               desc: Same bank group CAS to CAS delay

        tCCD_L_WR
            default: Self.tCCD_L
               desc: Same bank group Write to Write delay

        tCK
               desc: Clock period

        tCL
               desc: Read CAS latency

        tCS
               desc: Rank to rank switching time

        tCWL
            default: Self.tCL
               desc: Write CAS latency

        tPPD
            default: 0ns
               desc: PRE to PRE delay

        tRAS
               desc: ACT to PRE delay

        tRCD
               desc: RAS to Read CAS delay

        tRCD_WR
            default: Self.tRCD
               desc: RAS to Write CAS delay

        tREFI
               desc: Refresh command interval

        tRFC
               desc: Refresh cycle time

        tRP
               desc: Row precharge time

        tRRD
               desc: ACT to ACT delay

        tRRD_L
            default: 0ns
               desc: Same bank group ACT to ACT delay

        tRTP
               desc: Read to precharge

        tRTW
               desc: Read to write, same rank switching time

        tWR
               desc: Write recovery time

        tWTR
               desc: Write to read, same rank switching time

        tWTR_L
            default: Self.tWTR
               desc: Write to read, same rank switching time, same bank group

        tXAW
               desc: X activation window

        tXP
            default: 0ns
               desc: Power-up Delay

        tXPDLL
            default: 0ns
               desc: Power-up Delay with locked DLL

        tXS
            default: 0ns
               desc: Self-refresh exit latency

        tXSDLL
            default: 0ns
               desc: Self-refresh exit latency DLL

        two_cycle_activate
               desc: Two cycles required to send activate

        write_buffer_size
            default: 64
               desc: Number of write queue entries


    DVFSHandler
        domains
               desc: list of domains

        enable
               desc: Enable/Disable the handler

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        sys_clk_domain
            default: Parent.clk_domain
               desc: Clk domain in which the handler is instantiated

        transition_latency
            default: 100us
               desc: fixed latency for perf level migration


    DeltaCorrelatingPredictionTables
        delta_bits
            default: 12
               desc: Bits per delta

        delta_mask_bits
            default: 8
               desc: Lower bits to mask when comparing deltas

        deltas_per_entry
            default: 20
               desc: Number of deltas stored in each table entry

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        table_assoc
            default: 128
               desc: Associativity of the table

        table_entries
            default: 128
               desc: Number of entries in the table

        table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the table

        table_replacement_policy
            default: LRURP
               desc: Replacement policy of the table


    DerivedClockDomain
        clk_divider
            default: 1
               desc: Frequency divider

        clk_domain
               desc: Parent clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    DirectedGenerator
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_cpus
               desc: num of cpus

        system
            default: Parent.any
               desc: System we belong to


    Directory_Controller
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range this controller responds to

        buffer_size
               desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cluster_id
               desc: Id of this controller's cluster

        directory


        directory_latency
            default: 12


        dmaRequestToDir


        dmaResponseFromDir


        downstream_destinations
               desc: Possible destinations for requests sent towards memory

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forwardFromDir


        mandatory_queue_latency
            default: 1
               desc: Default latency for requests added to the mandatory queue
                     top-level controllers

        number_of_TBEs
            default: 256


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        recycle_latency
            default: 10


        requestToDir


        requestToMemory


        responseFromDir


        responseFromMemory


        ruby_system


        system
            default: Parent.any
               desc: system object parameter

        to_memory_controller_latency
            default: 1


        transitions_per_cycle
            default: 32
               desc: no. of  SLICC state machine transitions per cycle

        upstream_destinations
               desc: Possible destinations for requests sent towards the CPU

        version



    DiskImage
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: disk image file

        read_only
               desc: read only image


    DistEtherLink
        delay
            default: 0us
               desc: packet transmit delay

        delay_var
            default: 0ns
               desc: packet transmit delay variability

        dist_rank
            default: 0
               desc: Rank of this gem5 process (dist run)

        dist_size
            default: 1
               desc: Number of gem5 processes (dist run)

        dist_sync_on_pseudo_op
               desc: Start sync with pseudo_op

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_switch
               desc: true if this a link in etherswitch

        num_nodes
            default: 2
               desc: Number of simulate nodes

        server_name
            default: localhost
               desc: Message server name

        server_port
            default: 2200
               desc: Message server port

        speed
            default: 1Gbps
               desc: link speed

        sync_repeat
            default: 10us
               desc: dist sync barrier repeat

        sync_start
            default: 5200000000000t
               desc: first dist sync barrier


    DmaDevice
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    DmaVirtDevice
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    DuelingRP
        constituency_size
               desc: The size of a region containing one sample

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        replacement_policy_a
               desc: Sub-replacement policy A

        replacement_policy_b
               desc: Sub-replacement policy B

        team_size
               desc: Number of entries in a sampling set that belong to a team


    DummyChecker
        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        exitOnError
               desc: Exit on an error

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        updateOnError
               desc: Update the checker with the main CPU's state on an error

        warnOnlyOnLoadError
            default: True
               desc: If a load result is incorrect, only print a warning and do
                     not exit

        workload
               desc: processes to run


    EmulatedDriver
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        filename
               desc: device file name (under /dev)


    EtherBus
        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        loopback
            default: True
               desc: send packet back to the sending interface

        speed
            default: 100Mbps
               desc: bus speed in bits per second


    EtherDevBase
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        dma_read_delay
            default: 0us
               desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
               desc: multiplier for dma reads

        dma_write_delay
            default: 0us
               desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
               desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f81016b3158>
               desc: Ethernet Hardware Address

        host
            default: Parent.any
               desc: PCI host

        intr_delay
            default: 10us
               desc: Interrupt propagation delay

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        rss
               desc: Receive Side Scaling

        rx_delay
            default: 1us
               desc: Receive Delay

        rx_fifo_size
            default: 512KiB
               desc: max size of rx fifo

        rx_filter
            default: True
               desc: Enable Receive Filter

        rx_thread
               desc: dedicated kernel thread for transmit

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of

        tx_delay
            default: 1us
               desc: Transmit Delay

        tx_fifo_size
            default: 512KiB
               desc: max size of tx fifo

        tx_thread
               desc: dedicated kernel threads for receive


    EtherDevice
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    EtherDump
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        file
               desc: dump file

        maxlen
            default: 96
               desc: max portion of packet data to dump


    EtherLink
        delay
            default: 0us
               desc: packet transmit delay

        delay_var
            default: 0ns
               desc: packet transmit delay variability

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        speed
            default: 1Gbps
               desc: link speed


    EtherSwitch
        delay
            default: 0us
               desc: packet transmit delay

        delay_var
            default: 0ns
               desc: packet transmit delay variability

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        fabric_speed
            default: 10Gbps
               desc: switch fabric speed in bits per second

        output_buffer_size
            default: 1MiB
               desc: size of output port buffers

        time_to_live
            default: 10ms
               desc: time to live of MAC address maping


    EtherTap
        bufsz
            default: 10000
               desc: tap buffer size

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        tap_device_name
            default: gem5-tap
               desc: Tap device name

        tun_clone_device
            default: /dev/net/tun
               desc: Path to the tun clone device node


    EtherTapBase
        bufsz
            default: 10000
               desc: tap buffer size

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    EtherTapStub
        bufsz
            default: 10000
               desc: tap buffer size

        dump
            default: Null
               desc: dump object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        port
            default: 3500
               desc: Port helper should send packets to


    ExeTracer
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    ExternalMaster
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        port_data
            default: stub
               desc: A string to pass to the port handler (in a format specific
                     to the handler) to describe how the port should be
                     bound/bindable/discoverable

        port_type
            default: stub
               desc: Registered external port handler to pass this port to in
                     instantiation

        system
            default: Parent.any
               desc: System this external port belongs to


    ExternalSlave
        addr_ranges
               desc: Addresses served by this port's external agent

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        port_data
            default: stub
               desc: A string to pass to the port handler (in a format specific
                     to the handler) to describe how the port should be
                     bound/bindable/discoverable

        port_type
            default: stub
               desc: Registered external port handler to pass this port to in
                     instantiation


    FALRU
        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        entry_size
            default: Parent.cache_line_size
               desc: Indexing entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indexing_policy
            default: SetAssociative
               desc: Indexing policy

        min_tracked_cache_size
            default: 128KiB
               desc: Minimum cache size for which we track statistics

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sequential_access
            default: Parent.sequential_access
               desc: Whether to access tags and data sequentially

        size
            default: Parent.size
               desc: capacity in bytes

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
            default: Parent.tag_latency
               desc: The tag lookup latency for this cache

        warmup_percentage
            default: Parent.warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache


    FIFORP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    FPC
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format

        zero_run_bits
            default: 3
               desc: Number of bits of the zero run bit field


    FPCD
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    FUDesc
        count
               desc: number of these FU's available

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        opList
               desc: operation classes for this FU type


    FUPool
        FUList
               desc: list of FU's for this pool

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    FaultModel
        baseline_fault_vector_database
            default: [5, 40, 0.080892, 0.109175, 0.018864, 0.130408, 0.059724,
                     0.077571, 0.03483, 0.08343, 0.0675, 0.1215, 5, 39, 0.06264,
                     0.0891, 0.016821, 0.10962, 0.051462, 0.06021, 0.0297,
                     0.07614, 0.0621, 0.1161, 5, 38, 0.05049, 0.07695, 0.015782,
                     0.09153, 0.04455, 0.04617, 0.02592, 0.0702, 0.057294,
                     0.1107, 5, 37, 0.04212, 0.06777, 0.014191, 0.08289,
                     0.040986, 0.0378, 0.02376, 0.06588, 0.053568, 0.10449, 5,
                     36, 0.03591, 0.06102, 0.013211, 0.0756, 0.0351, 0.03024,
                     0.02106, 0.06156, 0.049815, 0.10071, 5, 35, 0.03213,
                     0.05481, 0.011964, 0.07155, 0.03186, 0.02673, 0.01971,
                     0.05751, 0.047169, 0.09423, 5, 34, 0.02889, 0.05103,
                     0.011054, 0.0675, 0.03051, 0.02345, 0.01863, 0.054, 0.0459,
                     0.08829, 5, 33, 0.02646, 0.04725, 0.01016, 0.06264,
                     0.028971, 0.0216, 0.01728, 0.04941, 0.042903, 0.08208, 5,
                     32, 0.0243, 0.04293, 0.009312, 0.05778, 0.027, 0.01971,
                     0.01647, 0.04536, 0.04131, 0.0756, 5, 31, 0.02241, 0.03726,
                     0.00891, 0.05454, 0.024732, 0.018171, 0.01566, 0.04347,
                     0.039447, 0.07074, 5, 30, 0.02187, 0.03213, 0.008162,
                     0.05022, 0.023625, 0.016762, 0.01377, 0.03915, 0.037557,
                     0.06588, 5, 29, 0.02079, 0.02808, 0.007657, 0.04266,
                     0.020061, 0.016043, 0.01269, 0.03672, 0.035451, 0.06237, 5,
                     28, 0.01944, 0.02565, 0.007123, 0.0378, 0.0189, 0.015363,
                     0.01188, 0.03348, 0.0324, 0.05778, 5, 27, 0.018473,
                     0.02376, 0.006737, 0.03483, 0.018036, 0.014153, 0.011232,
                     0.03024, 0.030645, 0.05589, 5, 26, 0.01755, 0.02133,
                     0.00644, 0.03213, 0.016497, 0.013511, 0.010031, 0.027621,
                     0.028242, 0.05103, 5, 25, 0.016462, 0.02052, 0.00621,
                     0.02889, 0.015822, 0.013095, 0.009442, 0.0216, 0.026379,
                     0.04617, 5, 24, 0.01593, 0.01836, 0.00594, 0.02673,
                     0.015047, 0.012377, 0.008918, 0.01836, 0.023193, 0.0378, 5,
                     23, 0.01539, 0.017931, 0.005594, 0.025488, 0.013365,
                     0.012037, 0.008775, 0.01512, 0.018657, 0.03159, 5, 22,
                     0.014804, 0.017167, 0.005338, 0.023976, 0.012258, 0.011734,
                     0.008087, 0.0135, 0.015444, 0.02619, 5, 21, 0.01418,
                     0.016548, 0.004995, 0.022194, 0.011807, 0.011073, 0.007236,
                     0.01107, 0.0135, 0.02187, 5, 20, 0.013743, 0.016176,
                     0.004613, 0.020414, 0.01107, 0.010415, 0.00622, 0.010415,
                     0.0108, 0.019077, 5, 19, 0.011877, 0.015412, 0.003861,
                     0.016659, 0.008235, 0.00864, 0.0054, 0.00972, 0.008532,
                     0.01377, 5, 18, 0.011097, 0.01431, 0.003483, 0.014526,
                     0.006912, 0.00756, 0.00378, 0.00864, 0.006885, 0.01026, 5,
                     17, 0.010419, 0.011939, 0.0027, 0.011394, 0.0054, 0.006318,
                     0.003038, 0.0081, 0.0054, 0.00945, 5, 16, 0.009887,
                     0.00972, 0.002395, 0.010152, 0.004023, 0.0054, 0.002743,
                     0.00702, 0.00459, 0.00837, 5, 15, 0.009617, 0.007825,
                     0.002079, 0.008289, 0.00378, 0.004806, 0.002236, 0.00648,
                     0.003996, 0.008127, 5, 14, 0.00871, 0.00682, 0.001817,
                     0.007749, 0.00324, 0.004185, 0.00176, 0.0054, 0.002538,
                     0.006615, 5, 13, 0.008116, 0.006566, 0.001566, 0.006426,
                     0.002741, 0.003564, 0.001299, 0.00459, 0.001917, 0.005994,
                     5, 12, 0.007908, 0.006151, 0.00135, 0.0054, 0.002471,
                     0.003132, 0.000794, 0.00405, 0.001323, 0.00594, 5, 11,
                     0.00769, 0.005627, 0.001094, 0.005076, 0.002363, 0.002052,
                     0.000567, 0.00351, 0.001188, 0.00486, 5, 10, 0.00756,
                     0.005038, 0.000805, 0.004536, 0.001985, 0.00054, 0.0,
                     0.00243, 0.000999, 0.00324, 5, 9, 0.007314, 0.004193,
                     0.00054, 0.003834, 0.001715, 0.0, 0.0, 0.00216, 0.000945,
                     0.0027, 5, 8, 0.00675, 0.00324, 0.0, 0.00324, 0.001323,
                     0.0, 0.0, 0.00135, 0.000837, 0.002646, 5, 7, 0.006461,
                     0.0027, 0.0, 0.0027, 0.001215, 0.0, 0.0, 0.0, 0.00081,
                     0.001809, 5, 6, 0.00624, 0.001796, 0.0, 0.002052, 0.001013,
                     0.0, 0.0, 0.0, 0.000756, 0.00162, 5, 5, 0.00543, 0.000675,
                     0.0, 0.000864, 0.000864, 0.0, 0.0, 0.0, 0.000729, 0.001593,
                     5, 4, 0.00378, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.00108, 5, 3, 0.00135, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.00054, 5, 2, 0.00054, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.00027, 5, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.0, 4, 40, 0.079484, 0.106785, 0.018198,
                     0.122699, 0.057538, 0.076974, 0.034813, 0.079276, 0.061426,
                     0.112509, 4, 39, 0.062146, 0.088671, 0.016205, 0.108082,
                     0.050454, 0.059905, 0.0296, 0.075465, 0.057362, 0.106596,
                     4, 38, 0.050047, 0.076478, 0.014924, 0.090994, 0.043475,
                     0.045808, 0.025794, 0.06922, 0.054351, 0.101993, 4, 37,
                     0.041712, 0.067272, 0.013551, 0.082516, 0.040026, 0.03739,
                     0.02358, 0.064897, 0.051395, 0.097511, 4, 36, 0.035384,
                     0.060487, 0.012434, 0.075287, 0.034229, 0.029784, 0.020859,
                     0.060167, 0.048222, 0.094055, 4, 35, 0.031455, 0.054259,
                     0.01129, 0.071141, 0.031259, 0.026055, 0.01956, 0.055478,
                     0.045887, 0.088965, 4, 34, 0.028307, 0.050427, 0.010342,
                     0.067048, 0.029835, 0.022525, 0.018495, 0.052523, 0.044253,
                     0.083727, 4, 33, 0.025847, 0.046687, 0.009384, 0.062196,
                     0.028, 0.020646, 0.017102, 0.048735, 0.041837, 0.079286, 4,
                     32, 0.023688, 0.042449, 0.008645, 0.057303, 0.02607,
                     0.018765, 0.016315, 0.045001, 0.040163, 0.073143, 4, 31,
                     0.021905, 0.036781, 0.008235, 0.054011, 0.0242, 0.017496,
                     0.015528, 0.042795, 0.038273, 0.068675, 4, 30, 0.021195,
                     0.031563, 0.007456, 0.049545, 0.022757, 0.016081, 0.013646,
                     0.038817, 0.03641, 0.063086, 4, 29, 0.020115, 0.027494,
                     0.006992, 0.042302, 0.019517, 0.015096, 0.012562, 0.035562,
                     0.034223, 0.059954, 4, 28, 0.018889, 0.02504, 0.006472,
                     0.037295, 0.018383, 0.01454, 0.01176, 0.032949, 0.032022,
                     0.055782, 4, 27, 0.01763, 0.02315, 0.006055, 0.034262,
                     0.017183, 0.013759, 0.010949, 0.029876, 0.030294, 0.053339,
                     4, 26, 0.016875, 0.020762, 0.005743, 0.031664, 0.016002,
                     0.013123, 0.00974, 0.026487, 0.027824, 0.048681, 4, 25,
                     0.01593, 0.01966, 0.005516, 0.028215, 0.015147, 0.01242,
                     0.009311, 0.020643, 0.025988, 0.043443, 4, 24, 0.015425,
                     0.01779, 0.005211, 0.02619, 0.01453, 0.011838, 0.008783,
                     0.017314, 0.022518, 0.035681, 4, 23, 0.014947, 0.017314,
                     0.004878, 0.024813, 0.012897, 0.011507, 0.008451, 0.014445,
                     0.017982, 0.029673, 4, 22, 0.01443, 0.016278, 0.00461,
                     0.023077, 0.011945, 0.011148, 0.007918, 0.012825, 0.015107,
                     0.023814, 4, 21, 0.013643, 0.015699, 0.00432, 0.021686,
                     0.011598, 0.010383, 0.007113, 0.010395, 0.013176, 0.019197,
                     4, 20, 0.013023, 0.015244, 0.003995, 0.019155, 0.010935,
                     0.009227, 0.005914, 0.009227, 0.010665, 0.016234, 4, 19,
                     0.011185, 0.014467, 0.003186, 0.015718, 0.007822, 0.007965,
                     0.005273, 0.008374, 0.008262, 0.012623, 4, 18, 0.010399,
                     0.013419, 0.002808, 0.013696, 0.006681, 0.006885, 0.003579,
                     0.007579, 0.006197, 0.009315, 4, 17, 0.009773, 0.011089,
                     0.002025, 0.010882, 0.005054, 0.005881, 0.002928, 0.007101,
                     0.004914, 0.0081, 4, 16, 0.009054, 0.009054, 0.001743,
                     0.009477, 0.003799, 0.005081, 0.002365, 0.006345, 0.003942,
                     0.007061, 4, 15, 0.008575, 0.006882, 0.001404, 0.007792,
                     0.003449, 0.004131, 0.001793, 0.005327, 0.002903, 0.006264,
                     4, 14, 0.008069, 0.005655, 0.001169, 0.00692, 0.002808,
                     0.00351, 0.001277, 0.004307, 0.001782, 0.005184, 4, 13,
                     0.007668, 0.005173, 0.000986, 0.005751, 0.002336, 0.002889,
                     0.000919, 0.003609, 0.001283, 0.004631, 4, 12, 0.007403,
                     0.004563, 0.000675, 0.004852, 0.002066, 0.002457, 0.000532,
                     0.003083, 0.000662, 0.004374, 4, 11, 0.007152, 0.004127,
                     0.000547, 0.004401, 0.001937, 0.001377, 0.000284, 0.002473,
                     0.000594, 0.003456, 4, 10, 0.006885, 0.00353, 0.000402,
                     0.00392, 0.001613, 0.000405, 0.0, 0.001755, 0.0005,
                     0.002565, 4, 9, 0.006746, 0.00292, 0.00027, 0.003159,
                     0.001404, 0.0, 0.0, 0.001485, 0.000473, 0.002025, 4, 8,
                     0.006257, 0.00229, 0.0, 0.002565, 0.001107, 0.0, 0.0,
                     0.000675, 0.000419, 0.001971, 4, 7, 0.005931, 0.001825,
                     0.0, 0.002025, 0.000999, 0.0, 0.0, 0.0, 0.000405, 0.001134,
                     4, 6, 0.005585, 0.001199, 0.0, 0.001463, 0.000844, 0.0,
                     0.0, 0.0, 0.000378, 0.000945, 4, 5, 0.004967, 0.000545,
                     0.0, 0.000637, 0.000695, 0.0, 0.0, 0.0, 0.000405, 0.000864,
                     4, 4, 0.003105, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.00054, 4, 3, 0.000888, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.00027, 4, 2, 0.00027, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.000135, 4, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.0, 0.0, 3, 40, 0.078075, 0.104396, 0.017531,
                     0.114991, 0.055352, 0.076378, 0.034795, 0.075122, 0.055352,
                     0.103518, 3, 39, 0.061652, 0.088241, 0.01559, 0.106545,
                     0.049445, 0.0596, 0.0295, 0.07479, 0.052623, 0.097092, 3,
                     38, 0.049604, 0.076005, 0.014067, 0.090458, 0.042401,
                     0.045446, 0.025669, 0.06824, 0.051408, 0.093285, 3, 37,
                     0.041305, 0.066774, 0.012911, 0.082142, 0.039066, 0.036979,
                     0.023401, 0.063914, 0.049221, 0.090531, 3, 36, 0.034857,
                     0.059954, 0.011656, 0.074974, 0.033359, 0.029327, 0.020658,
                     0.058774, 0.046629, 0.087399, 3, 35, 0.03078, 0.053708,
                     0.010616, 0.070732, 0.030659, 0.02538, 0.01941, 0.053447,
                     0.044604, 0.0837, 3, 34, 0.027724, 0.049823, 0.009631,
                     0.066596, 0.02916, 0.0216, 0.01836, 0.051046, 0.042606,
                     0.079164, 3, 33, 0.025234, 0.046124, 0.008608, 0.061752,
                     0.02703, 0.019691, 0.016924, 0.04806, 0.04077, 0.076491, 3,
                     32, 0.023077, 0.041969, 0.007979, 0.056827, 0.02514,
                     0.01782, 0.01616, 0.044642, 0.039015, 0.070686, 3, 31,
                     0.0214, 0.036302, 0.00756, 0.053482, 0.023668, 0.016821,
                     0.015395, 0.04212, 0.037098, 0.066609, 3, 30, 0.02052,
                     0.030996, 0.00675, 0.04887, 0.021889, 0.015401, 0.013522,
                     0.038483, 0.035262, 0.060291, 3, 29, 0.01944, 0.026908,
                     0.006326, 0.041945, 0.018973, 0.014148, 0.012434, 0.034403,
                     0.032994, 0.057537, 3, 28, 0.018338, 0.02443, 0.005821,
                     0.03679, 0.017866, 0.013716, 0.01164, 0.032419, 0.031644,
                     0.053784, 3, 27, 0.016786, 0.02254, 0.005373, 0.033693,
                     0.01633, 0.013365, 0.010665, 0.029511, 0.029943, 0.050787,
                     3, 26, 0.0162, 0.020193, 0.005046, 0.031199, 0.015506,
                     0.012736, 0.00945, 0.025353, 0.027405, 0.046332, 3, 25,
                     0.015398, 0.0188, 0.004822, 0.02754, 0.014472, 0.011745,
                     0.00918, 0.019686, 0.025596, 0.040716, 3, 24, 0.01492,
                     0.017221, 0.004482, 0.02565, 0.014013, 0.0113, 0.008648,
                     0.016268, 0.021843, 0.033561, 3, 23, 0.014504, 0.016697,
                     0.004161, 0.024138, 0.012428, 0.010978, 0.008127, 0.01377,
                     0.017307, 0.027756, 3, 22, 0.014056, 0.01539, 0.003883,
                     0.022178, 0.011632, 0.010562, 0.007749, 0.01215, 0.014769,
                     0.021438, 3, 21, 0.013106, 0.01485, 0.003645, 0.021179,
                     0.011389, 0.009693, 0.00699, 0.00972, 0.012852, 0.016524,
                     3, 20, 0.012304, 0.014313, 0.003378, 0.017896, 0.0108,
                     0.008039, 0.005608, 0.008039, 0.01053, 0.013392, 3, 19,
                     0.010492, 0.013522, 0.002511, 0.014777, 0.007409, 0.00729,
                     0.005146, 0.007028, 0.007992, 0.011475, 3, 18, 0.009701,
                     0.012528, 0.002133, 0.012866, 0.00645, 0.00621, 0.003378,
                     0.006518, 0.005508, 0.00837, 3, 17, 0.009126, 0.010238,
                     0.00135, 0.010371, 0.004709, 0.005443, 0.002819, 0.006102,
                     0.004428, 0.00675, 3, 16, 0.008222, 0.008389, 0.001091,
                     0.008802, 0.003575, 0.004763, 0.001987, 0.00567, 0.003294,
                     0.005751, 3, 15, 0.007533, 0.00594, 0.000729, 0.007295,
                     0.003119, 0.003456, 0.00135, 0.004174, 0.001809, 0.004401,
                     3, 14, 0.007428, 0.00449, 0.000521, 0.006091, 0.002376,
                     0.002835, 0.000794, 0.003213, 0.001026, 0.003753, 3, 13,
                     0.00722, 0.00378, 0.000405, 0.005076, 0.001931, 0.002214,
                     0.00054, 0.002627, 0.000648, 0.003267, 3, 12, 0.006899,
                     0.002975, 0.0, 0.004304, 0.001661, 0.001782, 0.00027,
                     0.002117, 0.0, 0.002808, 3, 11, 0.006615, 0.002627, 0.0,
                     0.003726, 0.001512, 0.000702, 0.0, 0.001436, 0.0, 0.002052,
                     3, 10, 0.00621, 0.002022, 0.0, 0.003305, 0.001242, 0.00027,
                     0.0, 0.00108, 0.0, 0.00189, 3, 9, 0.006178, 0.001647, 0.0,
                     0.002484, 0.001094, 0.0, 0.0, 0.00081, 0.0, 0.00135, 3, 8,
                     0.005765, 0.001339, 0.0, 0.00189, 0.000891, 0.0, 0.0, 0.0,
                     0.0, 0.001296, 3, 7, 0.0054, 0.00095, 0.0, 0.00135,
                     0.000783, 0.0, 0.0, 0.0, 0.0, 0.000459, 3, 6, 0.00493,
                     0.000602, 0.0, 0.000875, 0.000675, 0.0, 0.0, 0.0, 0.0,
                     0.00027, 3, 5, 0.004504, 0.000416, 0.0, 0.00041, 0.000527,
                     0.0, 0.0, 0.0, 8.1e-05, 0.000135, 3, 4, 0.00243, 0.0, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 3, 0.000427, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 2, 0.0, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 1, 0.0, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 40, 0.077418,
                     0.103451, 0.016828, 0.109064, 0.054341, 0.075962, 0.034795,
                     0.075122, 0.051976, 0.081459, 2, 39, 0.06072, 0.087215,
                     0.014756, 0.103532, 0.048041, 0.059297, 0.029376, 0.074115,
                     0.050193, 0.077382, 2, 38, 0.048859, 0.074947, 0.013362,
                     0.08918, 0.041598, 0.045021, 0.025537, 0.066803, 0.048722,
                     0.074655, 2, 37, 0.040158, 0.065781, 0.012126, 0.080282,
                     0.038175, 0.036686, 0.023178, 0.062884, 0.047088, 0.07263,
                     2, 36, 0.033881, 0.058774, 0.011001, 0.072895, 0.032542,
                     0.028434, 0.020461, 0.057424, 0.045225, 0.069728, 2, 35,
                     0.030294, 0.052831, 0.0098, 0.069422, 0.029587, 0.024311,
                     0.019232, 0.052294, 0.043254, 0.067311, 2, 34, 0.026957,
                     0.048824, 0.008847, 0.065224, 0.028054, 0.020655, 0.018095,
                     0.049876, 0.041553, 0.064112, 2, 33, 0.024349, 0.045159,
                     0.007976, 0.060371, 0.026226, 0.018652, 0.016776, 0.047385,
                     0.039704, 0.061695, 2, 32, 0.022078, 0.040951, 0.007202,
                     0.05533, 0.024365, 0.017145, 0.016065, 0.043944, 0.037719,
                     0.057699, 2, 31, 0.020733, 0.035223, 0.006791, 0.052327,
                     0.02285, 0.01579, 0.015233, 0.041124, 0.035964, 0.05481, 2,
                     30, 0.019626, 0.029984, 0.006021, 0.046551, 0.021086,
                     0.014673, 0.013133, 0.037757, 0.034007, 0.049923, 2, 29,
                     0.018765, 0.025923, 0.005677, 0.039731, 0.018291, 0.013707,
                     0.011973, 0.033543, 0.031847, 0.047048, 2, 28, 0.017539,
                     0.023491, 0.005192, 0.03518, 0.017033, 0.013349, 0.011092,
                     0.031296, 0.02997, 0.04424, 2, 27, 0.01627, 0.021488,
                     0.004753, 0.032258, 0.015628, 0.012909, 0.010419, 0.028179,
                     0.028202, 0.041756, 2, 26, 0.015525, 0.019557, 0.00439,
                     0.029942, 0.014652, 0.012207, 0.009339, 0.024975, 0.025745,
                     0.037679, 2, 25, 0.014638, 0.018036, 0.004146, 0.026314,
                     0.013797, 0.011314, 0.009099, 0.018864, 0.023517, 0.032832,
                     2, 24, 0.014075, 0.016575, 0.003788, 0.024444, 0.013045,
                     0.01078, 0.008541, 0.015587, 0.01971, 0.028013, 2, 23,
                     0.013597, 0.015638, 0.00343, 0.02297, 0.011632, 0.010471,
                     0.008031, 0.012675, 0.015296, 0.023004, 2, 22, 0.012968,
                     0.014715, 0.003089, 0.021096, 0.01099, 0.009929, 0.007642,
                     0.010846, 0.012825, 0.017253, 2, 21, 0.012088, 0.014175,
                     0.002884, 0.020046, 0.010148, 0.009032, 0.006813, 0.008261,
                     0.010449, 0.0135, 2, 20, 0.010976, 0.013381, 0.002693,
                     0.016732, 0.009381, 0.007742, 0.0054, 0.006437, 0.0081,
                     0.010841, 2, 19, 0.009566, 0.012631, 0.001836, 0.013686,
                     0.007125, 0.006782, 0.003923, 0.005431, 0.005589, 0.008613,
                     2, 18, 0.008982, 0.011349, 0.001458, 0.011744, 0.005708,
                     0.005742, 0.002724, 0.004884, 0.003618, 0.006764, 2, 17,
                     0.008273, 0.009439, 0.000845, 0.009291, 0.00425, 0.004857,
                     0.002327, 0.004469, 0.002673, 0.004847, 2, 16, 0.007679,
                     0.007704, 0.000545, 0.007737, 0.003394, 0.003988, 0.001534,
                     0.004045, 0.001742, 0.003834, 2, 15, 0.007236, 0.005265,
                     0.000365, 0.006442, 0.002565, 0.003089, 0.000675, 0.003023,
                     0.000959, 0.002808, 2, 14, 0.00709, 0.003787, 0.000261,
                     0.00499, 0.001802, 0.0024, 0.000397, 0.002249, 0.000608,
                     0.002457, 2, 13, 0.006877, 0.003029, 0.000203, 0.004076,
                     0.001404, 0.001835, 0.00027, 0.001814, 0.000324, 0.002012,
                     2, 12, 0.006575, 0.002311, 0.0, 0.003502, 0.001249,
                     0.001458, 0.000135, 0.001436, 0.0, 0.00185, 2, 11,
                     0.006314, 0.001836, 0.0, 0.003051, 0.001114, 0.000597, 0.0,
                     0.000841, 0.0, 0.00135, 2, 10, 0.005971, 0.001434, 0.0,
                     0.00257, 0.000945, 0.00023, 0.0, 0.00054, 0.0, 0.001215, 2,
                     9, 0.005627, 0.001172, 0.0, 0.001809, 0.000783, 1.9e-05,
                     0.0, 0.000405, 0.0, 0.000675, 2, 8, 0.005144, 0.00094, 0.0,
                     0.001276, 0.000668, 3.8e-05, 0.0, 0.0, 0.0, 0.000648, 2, 7,
                     0.004686, 0.000622, 0.0, 0.00089, 0.000581, 9e-06, 0.0,
                     0.0, 0.0, 0.00023, 2, 6, 0.004247, 0.000428, 0.0, 0.000541,
                     0.000473, 1.9e-05, 0.0, 0.0, 0.0, 0.000135, 2, 5, 0.003857,
                     0.000269, 0.0, 0.00032, 0.000419, 0.0, 0.0, 0.0, 4.1e-05,
                     6.8e-05, 2, 4, 0.001459, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 2, 3, 0.000213, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.0, 2, 2, 1.1e-05, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.0, 2, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,
                     0.0, 0.0, 0.0, 1, 40, 0.076761, 0.102506, 0.016124,
                     0.103138, 0.05333, 0.075546, 0.034795, 0.075122, 0.0486,
                     0.0594, 1, 39, 0.059789, 0.086189, 0.013921, 0.100518,
                     0.046637, 0.058995, 0.029252, 0.07344, 0.047763, 0.057672,
                     1, 38, 0.048114, 0.073888, 0.012658, 0.087901, 0.040794,
                     0.044596, 0.025404, 0.065367, 0.046035, 0.056025, 1, 37,
                     0.039012, 0.064789, 0.01134, 0.078422, 0.037284, 0.036393,
                     0.022955, 0.061854, 0.044955, 0.054729, 1, 36, 0.032905,
                     0.057594, 0.010346, 0.070816, 0.031725, 0.02754, 0.020264,
                     0.056074, 0.043821, 0.052056, 1, 35, 0.029808, 0.051953,
                     0.008983, 0.068113, 0.028515, 0.023242, 0.019054, 0.051141,
                     0.041904, 0.050922, 1, 34, 0.02619, 0.047825, 0.008062,
                     0.063852, 0.026949, 0.01971, 0.017831, 0.048705, 0.0405,
                     0.049059, 1, 33, 0.023463, 0.044194, 0.007344, 0.05899,
                     0.025423, 0.017612, 0.016629, 0.04671, 0.038637, 0.046899,
                     1, 32, 0.021079, 0.039933, 0.006426, 0.053833, 0.02359,
                     0.01647, 0.015971, 0.043246, 0.036423, 0.044712, 1, 31,
                     0.020066, 0.034144, 0.006021, 0.051173, 0.022032, 0.014758,
                     0.015071, 0.040127, 0.03483, 0.043011, 1, 30, 0.018733,
                     0.028971, 0.005292, 0.044231, 0.020282, 0.013946, 0.012744,
                     0.037031, 0.032751, 0.039555, 1, 29, 0.01809, 0.024937,
                     0.005027, 0.037517, 0.017609, 0.013265, 0.011513, 0.032684,
                     0.030699, 0.036558, 1, 28, 0.01674, 0.022553, 0.004563,
                     0.033569, 0.0162, 0.012982, 0.010544, 0.030173, 0.028296,
                     0.034695, 1, 27, 0.015755, 0.020436, 0.004134, 0.030823,
                     0.014926, 0.012452, 0.010174, 0.026846, 0.02646, 0.032724,
                     1, 26, 0.01485, 0.018922, 0.003734, 0.028685, 0.013797,
                     0.011678, 0.009229, 0.024597, 0.024084, 0.029025, 1, 25,
                     0.013878, 0.017272, 0.00347, 0.025088, 0.013122, 0.010884,
                     0.009018, 0.018041, 0.021438, 0.024948, 1, 24, 0.01323,
                     0.01593, 0.003094, 0.023239, 0.012077, 0.01026, 0.008435,
                     0.014907, 0.017577, 0.022464, 1, 23, 0.01269, 0.01458,
                     0.0027, 0.021803, 0.010835, 0.009963, 0.007935, 0.01158,
                     0.013284, 0.018252, 1, 22, 0.01188, 0.01404, 0.002295,
                     0.020015, 0.010349, 0.009296, 0.007536, 0.009542, 0.010881,
                     0.013068, 1, 21, 0.01107, 0.0135, 0.002122, 0.018914,
                     0.008907, 0.00837, 0.006637, 0.006801, 0.008046, 0.010476,
                     1, 20, 0.009647, 0.01245, 0.002009, 0.015568, 0.007962,
                     0.007444, 0.005192, 0.004836, 0.00567, 0.008289, 1, 19,
                     0.00864, 0.01174, 0.001161, 0.012596, 0.006842, 0.006275,
                     0.0027, 0.003834, 0.003186, 0.005751, 1, 18, 0.008262,
                     0.010171, 0.000783, 0.010622, 0.004965, 0.005273, 0.002071,
                     0.003251, 0.001728, 0.005157, 1, 17, 0.00742, 0.00864,
                     0.00034, 0.008211, 0.003791, 0.004271, 0.001836, 0.002835,
                     0.000918, 0.002943, 1, 16, 0.007136, 0.00702, 0.0,
                     0.006672, 0.003213, 0.003213, 0.00108, 0.002419, 0.000189,
                     0.001917, 1, 15, 0.006939, 0.00459, 0.0, 0.005589,
                     0.002012, 0.002722, 0.0, 0.001871, 0.000108, 0.001215, 1,
                     14, 0.006753, 0.003083, 0.0, 0.003888, 0.001229, 0.001966,
                     0.0, 0.001285, 0.000189, 0.001161, 1, 13, 0.006534,
                     0.002279, 0.0, 0.003075, 0.000878, 0.001455, 0.0, 0.001002,
                     0.0, 0.000756, 1, 12, 0.006251, 0.001647, 0.0, 0.0027,
                     0.000837, 0.001134, 0.0, 0.000756, 0.0, 0.000891, 1, 11,
                     0.006013, 0.001045, 0.0, 0.002376, 0.000716, 0.000491, 0.0,
                     0.000246, 0.0, 0.000648, 1, 10, 0.005732, 0.000845, 0.0,
                     0.001836, 0.000648, 0.000189, 0.0, 0.0, 0.0, 0.00054, 1, 9,
                     0.005076, 0.000697, 0.0, 0.001134, 0.000473, 3.8e-05, 0.0,
                     0.0, 0.0, 0.0, 1, 8, 0.004523, 0.00054, 0.0, 0.000662,
                     0.000446, 7.6e-05, 0.0, 0.0, 0.0, 0.0, 1, 7, 0.003972,
                     0.000294, 0.0, 0.000429, 0.000378, 1.9e-05, 0.0, 0.0, 0.0,
                     0.0, 1, 6, 0.003564, 0.000254, 0.0, 0.000208, 0.00027,
                     3.8e-05, 0.0, 0.0, 0.0, 0.0, 1, 5, 0.00321, 0.000122, 0.0,
                     0.00023, 0.000311, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 4, 0.000489,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 3, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 2, 2.2e-05,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 1, 0.0,
                     0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -1]


        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        temperature_weights_database
            default: [71, 1, 72, 2, 73, 3, 74, 4, 75, 5, 76, 5, 77, 6, 78, 7,
                     8, 80, 10, 81, 11, 82, 12, 83, 12, 84, 13, 85, 14, 86, 16,
                     87, 17, 88, 18, 89, 19, 90, 20, 91, 22, 92, 24, 93, 26, 94,
                     27, 95, 29, 96, 30, 97, 32, 98, 35, 99, 37, 100, 39, 101,
                     42, 102, 45, 103, 47, 104, 50, 105, 53, 106, 56, 107, 61,
                     108, 65, 109, 70, 110, 74, 111, 78, 112, 82, 113, 89, 114,
                     95, 115, 100, 116, 106, 117, 115, 118, 122, 119, 130, 120,
                     139, 121, 147, 122, 156, 123, 169, 124, 178, 125, 190, -1]



    FrequentValuesCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        check_saturation
               desc: Whether the counters should be manipulated in case of
                     saturation.

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        code_generation_ticks
            default: 10000
               desc: Number of elapsed ticks until the samples are analyzed and
                     their codes are generated.

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        counter_bits
            default: 18
               desc: Number of bits per frequency counter.

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        max_code_length
            default: 18
               desc: Maximum number of bits in a codeword. If 0, table indices
                     are not encoded.

        num_samples
            default: 100000
               desc: Number of samples that must be taken before compression is
                     effectively used.

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format

        vft_assoc
            default: 16
               desc: Associativity of the VFT.

        vft_entries
            default: 1024
               desc: Number of entries of the VFT.

        vft_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the VFT.

        vft_replacement_policy
            default: LFURP
               desc: Replacement policy of the VFT.


    GUPSGen
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        init_memory
               desc: Whether or not to initialize the memory, it does not effect
                     the performance

        mem_size
               desc: Size for allocating update table, based on randomAccess
                     benchmark specification, this should be equal to half of
                     total system memory ,also should be a power of 2

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        request_queue_size
            default: 1024
               desc: Maximum number of parallel outstanding requests

        start_addr
               desc: Start address for allocating update table, should be a
                     multiple of block_size

        system
            default: Parent.any
               desc: System this generator is a part of

        update_limit
               desc: The number of updates to issue before the simulation is


    GarnetExtLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        credit_links
            default: [<m5.objects.GarnetLink.CreditLink object at
                     0x7f8100eb3860>, <m5.objects.GarnetLink.CreditLink object
                     at 0x7f8100eb39e8>]
               desc: backward flow-control links

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_cdc
               desc: Enable Clock Domain Crossing

        ext_cred_bridge
               desc: Credit Bridge at external end

        ext_net_bridge
               desc: Network Bridge at external end

        ext_node
               desc: External node

        ext_serdes
               desc: Enable Serializer-Deserializer

        int_cdc
               desc: Enable Clock Domain Crossing

        int_cred_bridge
               desc: Credit Bridge at internal end

        int_net_bridge
               desc: Network Bridge at internal end

        int_node
               desc: ID of internal node

        int_serdes
               desc: Enable Serializer-Deserializer

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        network_links
            default: [<m5.objects.GarnetLink.NetworkLink object at
                     0x7f8100eb35c0>, <m5.objects.GarnetLink.NetworkLink object
                     at 0x7f8100eb3710>]
               desc: forward links

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis

        width
            default: Parent.ni_flit_size
               desc: bit width supported by the router


    GarnetIntLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        credit_link
            default: CreditLink
               desc: backward flow-control link

        dst_cdc
               desc: Enable Clock Domain Crossing

        dst_cred_bridge
            default: Null
               desc: Credit Bridge at dest

        dst_inport
               desc: Inport direction at dst router

        dst_net_bridge
            default: Null
               desc: Network Bridge at dest

        dst_node
               desc: Router on dst end

        dst_serdes
               desc: Enable Serializer-Deserializer

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        network_link
            default: NetworkLink
               desc: forward link

        src_cdc
               desc: Enable Clock Domain Crossing

        src_cred_bridge
            default: Null
               desc: Credit Bridge at source

        src_net_bridge
            default: Null
               desc: Network Bridge at source

        src_node
               desc: Router on src end

        src_outport
               desc: Outport direction at src router

        src_serdes
               desc: Enable Serializer-Deserializer

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis

        width
            default: Parent.ni_flit_size
               desc: bit width supported by the router


    GarnetNetwork
        buffers_per_ctrl_vc
            default: 1
               desc: buffers per ctrl virtual channel

        buffers_per_data_vc
            default: 4
               desc: buffers per data virtual channel

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        control_msg_size
            default: 8


        data_msg_size
            default: Parent.block_size_bytes
               desc: Size of data messages. Defaults to the parent RubySystem
                     cache line size.

        enable_fault_model
               desc: enable network fault model

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_links
               desc: Links to external nodes

        fault_model
            default: Null
               desc: network fault model

        garnet_deadlock_threshold
            default: 50000
               desc: network-level deadlock threshold

        int_links
               desc: Links between internal nodes

        netifs
               desc: Network Interfaces

        ni_flit_size
            default: 16
               desc: network interface flit size in bytes

        num_rows
               desc: number of rows if 2D (mesh/torus/..) topology

        number_of_virtual_networks
               desc: Number of virtual networks used by the coherence protocol
                     use.  The on-chip network assumes the protocol numbers
                     vnets starting from 0.  Therefore, the number of virtual
                     networks should be one more than the highest numbered vnet
                     in use.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        routers
               desc: Network routers

        routing_algorithm
               desc: 0: Weight-based Table, 1: XY, 2: Custom

        ruby_system


        topology
            default: Not Specified
               desc: the name of the imported topology module

        vcs_per_vnet
            default: 4
               desc: virtual channels per virtual network


    GarnetNetworkInterface
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        garnet_deadlock_threshold
            default: Parent.garnet_deadlock_threshold
               desc: network-level deadlock threshold

        id
               desc: ID in relation to other network interfaces

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        vcs_per_vnet
            default: Parent.vcs_per_vnet
               desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks


    GarnetRouter
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: number of cycles inside router

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        router_id
               desc: ID in relation to other routers

        vcs_per_vnet
            default: Parent.vcs_per_vnet
               desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks

        width
            default: Parent.ni_flit_size
               desc: bit width supported by the router


    GarnetSyntheticTraffic
        block_offset
            default: 6
               desc: block offset in bits

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        inj_rate
            default: 0.1
               desc: Packet injection rate

        inj_vnet
            default: -1
               desc: Vnet to inject in.                               0 and 1
                     1-flit, 2 is 5-flit.
                     Default is to inject in all three vnets

        memory_size
            default: 65536
               desc: memory size

        num_dest
            default: 1
               desc: Number of Destinations

        num_packets_max
            default: -1
               desc: Max number of packets to send.
                     Default is to keep sending till simulation ends

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        precision
            default: 3
               desc: Number of digits of precision
                     after decimal point

        response_limit
            default: 5000000
               desc: Cycles before exiting
                     due to lack of progress

        sim_cycles
            default: 1000
               desc: Number of simulation cycles

        single_dest
            default: -1
               desc: Send only to this dest.
                     Default depends on traffic_type

        single_sender
            default: -1
               desc: Send only from this node.
                     By default every node sends

        system
            default: Parent.any
               desc: System we belong to

        traffic_type
            default: uniform_random
               desc: Traffic type


    Gem5ToTlmBridge128
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    Gem5ToTlmBridge256
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    Gem5ToTlmBridge32
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    Gem5ToTlmBridge512
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    Gem5ToTlmBridge64
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    Gem5ToTlmBridgeBase
        addr_ranges
               desc: Addresses served by this port's TLM side

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    GenericPciHost
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_base
               desc: Config space base address

        conf_device_bits
            default: 8
               desc: Number of bits used to as an offset a devices address space

        conf_size
               desc: Config space base address

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pci_dma_base
               desc: Base address for DMA memory accesses

        pci_mem_base
               desc: Base address for PCI memory accesses

        pci_pio_base
               desc: Base address for PCI IO accesses

        platform
            default: Parent.any
               desc: Platform to use for interrupts

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    GoodbyeObject
        buffer_size
            default: 1kB
               desc: Size of buffer to fill with goodbye

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        write_bandwidth
            default: 100MB/s
               desc: Bandwidth to fill the buffer


    HBMCtrl
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        command_window
            default: 10ns
               desc: Static backend latency

        dram
               desc: Memory interface, can be a DRAMor an NVM interface

        dram_2
               desc: DRAM memory interface

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mem_sched_policy
            default: frfcfs
               desc: Memory scheduling policy

        min_reads_per_switch
            default: 16
               desc: Minimum read bursts before switching to writes

        min_writes_per_switch
            default: 16
               desc: Minimum write bursts before switching to reads

        partitioned_q
            default: True
               desc: split queues for pseudo channels

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        qos_policy
            default: Null
               desc: Memory Controller Requests QoS arbitration policy

        qos_priorities
            default: 1
               desc: QoS priorities

        qos_priority_escalation
               desc: Enables QoS priority escalation

        qos_q_policy
            default: fifo
               desc: Memory Controller Requests same-QoS selection policy

        qos_requestors
            default: ['', '', '', '', '', '', '', '', '', '', '', '', '', '',
                     '']
               desc: Requestor Names to be mapped to service parameters in QoS
                     scheduler

        qos_syncro_scheduler
               desc: Enables QoS syncronized scheduling

        qos_turnaround_policy
            default: Null
               desc: Selects QoS driven turnaround policy

        static_backend_latency
            default: 10ns
               desc: Static backend latency

        static_frontend_latency
            default: 10ns
               desc: Static frontend latency

        system
            default: Parent.any
               desc: System that the controller belongs to.

        write_high_thresh_perc
            default: 85
               desc: Threshold to force writes

        write_low_thresh_perc
            default: 50
               desc: Threshold to start writes


    HMCController
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forward_latency
               desc: Forward latency

        frontend_latency
               desc: Frontend latency

        header_latency
            default: 1
               desc: Header latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        response_latency
               desc: Response latency

        use_default_range
               desc: Perform address mapping for the default port

        width
               desc: Datapath width per port (bytes)


    HelloObject
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        goodbye_object
               desc: A goodbye object

        number_of_fires
            default: 1
               desc: Number of times to fire the event before goodbye

        time_to_wait
               desc: Time before firing the event


    HeteroMemCtrl
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        command_window
            default: 10ns
               desc: Static backend latency

        dram
               desc: Memory interface, can be a DRAMor an NVM interface

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mem_sched_policy
            default: frfcfs
               desc: Memory scheduling policy

        min_reads_per_switch
            default: 16
               desc: Minimum read bursts before switching to writes

        min_writes_per_switch
            default: 16
               desc: Minimum write bursts before switching to reads

        nvm
               desc: NVM memory interface to use

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        qos_policy
            default: Null
               desc: Memory Controller Requests QoS arbitration policy

        qos_priorities
            default: 1
               desc: QoS priorities

        qos_priority_escalation
               desc: Enables QoS priority escalation

        qos_q_policy
            default: fifo
               desc: Memory Controller Requests same-QoS selection policy

        qos_requestors
            default: ['', '', '', '', '', '', '', '', '', '', '', '', '', '',
                     '']
               desc: Requestor Names to be mapped to service parameters in QoS
                     scheduler

        qos_syncro_scheduler
               desc: Enables QoS syncronized scheduling

        qos_turnaround_policy
            default: Null
               desc: Selects QoS driven turnaround policy

        static_backend_latency
            default: 10ns
               desc: Static backend latency

        static_frontend_latency
            default: 10ns
               desc: Static frontend latency

        system
            default: Parent.any
               desc: System that the controller belongs to.

        write_high_thresh_perc
            default: 85
               desc: Threshold to force writes

        write_low_thresh_perc
            default: 50
               desc: Threshold to start writes


    I2CBus
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        devices
               desc: Devices

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    I2CDevice
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        i2c_addr
               desc: Address of device on i2c bus


    I8042
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        command_port
               desc: Command/status port address

        data_port
               desc: Data port address

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        keyboard
            default: PS2Keyboard
               desc: PS/2 keyboard device

        mouse
            default: PS2Mouse
               desc: PS/2 mouse device

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    I82094AA
        apic_id
            default: 1
               desc: APIC id for this IO APIC

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        int_latency
            default: 1ns
               desc: Latency for an interrupt to propagate through this device.

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    I8237
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    I8254
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    I8259
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mode
               desc: How this I8259 is cascaded

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        slave
            default: Null
               desc: Slave I8259, if any

        system
            default: Parent.any
               desc: System this device is part of


    IGbE
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        fetch_comp_delay
            default: 10ns
               desc: delay after desc fetch occurs

        fetch_delay
            default: 10ns
               desc: delay before desc fetch occurs

        hardware_address
            default: <function NextEthernetAddr at 0x7f81016b3158>
               desc: Ethernet Hardware Address

        host
            default: Parent.any
               desc: PCI host

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        phy_epid
               desc: Phy EPID that corresponds to device ID

        phy_pid
               desc: Phy PID that corresponds to device ID

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        rx_desc_cache_size
            default: 64
               desc: Number of enteries in the rx descriptor cache

        rx_fifo_size
            default: 384KiB
               desc: Size of the rx FIFO

        rx_write_delay
            default: 0ns
               desc: delay after rx dma read

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of

        tx_desc_cache_size
            default: 64
               desc: Number of enteries in the rx descriptor cache

        tx_fifo_size
            default: 384KiB
               desc: Size of the tx FIFO

        tx_read_delay
            default: 0ns
               desc: delay after tx dma read

        wb_comp_delay
            default: 10ns
               desc: delay after desc wb occurs

        wb_delay
            default: 10ns
               desc: delay before desc writeback occurs


    IdeController
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        ctrl_offset
               desc: IDE disk control offset

        disks
               desc: IDE disks attached to this controller

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        io_shift
               desc: IO port shift

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    IdeDisk
        delay
            default: 1us
               desc: Fixed disk delay in microseconds

        driveID
            default: device0
               desc: Drive ID

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image
               desc: Disk image


    IndirectMemoryPrefetcher
        addr_array_len
            default: 4
               desc: Number of misses tracked

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ipd_table_assoc
            default: 4
               desc: Associativity of the Indirect Pattern Detector

        ipd_table_entries
            default: 4
               desc: Number of entries of the Indirect Pattern Detector

        ipd_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the Indirect Pattern Detector

        ipd_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the Indirect Pattern Detector

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_distance
            default: 16
               desc: Maximum prefetch distance

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        num_indirect_counter_bits
            default: 3
               desc: Number of bits of the indirect counter

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        prefetch_threshold
            default: 2
               desc: Counter threshold to start the indirect prefetching

        pt_table_assoc
            default: 16
               desc: Associativity of the Prefetch Table

        pt_table_entries
            default: 16
               desc: Number of entries of the Prefetch Table

        pt_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the pattern table

        pt_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the pattern table

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        shift_values
            default: [2, 3, 4, -3]
               desc: Shift values to evaluate

        stream_counter_threshold
            default: 4
               desc: Counter threshold to enable the stream prefetcher

        streaming_distance
            default: 4
               desc: Number of prefetches to generate when using the stream
                     prefetcher

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    IndirectPredictor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    InstDecoder
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        isa
            default: Null
               desc: ISA object for this context


    InstTracer
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    IntelTrace
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    InvalidateGenerator
        addr_increment_size
            default: 64
               desc: address increment size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_cpus
               desc: num of cpus

        system
            default: Parent.any
               desc: System we belong to


    IrregularStreamBufferPrefetcher
        address_map_cache_assoc
            default: 128
               desc: Associativity of the PS/SP AMCs

        address_map_cache_entries
            default: 128
               desc: Number of entries of the PS/SP AMCs

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        chunk_size
            default: 256
               desc: Maximum number of addresses in a temporal stream

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        degree
            default: 4
               desc: Number of prefetches to generate

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        num_counter_bits
            default: 2
               desc: Number of bits of the confidence counter

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_candidates_per_entry
            default: 16
               desc: Number of prefetch candidates stored in a SP-AMC entry

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        ps_address_map_cache_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the Physical-to-Structural Address Map
                     Cache

        ps_address_map_cache_replacement_policy
            default: LRURP
               desc: Replacement policy of the Physical-to-Structural Address
                     Cache

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sp_address_map_cache_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the Structural-to-Physical Address Mao
                     Cache

        sp_address_map_cache_replacement_policy
            default: LRURP
               desc: Replacement policy of the Structural-to-Physical Address
                     Cache

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        training_unit_assoc
            default: 128
               desc: Associativity of the training unit

        training_unit_entries
            default: 128
               desc: Number of entries of the training unit

        training_unit_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the training unit

        training_unit_replacement_policy
            default: LRURP
               desc: Replacement policy of the training unit

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    IsaFake
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        fake_mem
               desc: Is this device acting like a memory and thus may get a
                     line sized req

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        pio_size
            default: 8
               desc: Size of address range

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ret_bad_addr
               desc: Return pkt status bad address on access

        ret_data16
            default: 65535
               desc: Default data to return

        ret_data32
            default: 4294967295
               desc: Default data to return

        ret_data64
            default: 18446744073709551615
               desc: Default data to return

        ret_data8
            default: 255
               desc: Default data to return

        system
            default: Parent.any
               desc: System this device is part of

        update_data
               desc: Update the data that is returned on writes

        warn_access
               desc: String to print when device is accessed


    KernelWorkload
        addr_check
            default: True
               desc: whether to bounds check kernel addresses (disable for
                     baremetal)

        command_line
            default: a
               desc: boot flags to pass to the kernel

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extras
               desc: Additional object files to load

        extras_addrs
               desc: Load addresses for additional object files

        load_addr_mask
            default: 18446744073709551615
               desc: Mask to apply to kernel addresses. If zero, auto-calculated
                     to be the most restrictive.

        load_addr_offset
               desc: Address to offset the kernel with

        object_file
               desc: File that contains the kernel code

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    KvmVM
        coalescedMMIO
               desc: memory ranges for coalesced MMIO

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system this VM belongs to


    L1Cache_Controller
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range this controller responds to

        buffer_size
               desc: max buffer size 0 means infinite

        cacheMemory


        cache_response_latency
            default: 12


        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cluster_id
               desc: Id of this controller's cluster

        downstream_destinations
               desc: Possible destinations for requests sent towards memory

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forwardToCache


        issue_latency
            default: 2


        mandatoryQueue


        mandatory_queue_latency
            default: 1
               desc: Default latency for requests added to the mandatory queue
                     top-level controllers

        number_of_TBEs
            default: 256


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        recycle_latency
            default: 10


        requestFromCache


        responseFromCache


        responseToCache


        ruby_system


        send_evictions


        sequencer


        system
            default: Parent.any
               desc: system object parameter

        transitions_per_cycle
            default: 32
               desc: no. of  SLICC state machine transitions per cycle

        upstream_destinations
               desc: Possible destinations for requests sent towards the CPU

        version



    LFURP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    LRURP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    LTAGE
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        loop_predictor
            default: LoopPredictor
               desc: Loop predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        tage
            default: TAGEBase
               desc: Tage object


    LocalBP
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        localCtrBits
            default: 2
               desc: Bits per counter

        localPredictorSize
            default: 2048
               desc: Size of local predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    LoopPredictor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initialLoopAge
            default: 255
               desc: Initial age value

        initialLoopIter
            default: 1
               desc: Initial iteration number

        logLoopTableAssoc
            default: 2
               desc: Log loop predictor associativity

        logSizeLoopPred
            default: 8
               desc: Log size of the loop predictor

        loopTableAgeBits
            default: 8
               desc: Number of age bits per loop entry

        loopTableConfidenceBits
            default: 2
               desc: Number of confidence bits per loop entry

        loopTableIterBits
            default: 14
               desc: Nuber of iteration bits per loop

        loopTableTagBits
            default: 14
               desc: Number of tag bits per loop entry

        optionalAgeReset
            default: True
               desc: Reset age bits optionally in some cases

        restrictAllocation
               desc: Restrict the allocation conditions

        useDirectionBit
               desc: Use direction info

        useHashing
               desc: Use hashing

        useSpeculation
               desc: Use speculation

        withLoopBits
            default: 7
               desc: Size of the WITHLOOP counter


    MPP_LoopPredictor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initialLoopAge
            default: 255
               desc: Initial age value

        initialLoopIter
            default: 1
               desc: Initial iteration number

        logLoopTableAssoc
            default: 2
               desc: Log loop predictor associativity

        logSizeLoopPred
            default: 8
               desc: Log size of the loop predictor

        loopTableAgeBits
            default: 8
               desc: Number of age bits per loop entry

        loopTableConfidenceBits
            default: 2
               desc: Number of confidence bits per loop entry

        loopTableIterBits
            default: 14
               desc: Nuber of iteration bits per loop

        loopTableTagBits
            default: 14
               desc: Number of tag bits per loop entry

        optionalAgeReset
            default: True
               desc: Reset age bits optionally in some cases

        restrictAllocation
               desc: Restrict the allocation conditions

        useDirectionBit
               desc: Use direction info

        useHashing
               desc: Use hashing

        useSpeculation
               desc: Use speculation

        withLoopBits
            default: 7
               desc: Size of the WITHLOOP counter


    MPP_LoopPredictor_8KB
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initialLoopAge
            default: 255
               desc: Initial age value

        initialLoopIter
            default: 1
               desc: Initial iteration number

        logLoopTableAssoc
            default: 2
               desc: Log loop predictor associativity

        logSizeLoopPred
            default: 8
               desc: Log size of the loop predictor

        loopTableAgeBits
            default: 8
               desc: Number of age bits per loop entry

        loopTableConfidenceBits
            default: 2
               desc: Number of confidence bits per loop entry

        loopTableIterBits
            default: 14
               desc: Nuber of iteration bits per loop

        loopTableTagBits
            default: 14
               desc: Number of tag bits per loop entry

        optionalAgeReset
            default: True
               desc: Reset age bits optionally in some cases

        restrictAllocation
               desc: Restrict the allocation conditions

        useDirectionBit
               desc: Use direction info

        useHashing
               desc: Use hashing

        useSpeculation
               desc: Use speculation

        withLoopBits
            default: 7
               desc: Size of the WITHLOOP counter


    MPP_StatisticalCorrector
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        gm
            default: [27, 22, 17, 14]
               desc: Global branch GEHL lengths

        gnb
            default: 4
               desc: Num global branch GEHL lengths

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logGnb
            default: 10
               desc: Log number of global branch GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logPnb
            default: 9
               desc: Log number of variation global branch GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        pm
            default: [16, 11, 6, 3]
               desc: Variation global branch GEHL lengths

        pnb
            default: 4
               desc: Num variation global branch GEHL lengths

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    MPP_StatisticalCorrector_64KB
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        gm
            default: [27, 22, 17, 14]
               desc: Global branch GEHL lengths

        gnb
            default: 4
               desc: Num global branch GEHL lengths

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logGnb
            default: 10
               desc: Log number of global branch GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logPnb
            default: 9
               desc: Log number of variation global branch GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        logSnb
            default: 9
               desc: Log number of second local history GEHL entries

        logTnb
            default: 9
               desc: Log number of third local history GEHL entries

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        numEntriesSecondLocalHistories
            default: 16
               desc: Number of entries for second local histories

        numEntriesThirdLocalHistories
            default: 16
               desc: Number of entries for second local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        pm
            default: [16, 11, 6, 3]
               desc: Variation global branch GEHL lengths

        pnb
            default: 4
               desc: Num variation global branch GEHL lengths

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        sm
            default: [16, 11, 6, 3]
               desc: Second local history GEHL lengths

        snb
            default: 4
               desc: Num second local history GEHL lenghts

        tm
            default: [22, 17, 14]
               desc: Third local history GEHL lengths

        tnb
            default: 3
               desc: Num third local history GEHL lenghts

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    MPP_StatisticalCorrector_8KB
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        gm
            default: [27, 22, 17, 14]
               desc: Global branch GEHL lengths

        gnb
            default: 4
               desc: Num global branch GEHL lengths

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logGnb
            default: 10
               desc: Log number of global branch GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logPnb
            default: 9
               desc: Log number of variation global branch GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        pm
            default: [16, 11, 6, 3]
               desc: Variation global branch GEHL lengths

        pnb
            default: 4
               desc: Num variation global branch GEHL lengths

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    MPP_TAGE
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        tunedHistoryLengths
            default: [0, 5, 12, 15, 21, 31, 43, 64, 93, 137, 200, 292, 424, 612,
                     877, 1241]
               desc: Tuned history lengths

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    MPP_TAGE_8KB
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        tunedHistoryLengths
            default: [0, 5, 12, 15, 21, 31, 43, 64, 93, 137, 200, 292, 424, 612,
                     877, 1241]
               desc: Tuned history lengths

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    MRURP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    MathExprPowerModel
        dyn
               desc: Expression for the dynamic power in Watts

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        st
               desc: Expression for the static power in Watts


    MemChecker
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    MemCheckerMonitor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        memchecker
               desc: Instance shared with other monitors

        warn_only
               desc: Warn about violations only


    MemCtrl
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        command_window
            default: 10ns
               desc: Static backend latency

        dram
               desc: Memory interface, can be a DRAMor an NVM interface

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mem_sched_policy
            default: frfcfs
               desc: Memory scheduling policy

        min_reads_per_switch
            default: 16
               desc: Minimum read bursts before switching to writes

        min_writes_per_switch
            default: 16
               desc: Minimum write bursts before switching to reads

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        qos_policy
            default: Null
               desc: Memory Controller Requests QoS arbitration policy

        qos_priorities
            default: 1
               desc: QoS priorities

        qos_priority_escalation
               desc: Enables QoS priority escalation

        qos_q_policy
            default: fifo
               desc: Memory Controller Requests same-QoS selection policy

        qos_requestors
            default: ['', '', '', '', '', '', '', '', '', '', '', '', '', '',
                     '']
               desc: Requestor Names to be mapped to service parameters in QoS
                     scheduler

        qos_syncro_scheduler
               desc: Enables QoS syncronized scheduling

        qos_turnaround_policy
            default: Null
               desc: Selects QoS driven turnaround policy

        static_backend_latency
            default: 10ns
               desc: Static backend latency

        static_frontend_latency
            default: 10ns
               desc: Static frontend latency

        system
            default: Parent.any
               desc: System that the controller belongs to.

        write_high_thresh_perc
            default: 85
               desc: Threshold to force writes

        write_low_thresh_perc
            default: 50
               desc: Threshold to start writes


    MemDelay
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state


    MemFootprintProbe
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        manager
            default: Parent.any
               desc: Probe manager(s) to instrument

        page_size
            default: 4096
               desc: Page size for page-level footprint

        probe_name
            default: PktRequest
               desc: Memory request probe to use

        system
            default: Parent.any
               desc: System pointer to get cache line and mem size


    MemInterface
        addr_mapping
            default: RoRaBaCoCh
               desc: Address mapping policy

        banks_per_rank
               desc: Number of banks per rank

        burst_length
               desc: Burst lenght (BL) in beats

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        device_bus_width
               desc: data bus width in bits for each memory device/chip

        device_rowbuffer_size
               desc: Page (row buffer) size per device/chip

        device_size
               desc: Size of memory device

        devices_per_rank
               desc: Number of devices/chips per rank

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)

        ranks_per_channel
               desc: Number of ranks per channel

        read_buffer_size
            default: 32
               desc: Number of read queue entries

        tBURST
               desc: Burst duration (typically burst length / 2 cycles)

        tCK
               desc: Clock period

        tCS
               desc: Rank to rank switching time

        tRTW
               desc: Read to write, same rank switching time

        tWTR
               desc: Write to read, same rank switching time

        write_buffer_size
            default: 64
               desc: Number of write queue entries


    MemTest
        base_addr_1
            default: 1048576
               desc: Start of the first testing region

        base_addr_2
            default: 4194304
               desc: Start of the second testing region

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        interval
            default: 1
               desc: Interval between request packets

        max_loads
               desc: Number of loads to execute before exiting

        percent_functional
            default: 50
               desc: Percentage functional accesses

        percent_reads
            default: 65
               desc: Percentage reads

        percent_uncacheable
            default: 10
               desc: Percentage uncacheable

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_check
            default: 5000000
               desc: Cycles before exiting due to lack of progress

        progress_interval
            default: 1000000
               desc: Progress report interval (in accesses)

        size
            default: 65536
               desc: Size of memory region to use (bytes)

        suppress_func_errors
               desc: Suppress panic when functional accesses fail.

        system
            default: Parent.any
               desc: System this tester is part of

        uncacheable_base_addr
            default: 8388608
               desc: Start of the uncacheable testing region


    MessageBuffer
        allow_zero_latency
               desc: Allows messages to be enqueued
                     with zero latency. This is useful
                     for internall trigger queues and
                     should not be used if this msg.
                     buffer connects different objects

        buffer_size
               desc: Maximum number of entries to buffer
                     (0 allows infinite entries)

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        max_dequeue_rate
               desc: Maximum number of messages that can
                     be dequeued per cycle
                     (0 allows dequeueing all ready messages)

        ordered
               desc: Whether the buffer is ordered

        randomization
            default: ruby_system
               desc: Randomization parameter

        routing_priority
               desc: Buffer priority when messages are
                     consumed by the network. Smaller value
                     means higher priority


    MinorFU
        cantForwardFromFUIndices
               desc: list of FU indices from which this FU can't receive and
                     early (forwarded) result

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        issueLat
            default: 1
               desc: cycles until another instruction can be issued

        opClasses
            default: MinorOpClassSet
               desc: type of operations allowed on this functional unit

        opLat
            default: 1
               desc: latency in cycles

        timings
               desc: extra decoding rules


    MinorFUPool
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        funcUnits
               desc: functional units


    MinorFUTiming
        description
               desc: description string of the decoding/inst. class

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraAssumedLat
               desc: extra cycles to add to scoreboard retire time for this
                     dest registers once it leaves the functional unit.  For mem
                     refs, if this is 0, the result's time is marked as
                     unpredictable and no forwarding can take place.

        extraCommitLat
               desc: extra cycles to stall commit for this inst.

        extraCommitLatExpr
            default: Null
               desc: extra cycles as a run-time evaluated expression

        mask
               desc: mask for testing ExtMachInst

        match
               desc: match value for testing ExtMachInst: (ext_mach_inst & mask)
                     == match

        opClasses
            default: MinorOpClassSet
               desc: op classes to be considered for this decode.  An empty set
                     means any class

        srcRegsRelativeLats
               desc: the maximum number of cycles after inst. issue that each
                     reg can be available for this inst. to issue

        suppress
               desc: if true, this inst. is not executed by this FU


    MinorOpClass
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        opClass
               desc: op class to match


    MinorOpClassSet
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        opClasses
               desc: op classes to be matched.  An empty list means any class


    MultiCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        compressors
            default: [<m5.objects.Compressors.CPack object at 0x7f8100fac390>,
                     <m5.objects.Compressors.FPCD object at 0x7f8100fac438>]
               desc: Array of compressors

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        encoding_in_tags
               desc: If set the bits to inform which sub-compressor compressed
                     some data are added to its corresponding tag entry.

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    MultiPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        prefetchers
               desc: Array of prefetchers

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    MultiperspectivePerceptron
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    MultiperspectivePerceptron64KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    MultiperspectivePerceptron8KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    MultiperspectivePerceptronTAGE
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        loop_predictor
               desc: Loop predictor

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        statistical_corrector
               desc: Statistical Corrector

        tage
               desc: Tage object

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    MultiperspectivePerceptronTAGE64KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        loop_predictor
               desc: Loop predictor

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        statistical_corrector
               desc: Statistical Corrector

        tage
               desc: Tage object

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    MultiperspectivePerceptronTAGE8KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        bias0
            default: -5
               desc: Bias perceptron output this much on all-bits-zero local
                     history

        bias1
            default: 5
               desc: Bias perceptron output this much on all-bits-one local
                     history

        biasmostly0
            default: -1
               desc: Bias perceptron output this much on almost-all-bits-zero
                     local history

        biasmostly1
            default: 1
               desc: Bias perceptron output this much on almost-all-bits-one
                     local history

        block_size
            default: 21
               desc: number of ghist bits in a 'block'; this is the width of an
                     initial hash of ghist

        budgetbits
               desc: Hardware budget in bits

        decay
               desc: Whether and how often to decay a random weight

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extra_rounds
            default: 1
               desc: Number of extra rounds of training a single weight on a
                     confidence prediction

        fudge
            default: 0.245
               desc: Fudge factor to multiply by perceptron output

        hash_taken
               desc: Hash the taken/not taken value with a PC bit

        hshift
            default: -6
               desc: How much to shift initial feauture hash before XORing with
                     PC bits

        ignore_path_size
               desc: Ignore the path storage

        imli_mask1
               desc: Which tables should have their indices hashed with the
                     IMLI counter

        imli_mask4
               desc: Which tables should have their indices hashed with the
                     fourth IMLI counter

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        initial_ghist_length
            default: 1
               desc: Initial GHist length value

        initial_theta
            default: 10
               desc: Initial theta

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        local_history_length
            default: 11
               desc: Length in bits of each history entry

        loop_predictor
               desc: Loop predictor

        n_sign_bits
            default: 2
               desc: Number of sign bits per magnitude

        nbest
            default: 20
               desc: Use this many of the top performing tables on a low-
                     confidence branch

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        num_filter_entries
               desc: Number of filter entries

        num_local_histories
               desc: Number of local history entries

        pcbit
            default: 2
               desc: Bit from the PC to use for hashing global history

        pcshift
            default: -10
               desc: Shift for hashing PC

        recencypos_mask
               desc: Which tables should have their indices hashed with the
                     recency position

        record_mask
            default: 191
               desc: Which histories are updated with filtered branch outcomes

        speculative_update
               desc: Use speculative update for histories

        speed
            default: 9
               desc: Adaptive theta learning speed

        statistical_corrector
               desc: Statistical Corrector

        tage
               desc: Tage object

        threshold
            default: 1
               desc: Threshold for deciding low/high confidence

        tunebits
            default: 24
               desc: Number of bits in misprediction counters

        tuneonly
            default: True
               desc: If true, only count mispredictions of low-confidence
                     branches


    NSGigE
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        dma_data_free
               desc: DMA of Data is free

        dma_desc_free
               desc: DMA of Descriptors is free

        dma_no_allocate
            default: True
               desc: Should we allocate cache on read

        dma_read_delay
            default: 0us
               desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
               desc: multiplier for dma reads

        dma_write_delay
            default: 0us
               desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
               desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f81016b3158>
               desc: Ethernet Hardware Address

        host
            default: Parent.any
               desc: PCI host

        intr_delay
            default: 10us
               desc: Interrupt propagation delay

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        rss
               desc: Receive Side Scaling

        rx_delay
            default: 1us
               desc: Receive Delay

        rx_fifo_size
            default: 512KiB
               desc: max size of rx fifo

        rx_filter
            default: True
               desc: Enable Receive Filter

        rx_thread
               desc: dedicated kernel thread for transmit

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of

        tx_delay
            default: 1us
               desc: Transmit Delay

        tx_fifo_size
            default: 512KiB
               desc: max size of tx fifo

        tx_thread
               desc: dedicated kernel threads for receive


    NVMInterface
        addr_mapping
            default: RoRaBaCoCh
               desc: Address mapping policy

        banks_per_rank
               desc: Number of banks per rank

        burst_length
               desc: Burst lenght (BL) in beats

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        device_bus_width
               desc: data bus width in bits for each memory device/chip

        device_rowbuffer_size
               desc: Page (row buffer) size per device/chip

        device_size
               desc: Size of memory device

        devices_per_rank
               desc: Number of devices/chips per rank

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        max_pending_reads
            default: 1
               desc: Max pending read commands

        max_pending_writes
            default: 1
               desc: Max pending write commands

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)

        ranks_per_channel
               desc: Number of ranks per channel

        read_buffer_size
            default: 32
               desc: Number of read queue entries

        tBURST
               desc: Burst duration (typically burst length / 2 cycles)

        tCK
               desc: Clock period

        tCS
               desc: Rank to rank switching time

        tREAD
            default: 100ns
               desc: Average NVM read latency

        tRTW
               desc: Read to write, same rank switching time

        tSEND
            default: 15ns
               desc: Access latency

        tWRITE
            default: 200ns
               desc: Average NVM write latency

        tWTR
               desc: Write to read, same rank switching time

        two_cycle_rdwr
               desc: Two cycles required to send read and write commands

        write_buffer_size
            default: 64
               desc: Number of write queue entries


    NativeTrace
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    NetworkBridge
        cdc_latency
            default: 1
               desc: Latency of CDC Unit

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        link
               desc: Associated Network Link

        link_id
            default: Parent.link_id
               desc: link id

        link_latency
            default: Parent.latency
               desc: link latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        serdes_latency
            default: 1
               desc: Latency of SerDes Unit

        supported_vnets
            default: Parent.supported_vnets
               desc: Vnets supported

        vcs_per_vnet
            default: Parent.vcs_per_vnet
               desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks

        vtype
            default: LINK_OBJECT
               desc: Direction of CDC LINK->OBJECT or OBJECT->LINK

        width
            default: Parent.width
               desc: bit-width of the link


    NetworkLink
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        link_id
            default: Parent.link_id
               desc: link id

        link_latency
            default: Parent.latency
               desc: link latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        supported_vnets
            default: Parent.supported_vnets
               desc: Vnets supported

        vcs_per_vnet
            default: Parent.vcs_per_vnet
               desc: virtual channels per virtual network

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks

        width
            default: Parent.width
               desc: bit-width of the link


    NoncoherentCache
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range for the CPU-side port (to allow striping)

        assoc
               desc: Associativity

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        clusivity
            default: mostly_incl
               desc: Clusivity with upstream cache

        compressor
            default: Null
               desc: Cache compressor.

        data_latency
               desc: Data access latency

        demand_mshr_reserve
            default: 1
               desc: MSHRs reserved for demand access

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_read_only
               desc: Is this cache read only (e.g. inst)

        max_miss_count
               desc: Number of misses to handle before calling exit

        move_contractions
            default: True
               desc: Try to co-allocate blocks that contract

        mshrs
               desc: Number of MSHRs (max outstanding requests)

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        prefetcher
            default: Null
               desc: Prefetcher attached to cache

        replace_expansions
            default: True
               desc: Apply replacement policy to decide which blocks should be
                     evicted on a data expansion

        replacement_policy
            default: LRURP
               desc: Replacement policy

        response_latency
               desc: Latency for the return path on a miss

        sequential_access
               desc: Whether to access tags and data sequentially

        size
               desc: Capacity

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
               desc: Tag lookup latency

        tags
            default: BaseSetAssoc
               desc: Tag store

        tgts_per_mshr
               desc: Max number of accesses per MSHR

        warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache

        write_allocator
            default: Null
               desc: Write allocator

        write_buffers
            default: 8
               desc: Number of write buffers

        writeback_clean
               desc: Writeback clean lines


    NoncoherentXBar
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        forward_latency
               desc: Forward latency

        frontend_latency
               desc: Frontend latency

        header_latency
            default: 1
               desc: Header latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        response_latency
               desc: Response latency

        use_default_range
               desc: Perform address mapping for the default port

        width
               desc: Datapath width per port (bytes)


    OpDesc
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        opClass
               desc: type of operation

        opLat
            default: 1
               desc: cycles until result is available

        pipelined
            default: True
               desc: set to true when the functional unit forthis op is fully
                     pipelined. False means not pipelined at all.


    OutgoingRequestBridge
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        physical_address_ranges
            default: [<m5.params.AddrRange object at 0x7f8100c13128>]
               desc: Physical address ranges.


    PIFPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        compactor_entries
            default: 2
               desc: Entries in the temp. compactor

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        history_buffer_size
            default: 16
               desc: Entries in the history buffer

        index_assoc
            default: 64
               desc: Associativity of the index

        index_entries
            default: 64
               desc: Number of entries in the index

        index_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the index

        index_replacement_policy
            default: LRURP
               desc: Replacement policy of the index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prec_spatial_region_bits
            default: 2
               desc: Number of preceding addresses in the spatial region

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        stream_address_buffer_entries
            default: 7
               desc: Entries in the SAB

        succ_spatial_region_bits
            default: 8
               desc: Number of subsequent addresses in the spatial region

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    PS2Device
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PS2Keyboard
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        vnc
            default: Parent.any
               desc: VNC server providing keyboard input


    PS2Mouse
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PS2TouchKit
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        vnc
            default: Parent.any
               desc: VNC server providing mouse input


    Pc
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        south_bridge
            default: SouthBridge
               desc: Southbridge

        system
            default: Parent.any
               desc: system


    PcSpeaker
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        i8254
               desc: Timer that drives the speaker

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    PciBar
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PciBarNone
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PciDevice
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    PciHost
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    PciIoBar
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
               desc: IO region size


    PciLegacyIoBar
        addr
               desc: Legacy IO address

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
               desc: IO region size


    PciMemBar
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
               desc: Memory region size


    PciMemUpperBar
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PciVirtIO
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of

        vio
            default: VirtIODummyDevice
               desc: VirtIO device


    PerfectCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        max_compression_ratio
               desc: Maximum compression ratio allowed

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    PioDevice
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    Platform
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    PortTerminator
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PowerDomain
        clk_gate_bins
            default: 20
               desc: # bins in clk gated distribution

        clk_gate_max
            default: 1s
               desc: Max value of the distribution

        clk_gate_min
            default: 1ns
               desc: Min value of the distribution

        default_state
            default: UNDEFINED
               desc: Default Power State

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        leaders
               desc: Objects which drive the power state of this object

        possible_states
               desc: Power states this object can be in


    PowerModel
        ambient_temp
            default: 25.0C
               desc: Ambient temperature

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pm
               desc: List of per-state power models.

        pm_type
            default: All
               desc: Type of power model

        subsystem
            default: Parent.any
               desc: subsystem


    PowerModelState
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    PowerState
        clk_gate_bins
            default: 20
               desc: # bins in clk gated distribution

        clk_gate_max
            default: 1s
               desc: Max value of the distribution

        clk_gate_min
            default: 1ns
               desc: Min value of the distribution

        default_state
            default: UNDEFINED
               desc: Default Power State

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        leaders
               desc: Objects which drive the power state of this object

        possible_states
               desc: Power states this object can be in


    ProbeListenerObject
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        manager
            default: Parent.any
               desc: ProbeManager


    Process
        cmd
               desc: command line (executable plus arguments)

        cwd
            default: /home/min/a/agarw414/project/gem5_project
               desc: current working directory

        drivers
               desc: Available emulated drivers

        egid
            default: 100
               desc: effective group id

        env
               desc: environment settings

        errout
            default: cerr
               desc: filename for stderr

        euid
            default: 100
               desc: effective user id

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        executable
               desc: executable (overrides cmd[0] if set)

        gid
            default: 100
               desc: group id

        input
            default: cin
               desc: filename for stdin

        kvmInSE
            default: false
               desc: initialize the process for KvmCPU in SE

        maxStackSize
            default: 64MiB
               desc: maximum size of the stack

        output
            default: cout
               desc: filename for stdout

        pgid
            default: 100
               desc: process group id

        pid
            default: 100
               desc: process id

        ppid
               desc: parent process id

        release
            default: 5.1.0
               desc: Linux kernel uname release

        simpoint
               desc: simulation point at which to start simulation

        system
            default: Parent.any
               desc: system process will run on

        uid
            default: 100
               desc: user id

        useArchPT
            default: false
               desc: maintain an in-memory version of the page
                     table in an architecture-specific format


    PyTrafficGen
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        elastic_req
               desc: Slow down requests in case of backpressure

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        max_outstanding_reqs
               desc: Maximum number of outstanding requests

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_check
            default: 1ms
               desc: Time before exiting due to lack of progress

        sids
               desc: StreamIDs to use

        socket_id
               desc: Physical Socket identifier

        ssids
               desc: SubstreamIDs to use

        stream_gen
            default: none
               desc: Generator for adding Stream and/or Substream ID's to
                     requests

        system
            default: Parent.any
               desc: System this generator is part of


    QemuFwCfg
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        items
               desc: Items exported by the firmware config device

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    QemuFwCfgIo
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        items
               desc: Items exported by the firmware config device

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        selector_addr
               desc: IO port for the selector register

        system
            default: Parent.any
               desc: System this device is part of


    QemuFwCfgItem
        arch_specific
               desc: if this item is archiecture specific

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: Fixed index, or 0 for automatic

        path
               desc: Path to item in the firmware config directory


    QemuFwCfgItemBytes
        arch_specific
               desc: if this item is archiecture specific

        data
               desc: Bytes to export

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: Fixed index, or 0 for automatic

        path
               desc: Path to item in the firmware config directory


    QemuFwCfgItemE820
        arch_specific
               desc: if this item is archiecture specific

        entries
               desc: entries for the e820 table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: Fixed index, or 0 for automatic

        path
               desc: Path to item in the firmware config directory


    QemuFwCfgItemFile
        arch_specific
               desc: if this item is archiecture specific

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        file
               desc: Path to file to export

        index
               desc: Fixed index, or 0 for automatic

        path
               desc: Path to item in the firmware config directory


    QemuFwCfgItemString
        arch_specific
               desc: if this item is archiecture specific

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: Fixed index, or 0 for automatic

        path
               desc: Path to item in the firmware config directory

        string
               desc: String to export


    QemuFwCfgMmio
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        data_addr_range
               desc: Memory address range for the data register

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        items
               desc: Items exported by the firmware config device

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        selector_addr
               desc: Memory address for the selector register

        system
            default: Parent.any
               desc: System this device is part of


    QoSFixedPriorityPolicy
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        qos_fixed_prio_default_prio
               desc: Default priority for non-listed Requestors


    QoSMemCtrl
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        qos_policy
            default: Null
               desc: Memory Controller Requests QoS arbitration policy

        qos_priorities
            default: 1
               desc: QoS priorities

        qos_priority_escalation
               desc: Enables QoS priority escalation

        qos_q_policy
            default: fifo
               desc: Memory Controller Requests same-QoS selection policy

        qos_requestors
            default: ['', '', '', '', '', '', '', '', '', '', '', '', '', '',
                     '']
               desc: Requestor Names to be mapped to service parameters in QoS
                     scheduler

        qos_syncro_scheduler
               desc: Enables QoS syncronized scheduling

        qos_turnaround_policy
            default: Null
               desc: Selects QoS driven turnaround policy

        system
            default: Parent.any
               desc: System that the controller belongs to.


    QoSMemSinkCtrl
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        interface
            default: QoSMemSinkInterface
               desc: Interface to memory

        memory_packet_size
            default: 32B
               desc: Memory packet size

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        qos_policy
            default: Null
               desc: Memory Controller Requests QoS arbitration policy

        qos_priorities
            default: 1
               desc: QoS priorities

        qos_priority_escalation
               desc: Enables QoS priority escalation

        qos_q_policy
            default: fifo
               desc: Memory Controller Requests same-QoS selection policy

        qos_requestors
            default: ['', '', '', '', '', '', '', '', '', '', '', '', '', '',
                     '']
               desc: Requestor Names to be mapped to service parameters in QoS
                     scheduler

        qos_syncro_scheduler
               desc: Enables QoS syncronized scheduling

        qos_turnaround_policy
            default: Null
               desc: Selects QoS driven turnaround policy

        read_buffer_size
            default: 32
               desc: Number of read queue entries

        request_latency
            default: 20ns
               desc: Memory latency between requests

        response_latency
            default: 20ns
               desc: Memory response latency

        system
            default: Parent.any
               desc: System that the controller belongs to.

        write_buffer_size
            default: 64
               desc: Number of write queue entries


    QoSMemSinkInterface
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)


    QoSPolicy
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    QoSPropFairPolicy
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        weight
            default: 0.5
               desc: Pf score weight


    QoSTurnaroundPolicy
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    QoSTurnaroundPolicyIdeal
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    QueuedPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    RandomRP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    RangeAddrMapper
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        original_ranges
               desc: Ranges of memory that should me remapped

        remapped_ranges
               desc: Ranges of memory that are being mapped to


    RawDiskImage
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: disk image file

        read_only
               desc: read only image


    RedirectPath
        app_path
            default: /
               desc: filesystem path from an app's perspective

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host_paths
            default: ['/']
               desc: file path on host filesystem


    RepeatedQwordsCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


    Root
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        full_system
               desc: if this is a full system simulation

        sim_quantum
               desc: simulation quantum

        time_sync_enable
               desc: whether time syncing is enabled

        time_sync_period
            default: 100ms
               desc: how often to sync with real time

        time_sync_spin_threshold
            default: 100us
               desc: when less than this much time is left, spin


    RubyCache
        assoc


        block_size
            default: 0B
               desc: block size in bytes. 0 means default RubyBlockSize

        dataAccessLatency
            default: 1
               desc: cycles for a data array access

        dataArrayBanks
            default: 1
               desc: Number of banks for the data array

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_icache
               desc: is instruction only cache

        replacement_policy
            default: TreePLRURP


        resourceStalls
               desc: stall if there is a resource failure

        ruby_system
            default: Parent.any


        size
               desc: capacity in bytes

        start_index_bit
            default: 6
               desc: index start, default 6 for 64-byte line

        tagAccessLatency
            default: 1
               desc: cycles for a tag array access

        tagArrayBanks
            default: 1
               desc: Number of banks for the tag array


    RubyController
        addr_ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address range this controller responds to

        buffer_size
               desc: max buffer size 0 means infinite

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cluster_id
               desc: Id of this controller's cluster

        downstream_destinations
               desc: Possible destinations for requests sent towards memory

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        mandatory_queue_latency
            default: 1
               desc: Default latency for requests added to the mandatory queue
                     top-level controllers

        number_of_TBEs
            default: 256


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        recycle_latency
            default: 10


        ruby_system


        system
            default: Parent.any
               desc: system object parameter

        transitions_per_cycle
            default: 32
               desc: no. of  SLICC state machine transitions per cycle

        upstream_destinations
               desc: Possible destinations for requests sent towards the CPU

        version



    RubyDirectedTester
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        generator
               desc: the request generator

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        requests_to_complete
               desc: checks to complete


    RubyDirectoryMemory
        addr_ranges
            default: Parent.addr_ranges
               desc: Address range this directory responds to

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    RubyHTMSequencer
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        coreid
            default: 99
               desc: CorePair core id

        dcache


        deadlock_threshold
            default: 500000
               desc: max outstanding cycles for a request before
                     deadlock/livelock declared

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        garnet_standalone


        is_cpu_sequencer
            default: True
               desc: connected to a cpu

        max_outstanding_requests
            default: 16
               desc: max requests (incl. prefetches) outstanding

        no_retry_on_stall


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ruby_system
            default: Parent.any


        support_data_reqs
            default: True
               desc: data cache requests supported

        support_inst_reqs
            default: True
               desc: inst cache requests supported

        system
            default: Parent.any
               desc: system object

        using_ruby_tester


        version



    RubyNetwork
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        control_msg_size
            default: 8


        data_msg_size
            default: Parent.block_size_bytes
               desc: Size of data messages. Defaults to the parent RubySystem
                     cache line size.

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_links
               desc: Links to external nodes

        int_links
               desc: Links between internal nodes

        netifs
               desc: Network Interfaces

        number_of_virtual_networks
               desc: Number of virtual networks used by the coherence protocol
                     use.  The on-chip network assumes the protocol numbers
                     vnets starting from 0.  Therefore, the number of virtual
                     networks should be one more than the highest numbered vnet
                     in use.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        routers
               desc: Network routers

        ruby_system


        topology
            default: Not Specified
               desc: the name of the imported topology module


    RubyPort
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_cpu_sequencer
            default: True
               desc: connected to a cpu

        no_retry_on_stall


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ruby_system
            default: Parent.any


        support_data_reqs
            default: True
               desc: data cache requests supported

        support_inst_reqs
            default: True
               desc: inst cache requests supported

        system
            default: Parent.any
               desc: system object

        using_ruby_tester


        version



    RubyPortProxy
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        is_cpu_sequencer
            default: True
               desc: connected to a cpu

        no_retry_on_stall


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ruby_system
            default: Parent.any


        support_data_reqs
            default: True
               desc: data cache requests supported

        support_inst_reqs
            default: True
               desc: inst cache requests supported

        system
            default: Parent.any
               desc: system object

        using_ruby_tester


        version



    RubyPrefetcher
        cross_page
               desc: True if prefetched address can be on a page different from
                     the observed address

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        nonunit_filter
            default: 8
               desc: Number of entries in the non-unit filter array

        num_startup_pfs
            default: 1


        num_streams
            default: 4
               desc: Number of prefetch streams to be allocated

        page_shift
            default: 12
               desc: Number of bits to mask to get a page number

        train_misses
            default: 4


        unit_filter
            default: 8
               desc: Number of entries in the unit filter array


    RubySequencer
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        coreid
            default: 99
               desc: CorePair core id

        dcache


        deadlock_threshold
            default: 500000
               desc: max outstanding cycles for a request before
                     deadlock/livelock declared

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        garnet_standalone


        is_cpu_sequencer
            default: True
               desc: connected to a cpu

        max_outstanding_requests
            default: 16
               desc: max requests (incl. prefetches) outstanding

        no_retry_on_stall


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ruby_system
            default: Parent.any


        support_data_reqs
            default: True
               desc: data cache requests supported

        support_inst_reqs
            default: True
               desc: inst cache requests supported

        system
            default: Parent.any
               desc: system object

        using_ruby_tester


        version



    RubySystem
        access_backing_store
               desc: Use phys_mem as the functional         store and only use
                     ruby for timing.

        all_instructions


        block_size_bytes
            default: 64
               desc: default cache block size; must be a power of two

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hot_lines


        memory_size_bits
            default: 64
               desc: number of bits that a memory address requires

        num_of_sequencers


        number_of_virtual_networks


        phys_mem
            default: Null


        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        randomization
               desc: insert random delays on message enqueue times (if True, all
                     message          buffers are enforced to have
                     randomization; otherwise, a message          buffer set its
                     own flag to enable/disable randomization)

        system
            default: Parent.any
               desc: system object


    RubyTester
        check_flush
               desc: check cache flushing

        checks_to_complete
            default: 100
               desc: checks to complete

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        deadlock_threshold
            default: 50000
               desc: how often to check for deadlock

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_cpus
               desc: number of cpus / RubyPorts

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System we belong to

        wakeup_frequency
            default: 10
               desc: number of cycles between wakeups


    RubyWireBuffer
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ruby_system
            default: Parent.any



    SBOOEPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        latency_buffer_size
            default: 32
               desc: Entries in the latency buffer

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sandbox_entries
            default: 1024
               desc: Size of the address buffer

        score_threshold_pct
            default: 25
               desc: Min. threshold to issue a         prefetch. The value is
                     percentage of sandbox entries to use

        sequential_prefetchers
            default: 9
               desc: Number of sequential prefetchers

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    SEWorkload
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    SHiPMemRP
        btp
            default: 3
               desc: Percentage of blocks to be inserted with long RRPV

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hit_priority
               desc: Prioritize evicting blocks that havent had a hit recently

        insertion_threshold
            default: 1
               desc: Percentage at which an entry changes insertion policy

        num_bits
            default: 2
               desc: Number of bits per RRPV

        shct_size
            default: 16384
               desc: Number of SHCT entries


    SHiPPCRP
        btp
            default: 3
               desc: Percentage of blocks to be inserted with long RRPV

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hit_priority
               desc: Prioritize evicting blocks that havent had a hit recently

        insertion_threshold
            default: 1
               desc: Percentage at which an entry changes insertion policy

        num_bits
            default: 2
               desc: Number of bits per RRPV

        shct_size
            default: 16384
               desc: Number of SHCT entries


    SHiPRP
        btp
            default: 3
               desc: Percentage of blocks to be inserted with long RRPV

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hit_priority
               desc: Prioritize evicting blocks that havent had a hit recently

        insertion_threshold
            default: 1
               desc: Percentage at which an entry changes insertion policy

        num_bits
            default: 2
               desc: Number of bits per RRPV

        shct_size
            default: 16384
               desc: Number of SHCT entries


    STeMSPrefetcher
        active_generation_table_assoc
            default: 64
               desc: Associativity of the active generation table

        active_generation_table_entries
            default: 64
               desc: Number of entries in the active generation table

        active_generation_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the active generation table

        active_generation_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the active generation table

        add_duplicate_entries_to_rmob
            default: True
               desc: Add duplicate entries to RMOB

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        pattern_sequence_table_assoc
            default: 16384
               desc: Associativity of the pattern sequence table

        pattern_sequence_table_entries
            default: 16384
               desc: Number of entries in the pattern sequence table

        pattern_sequence_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the pattern sequence table

        pattern_sequence_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the pattern sequence table

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        reconstruction_entries
            default: 256
               desc: Number of reconstruction entries

        region_miss_order_buffer_entries
            default: 131072
               desc: Number of entries of the Region Miss Order Buffer

        spatial_region_size
            default: 2KiB
               desc: Memory covered by a hot zone

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    SecondChanceRP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SectorTags
        assoc
            default: Parent.assoc
               desc: associativity

        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        entry_size
            default: Parent.cache_line_size
               desc: Indexing entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indexing_policy
            default: SetAssociative
               desc: Indexing policy

        num_blocks_per_sector
            default: 1
               desc: Number of sub-sectors per sector

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        replacement_policy
            default: Parent.replacement_policy
               desc: Replacement policy

        sequential_access
            default: Parent.sequential_access
               desc: Whether to access tags and data sequentially

        size
            default: Parent.size
               desc: capacity in bytes

        system
            default: Parent.any
               desc: System we belong to

        tag_latency
            default: Parent.tag_latency
               desc: The tag lookup latency for this cache

        warmup_percentage
            default: Parent.warmup_percentage
               desc: Percentage of tags to be touched to warm up the cache


    SerialDevice
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SerialLink
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        delay
            default: 0ns
               desc: The latency of this serial_link

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        link_speed
            default: 1
               desc: Gb/s Speed of each parallel lane inside theserial link.
                     (aka. lane speed)

        num_lanes
            default: 1
               desc: Number of parallel lanes inside the seriallink. (aka. lane
                     width)

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        ranges
            default: [<m5.params.AddrRange object at 0x7f81016b0f98>]
               desc: Address ranges to pass through the serial_link

        req_size
            default: 16
               desc: The number of requests to buffer

        resp_size
            default: 16
               desc: The number of responses to buffer


    SerialNullDevice
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SeriesRequestGenerator
        addr_increment_size
            default: 64
               desc: address increment size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_cpus
               desc: num of cpus

        num_series
            default: 1
               desc: number of different address streams to generate

        percent_writes
            default: 50
               desc: percent of access that are writes

        system
            default: Parent.any
               desc: System we belong to


    SetAssociative
        assoc
            default: Parent.assoc
               desc: associativity

        entry_size
            default: Parent.entry_size
               desc: entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
            default: Parent.size
               desc: capacity in bytes


    SharedMemoryServer
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        server_path
               desc: The unix socket path where the server should be running
                     upon.

        system
            default: Parent.any
               desc: The system where the target shared memory is actually
                     stored.


    SignaturePathPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        lookahead_confidence_threshold
            default: 0.75
               desc: Minimum confidence to continue exploring lookahead entries

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        num_counter_bits
            default: 3
               desc: Number of bits of the saturating counters

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        pattern_table_assoc
            default: 1
               desc: Associativity of the pattern table

        pattern_table_entries
            default: 4096
               desc: Number of entries of the pattern table

        pattern_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the pattern table

        pattern_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the pattern table

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_confidence_threshold
            default: 0.5
               desc: Minimum confidence to issue prefetches

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        signature_bits
            default: 12
               desc: Size of the signature, in bits

        signature_shift
            default: 3
               desc: Number of bits to shift when calculating a new signature

        signature_table_assoc
            default: 2
               desc: Associativity of the signature table

        signature_table_entries
            default: 1024
               desc: Number of entries of the signature table

        signature_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the signature table

        signature_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the signature table

        strides_per_pattern_entry
            default: 4
               desc: Number of strides stored in each pattern entry

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    SignaturePathPrefetcherV2
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        global_history_register_entries
            default: 8
               desc: Number of entries of global history register

        global_history_register_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the global history register

        global_history_register_replacement_policy
            default: LRURP
               desc: Replacement policy of the global history register

        latency
            default: 1
               desc: Latency for generated prefetches

        lookahead_confidence_threshold
            default: 0.75
               desc: Minimum confidence to continue exploring lookahead entries

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        num_counter_bits
            default: 3
               desc: Number of bits of the saturating counters

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        pattern_table_assoc
            default: 1
               desc: Associativity of the pattern table

        pattern_table_entries
            default: 4096
               desc: Number of entries of the pattern table

        pattern_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the pattern table

        pattern_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the pattern table

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_confidence_threshold
            default: 0.5
               desc: Minimum confidence to issue prefetches

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        signature_bits
            default: 12
               desc: Size of the signature, in bits

        signature_shift
            default: 3
               desc: Number of bits to shift when calculating a new signature

        signature_table_assoc
            default: 2
               desc: Associativity of the signature table

        signature_table_entries
            default: 1024
               desc: Number of entries of the signature table

        signature_table_indexing_policy
            default: SetAssociative
               desc: Indexing policy of the signature table

        signature_table_replacement_policy
            default: LRURP
               desc: Replacement policy of the signature table

        strides_per_pattern_entry
            default: 4
               desc: Number of strides stored in each pattern entry

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    SimObject
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SimPoint
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        interval
            default: 100000000
               desc: Interval Size (insts)

        manager
            default: Parent.any
               desc: ProbeManager

        profile_file
            default: simpoint.bb.gz
               desc: BBV (output) file


    SimpleCache
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Cycles taken on a hit or to resolve a miss

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        size
            default: 16kB
               desc: The size of the cache

        system
            default: Parent.any
               desc: The system this cache is part of


    SimpleDisk
        disk
               desc: Disk Image

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: System Pointer


    SimpleExtLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_node
               desc: External node

        int_node
               desc: ID of internal node

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis


    SimpleIndirectPredictor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectGHRBits
            default: 13
               desc: Indirect GHR number of bits

        indirectHashGHR
            default: True
               desc: Hash branch predictor GHR

        indirectHashTargets
            default: True
               desc: Hash path history targets

        indirectPathLength
            default: 3
               desc: Previous indirect targets to use for path history

        indirectSets
            default: 256
               desc: Cache sets for indirect predictor

        indirectTagSize
            default: 16
               desc: Indirect target cache tag bits

        indirectWays
            default: 2
               desc: Ways for indirect predictor

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    SimpleIntLink
        bandwidth_factor
               desc: generic bandwidth factor, usually in bytes

        buffers
               desc: Buffers for int_links

        dst_inport
               desc: Inport direction at dst router

        dst_node
               desc: Router on dst end

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: latency

        link_id
               desc: ID in relation to other links

        src_node
               desc: Router on src end

        src_outport
               desc: Outport direction at src router

        supported_vnets
               desc: Vnets supported Default:All([])

        weight
            default: 1
               desc: used to restrict routing in shortest path analysis


    SimpleMemDelay
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        read_req
            default: 0t
               desc: Read request delay

        read_resp
            default: 0t
               desc: Read response delay

        write_req
            default: 0t
               desc: Write request delay

        write_resp
            default: 0t
               desc: Write response delay


    SimpleMemobj
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SimpleMemory
        bandwidth
            default: 12.8GiB/s
               desc: Combined read and write bandwidth

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        conf_table_reported
            default: True
               desc: Report to configuration table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image_file
               desc: Image to load into memory as its initial contents

        in_addr_map
            default: True
               desc: Memory part of the global address map

        kvm_map
            default: True
               desc: Should KVM map this memory for the guest

        latency
            default: 30ns
               desc: Request to response latency

        latency_var
            default: 0ns
               desc: Request to response latency variance

        null
               desc: Do not store data, always return zero

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        range
            default: 128MiB
               desc: Address range (potentially interleaved)


    SimpleNetwork
        buffer_size
               desc: default internal buffer size for links and
                     routers; 0 indicates infinite buffering

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        control_msg_size
            default: 8


        data_msg_size
            default: Parent.block_size_bytes
               desc: Size of data messages. Defaults to the parent RubySystem
                     cache line size.

        endpoint_bandwidth
            default: 1000
               desc: bandwidth adjustment factor

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_links
               desc: Links to external nodes

        int_links
               desc: Links between internal nodes

        netifs
               desc: Network Interfaces

        number_of_virtual_networks
               desc: Number of virtual networks used by the coherence protocol
                     use.  The on-chip network assumes the protocol numbers
                     vnets starting from 0.  Therefore, the number of virtual
                     networks should be one more than the highest numbered vnet
                     in use.

        physical_vnets_bandwidth
               desc: Assign a different link bandwidth factor for each vnet
                     channels.Only valid when physical_vnets_channels is set.
                     This overrides thebandwidth_factor parameter set for the
                     individual links.

        physical_vnets_channels
               desc: Set to emulate multiple channels for each vnet.If not set,
                     all vnets share the same physical channel.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        routers
               desc: Network routers

        ruby_system


        topology
            default: Not Specified
               desc: the name of the imported topology module


    SimpleObject
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SimpleTrace
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        manager
            default: Parent.any
               desc: ProbeManager


    SimpleUart
        byte_order
            default: little
               desc: Device byte order

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        device
            default: Parent.any
               desc: The terminal

        end_on_eot
               desc: End the simulation when a EOT is received on the UART

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        pio_size
            default: 4
               desc: Size of address range

        platform
            default: Parent.any
               desc: Platform this device is part of.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    Sinic
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        delay_copy
               desc: Delayed copy transmit

        dma_read_delay
            default: 0us
               desc: fixed delay for dma reads

        dma_read_factor
            default: 0us
               desc: multiplier for dma reads

        dma_write_delay
            default: 0us
               desc: fixed delay for dma writes

        dma_write_factor
            default: 0us
               desc: multiplier for dma writes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        hardware_address
            default: <function NextEthernetAddr at 0x7f81016b3158>
               desc: Ethernet Hardware Address

        host
            default: Parent.any
               desc: PCI host

        intr_delay
            default: 10us
               desc: Interrupt propagation delay

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        rss
               desc: Receive Side Scaling

        rx_delay
            default: 1us
               desc: Receive Delay

        rx_fifo_low_mark
            default: 128KiB
               desc: rx fifo low threshold

        rx_fifo_size
            default: 512KiB
               desc: max size of rx fifo

        rx_fifo_threshold
            default: 384KiB
               desc: rx fifo high threshold

        rx_filter
            default: True
               desc: Enable Receive Filter

        rx_max_copy
            default: 1514B
               desc: rx max copy

        rx_max_intr
            default: 10
               desc: max rx packets per interrupt

        rx_thread
               desc: dedicated kernel thread for transmit

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of

        tx_delay
            default: 1us
               desc: Transmit Delay

        tx_fifo_high_mark
            default: 384KiB
               desc: tx fifo high threshold

        tx_fifo_size
            default: 512KiB
               desc: max size of tx fifo

        tx_fifo_threshold
            default: 128KiB
               desc: tx fifo low threshold

        tx_max_copy
            default: 16KiB
               desc: tx max copy

        tx_thread
               desc: dedicated kernel threads for receive

        virtual_addr
               desc: Virtual addressing

        virtual_count
            default: 1
               desc: Virtualized SINIC

        zero_copy
               desc: Zero copy receive

        zero_copy_size
            default: 64
               desc: Bytes to copy if below threshold

        zero_copy_threshold
            default: 256
               desc: Only zero copy above this threshold


    SkewedAssociative
        assoc
            default: Parent.assoc
               desc: associativity

        entry_size
            default: Parent.entry_size
               desc: entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
            default: Parent.size
               desc: capacity in bytes


    SlimAMPMPrefetcher
        ampm
            default: SlimAccessMapPatternMatching
               desc: Access Map Pattern Matching object

        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        dcpt
            default: SlimDeltaCorrelatingPredictionTables
               desc: Delta Correlating Prediction Tables object

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    SnoopFilter
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        lookup_latency
            default: 1
               desc: Lookup latency

        max_capacity
            default: 8MiB
               desc: Maximum capacity of snoop filter

        system
            default: Parent.any
               desc: System that the crossbar belongs to.


    SouthBridge
        cmos
            default: Cmos
               desc: CMOS memory and real time clock device

        dma1
            default: I8237
               desc: The first dma controller

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        io_apic
            default: I82094AA
               desc: I/O APIC

        keyboard
            default: I8042
               desc: The keyboard controller

        pic1
            default: I8259
               desc: Master PIC

        pic2
            default: I8259
               desc: Slave PIC

        pit
            default: I8254
               desc: Programmable interval timer

        speaker
            default: PcSpeaker
               desc: PC speaker


    SrcClockDomain
        clock
               desc: Clock period

        domain_id
            default: -1
               desc: domain id

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        init_perf_level
               desc: Initial performance level

        voltage_domain
               desc: Voltage domain


    StackDistProbe
        disable_linear_hists
               desc: Disable linear histograms

        disable_log_hists
               desc: Disable logarithmic histograms

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        line_size
            default: Parent.cache_line_size
               desc: Cache line size in bytes (must be larger or equal to the
                     system's line size)

        linear_hist_bins
            default: 16
               desc: Bins in linear histograms

        log_hist_bins
            default: 32
               desc: Bins in logarithmic histograms

        manager
            default: Parent.any
               desc: Probe manager(s) to instrument

        probe_name
            default: PktRequest
               desc: Memory request probe to use

        system
            default: Parent.any
               desc: System to use when determining system cache line size

        verify
               desc: Verify behaviuor with reference implementation


    StatisticalCorrector
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    StridePrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        confidence_counter_bits
            default: 3
               desc: Number of bits of the confidence counter

        confidence_threshold
            default: 50
               desc: Prefetch generation confidence threshold

        degree
            default: 4
               desc: Number of prefetches to generate

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initial_confidence
            default: 4
               desc: Starting confidence of new entries

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        table_assoc
            default: 4
               desc: Associativity of the PC table

        table_entries
            default: 64
               desc: Number of entries of the PC table

        table_indexing_policy
            default: StridePrefetcherHashedSetAssociative
               desc: Indexing policy of the PC table

        table_replacement_policy
            default: RandomRP
               desc: Replacement policy of the PC table

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_requestor_id
            default: True
               desc: Use requestor id based history

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    StridePrefetcherHashedSetAssociative
        assoc
            default: Parent.assoc
               desc: associativity

        entry_size
            default: Parent.entry_size
               desc: entry size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size
            default: Parent.size
               desc: capacity in bytes


    StubWorkload
        byte_order
            default: little
               desc: Dummy byte order for this workload.

        entry
               desc: Dummy entry point for this workload.

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    SubSystem
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        thermal_domain
            default: Null
               desc: Thermal domain


    Switch
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_routing_latency
            default: 1
               desc: Routing latency to external links

        int_routing_latency
            default: 1
               desc: Routing latency to internal links

        latency
            default: 1
               desc: number of cycles inside router

        port_buffers
               desc: Port buffers

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        router_id
               desc: ID in relation to other routers

        routing_unit
            default: WeightBased
               desc: Routing strategy to be used

        virt_nets
            default: Parent.number_of_virtual_networks
               desc: number of virtual networks


    SysBridge
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        source
               desc: Source System

        target
               desc: Target System


    System
        auto_unlink_shared_backstore
               desc: Automatically remove the shmem segment file upon
                     destruction. This is used only if shared_backstore is non-
                     empty.

        cache_line_size
            default: 64
               desc: Cache line size in bytes

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        exit_on_work_items
               desc: Exit from the simulation loop when encountering work item
                     annotations.

        init_param
               desc: numerical value to pass into simulator

        m5ops_base
               desc: Base of the 64KiB PA range used for memory-mapped m5ops.
                     to 0 to disable.

        mem_mode
            default: atomic
               desc: The mode the memory system is in

        mem_ranges
               desc: Ranges that constitute main memory

        memories
            default: Self.all
               desc: All memories in the system

        mmap_using_noreserve
               desc: mmap the backing store without reserving swap

        multi_thread
               desc: Supports multi-threaded CPUs? Impacts Thread/Context IDs

        num_work_ids
            default: 16
               desc: Number of distinct work item types

        readfile
               desc: file to read startup script from

        redirect_paths
               desc: Path redirections

        shadow_rom_ranges
               desc: Ranges  backed by a shadowed ROM

        shared_backstore
               desc: backstore's shmem segment filename, use to directly address
                     the backstore from another host-OS process. Leave this
                     empty to unset the MAP_SHARED flag.

        symbolfile
               desc: file to get the symbols from

        thermal_components
               desc: A collection of all thermal components in the system.

        thermal_model
            default: Null
               desc: Thermal model

        work_begin_ckpt_count
               desc: create checkpoint when work items begin count value is
                     reached

        work_begin_cpu_id_exit
            default: -1
               desc: work started on specific id, now exit simulation

        work_begin_exit_count
               desc: exit simulation when work items begin count value is

        work_cpus_ckpt_count
               desc: create checkpoint when active cpu count value is reached

        work_end_ckpt_count
               desc: create checkpoint when work items end count value is

        work_end_exit_count
               desc: exit simulation when work items end count value is reached

        work_item_id
            default: -1
               desc: specific work item id

        workload
            default: StubWorkload
               desc: Workload to run on this system


    SystemC_Kernel
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SystemC_ScModule
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    SystemC_ScObject
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    TAGE
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        tage
            default: TAGEBase
               desc: Tage object


    TAGEBase
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    TAGE_SC_L
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        loop_predictor
            default: LoopPredictor
               desc: Loop predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        statistical_corrector
               desc: Statistical Corrector

        tage
            default: TAGEBase
               desc: Tage object


    TAGE_SC_L_64KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        loop_predictor
            default: LoopPredictor
               desc: Loop predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        statistical_corrector
               desc: Statistical Corrector

        tage
            default: TAGEBase
               desc: Tage object


    TAGE_SC_L_64KB_StatisticalCorrector
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        imm
            default: [10, 4]
               desc: Second IMLI history GEHL lengths

        imnb
            default: 2
               desc: Num second IMLI GEHL lenghts

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logImnb
            default: 9
               desc: Log number of second IMLI GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logPnb
            default: 9
               desc: Log number of variation global branch GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        logSnb
            default: 9
               desc: Log number of second local history GEHL entries

        logTnb
            default: 10
               desc: Log number of third local history GEHL entries

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        numEntriesSecondLocalHistories
            default: 16
               desc: Number of entries for second local histories

        numEntriesThirdLocalHistories
            default: 16
               desc: Number of entries for second local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        pm
            default: [25, 16, 9]
               desc: Variation global branch GEHL lengths

        pnb
            default: 3
               desc: Num variation global branch GEHL lengths

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        sm
            default: [16, 11, 6]
               desc: Second local history GEHL lengths

        snb
            default: 3
               desc: Num second local history GEHL lenghts

        tm
            default: [9, 4]
               desc: Third local history GEHL lengths

        tnb
            default: 2
               desc: Num third local history GEHL lenghts

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    TAGE_SC_L_8KB
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        loop_predictor
            default: LoopPredictor
               desc: Loop predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        statistical_corrector
               desc: Statistical Corrector

        tage
            default: TAGEBase
               desc: Tage object


    TAGE_SC_L_8KB_StatisticalCorrector
        bwWeightInitValue
               desc: Initial value of the weights of the global backward branch
                     GEHL entries

        bwm
               desc: Global backward branch GEHL lengths

        bwnb
               desc: Num global backward branch GEHL lengths

        chooserConfWidth
            default: 7
               desc: Number of bits for the chooser counters

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extraWeightsWidth
            default: 6
               desc: Number of bits for the extra weights

        gm
            default: [6, 3]
               desc: Global branch GEHL lengths

        gnb
            default: 2
               desc: Num global branch GEHL lengths

        iWeightInitValue
               desc: Initial value of the weights of the IMLI history GEHL
                     entries

        im
            default: [8]
               desc: IMLI history GEHL lengths

        inb
            default: 1
               desc: Num IMLI GEHL lenghts

        initialUpdateThresholdValue
               desc: Initial pUpdate threshold counter value

        lWeightInitValue
               desc: Initial value of the weights of the first local history
                     entries

        lm
               desc: First local history GEHL lengths

        lnb
               desc: Num first local history GEHL lenghts

        logBias
               desc: Log size of Bias tables

        logBwnb
               desc: Log num of global backward branch GEHL entries

        logGnb
            default: 7
               desc: Log number of global branch GEHL entries

        logInb
               desc: Log number of IMLI GEHL entries

        logLnb
               desc: Log number of first local history GEHL entries

        logSizeUp
            default: 6
               desc: Log size of update threshold counters tables

        numEntriesFirstLocalHistories
               desc: Number of entries for first local histories

        pUpdateThresholdWidth
            default: 8
               desc: Number of bits for the pUpdate threshold counters

        scCountersWidth
            default: 6
               desc: Statistical corrector counters width

        updateThresholdWidth
            default: 12
               desc: Number of bits for the update threshold counter


    TAGE_SC_L_LoopPredictor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initialLoopAge
            default: 255
               desc: Initial age value

        initialLoopIter
            default: 1
               desc: Initial iteration number

        logLoopTableAssoc
            default: 2
               desc: Log loop predictor associativity

        logSizeLoopPred
            default: 8
               desc: Log size of the loop predictor

        loopTableAgeBits
            default: 8
               desc: Number of age bits per loop entry

        loopTableConfidenceBits
            default: 2
               desc: Number of confidence bits per loop entry

        loopTableIterBits
            default: 14
               desc: Nuber of iteration bits per loop

        loopTableTagBits
            default: 14
               desc: Number of tag bits per loop entry

        optionalAgeReset
            default: True
               desc: Reset age bits optionally in some cases

        restrictAllocation
               desc: Restrict the allocation conditions

        useDirectionBit
               desc: Use direction info

        useHashing
               desc: Use hashing

        useSpeculation
               desc: Use speculation

        withLoopBits
            default: 7
               desc: Size of the WITHLOOP counter


    TAGE_SC_L_TAGE
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        firstLongTagTable
               desc: First table with long tags

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSize
               desc: Log size of each tag table

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        longTagsSize
               desc: Size of the long tags

        longTagsTageFactor
               desc: Factor for calculating the total number of long tags TAGE
                     entries

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        shortTagsSize
            default: 8
               desc: Size of the short tags

        shortTagsTageFactor
               desc: Factor for calculating the total number of short tags TAGE
                     entries

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        truncatePathHist
            default: True
               desc: Truncate the path history to its configured size

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    TAGE_SC_L_TAGE_64KB
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        firstLongTagTable
               desc: First table with long tags

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSize
               desc: Log size of each tag table

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        longTagsSize
               desc: Size of the long tags

        longTagsTageFactor
               desc: Factor for calculating the total number of long tags TAGE
                     entries

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        shortTagsSize
            default: 8
               desc: Size of the short tags

        shortTagsTageFactor
               desc: Factor for calculating the total number of short tags TAGE
                     entries

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        truncatePathHist
            default: True
               desc: Truncate the path history to its configured size

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    TAGE_SC_L_TAGE_8KB
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        firstLongTagTable
               desc: First table with long tags

        histBufferSize
            default: 2097152
               desc: A large number to track all branch histories(2MEntries
                     default)

        initialTCounterValue
            default: 131072
               desc: Initial value of tCounter

        instShiftAmt
            default: Parent.instShiftAmt
               desc: Number of bits to shift instructions by

        logRatioBiModalHystEntries
            default: 2
               desc: Log num of prediction entries for a shared hysteresis bit
                     for the Bimodal

        logTagTableSize
               desc: Log size of each tag table

        logTagTableSizes
            default: [13, 9, 9, 9, 9, 9, 9, 9]
               desc: Log2 of TAGE table sizes

        logUResetPeriod
            default: 18
               desc: Log period in number of branches to reset TAGE useful
                     counters

        longTagsSize
               desc: Size of the long tags

        longTagsTageFactor
               desc: Factor for calculating the total number of long tags TAGE
                     entries

        maxHist
            default: 130
               desc: Maximum history size of TAGE

        maxNumAlloc
            default: 1
               desc: Max number of TAGE entries allocted on mispredict

        minHist
            default: 5
               desc: Minimum history size of TAGE

        nHistoryTables
            default: 7
               desc: Number of history tables

        noSkip
               desc: Vector of enabled TAGE tables

        numThreads
            default: Parent.numThreads
               desc: Number of threads

        numUseAltOnNa
            default: 1
               desc: Number of USE_ALT_ON_NA counters

        pathHistBits
            default: 16
               desc: Path history size

        shortTagsSize
            default: 8
               desc: Size of the short tags

        shortTagsTageFactor
               desc: Factor for calculating the total number of short tags TAGE
                     entries

        speculativeHistUpdate
            default: True
               desc: Use speculative update for histories

        tagTableCounterBits
            default: 3
               desc: Number of tag table counter bits

        tagTableTagWidths
            default: [0, 9, 9, 10, 10, 11, 11, 12]
               desc: Tag size in TAGE tag tables

        tagTableUBits
            default: 2
               desc: Number of tag table u bits

        truncatePathHist
            default: True
               desc: Truncate the path history to its configured size

        useAltOnNaBits
            default: 4
               desc: Size of the USE_ALT_ON_NA counter(s)


    TaggedPrefetcher
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        cache_snoop
               desc: Snoop cache to eliminate redundant request

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        degree
            default: 2
               desc: Number of prefetches to generate

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        latency
            default: 1
               desc: Latency for generated prefetches

        max_prefetch_requests_with_pending_translation
            default: 32
               desc: Maximum number of queued prefetches that have a missing
                     translation

        on_data
            default: True
               desc: Notify prefetcher on data accesses

        on_inst
            default: True
               desc: Notify prefetcher on instruction accesses

        on_miss
               desc: Only notify prefetcher on misses

        on_read
            default: True
               desc: Notify prefetcher on reads

        on_write
            default: True
               desc: Notify prefetcher on writes

        page_bytes
            default: 4KiB
               desc: Size of pages for virtual addresses

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        prefetch_on_access
            default: Parent.prefetch_on_access
               desc: Notify the hardware prefetcher on every access (not just
                     misses)

        prefetch_on_pf_hit
            default: Parent.prefetch_on_pf_hit
               desc: Notify the hardware prefetcher on hit on prefetched lines

        queue_filter
            default: True
               desc: Don't queue redundant prefetches

        queue_size
            default: 32
               desc: Maximum number of queued prefetches

        queue_squash
            default: True
               desc: Squash queued prefetch on demand access

        sys
            default: Parent.any
               desc: System this prefetcher belongs to

        tag_prefetch
            default: True
               desc: Tag prefetch with PC of generating access

        throttle_control_percentage
               desc: Percentage of requests         that can be throttled
                     depending on the accuracy of the prefetcher.

        use_virtual_addresses
               desc: Use virtual addresses for prefetching


    Terminal
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        number
               desc: terminal number

        outfile
            default: file
               desc: Selects if and where the terminal is dumping its output

        port
            default: 3456
               desc: listen port


    ThermalCapacitor
        capacitance
            default: 1.0
               desc: Thermal capacitance, expressed in Joules per Kelvin

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    ThermalDomain
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        initial_temperature
            default: 25.0C
               desc: Initial temperature


    ThermalModel
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        step
            default: 0.01
               desc: Simulation step (in seconds) for thermal simulation


    ThermalNode
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    ThermalReference
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        temperature
            default: 25.0C
               desc: Operational temperature


    ThermalResistor
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        resistance
            default: 1.0
               desc: Thermal resistance, expressed in Kelvin per Watt


    TickedObject
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state


    TimingExpr
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    TimingExprBin
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        left
               desc: LHS expression

        op
               desc: operator

        right
               desc: RHS expression


    TimingExprIf
        cond
               desc: condition expression

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        falseExpr
               desc: false expression

        trueExpr
               desc: true expression


    TimingExprLet
        defns
               desc: expressions for bindings

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        expr
               desc: body expression


    TimingExprLiteral
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        value
               desc: literal value


    TimingExprReadIntReg
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        reg
               desc: register raw index to read


    TimingExprRef
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: expression index


    TimingExprSrcReg
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        index
               desc: index into inst src regs


    TimingExprUn
        arg
               desc: expression

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        op
               desc: operator


    TlmToGem5Bridge128
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TlmToGem5Bridge256
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TlmToGem5Bridge32
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TlmToGem5Bridge512
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TlmToGem5Bridge64
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TlmToGem5BridgeBase
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        system
            default: Parent.any
               desc: system


    TournamentBP
        BTBEntries
            default: 4096
               desc: Number of BTB entries

        BTBTagSize
            default: 16
               desc: Size of the BTB tags, in bits

        RASSize
            default: 16
               desc: RAS size

        choiceCtrBits
            default: 2
               desc: Bits of choice counters

        choicePredictorSize
            default: 8192
               desc: Size of choice predictor

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        globalCtrBits
            default: 2
               desc: Bits per counter

        globalPredictorSize
            default: 8192
               desc: Size of global predictor

        indirectBranchPred
            default: SimpleIndirectPredictor
               desc: Indirect branch predictor, set to NULL to disable indirect
                     predictions

        instShiftAmt
            default: 2
               desc: Number of bits to shift instructions by

        localCtrBits
            default: 2
               desc: Bits per counter

        localHistoryTableSize
            default: 2048
               desc: size of local history table

        localPredictorSize
            default: 2048
               desc: Size of local predictor

        numThreads
            default: Parent.numThreads
               desc: Number of threads


    TreePLRURP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_leaves
            default: Parent.assoc
               desc: Number of leaves in each tree


    Uart
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        device
            default: Parent.any
               desc: The terminal

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        platform
            default: Parent.any
               desc: Platform this device is part of.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    Uart8250
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        device
            default: Parent.any
               desc: The terminal

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        pio_addr
               desc: Device Address

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        pio_size
            default: 8
               desc: Size of address range

        platform
            default: Parent.any
               desc: Platform this device is part of.

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: System this device is part of


    VirtIO9PBase
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        queueSize
            default: 32
               desc: Output queue size (pages)

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object

        tag
            default: gem5
               desc: Mount tag


    VirtIO9PDiod
        byte_order
            default: little
               desc: Device byte order

        diod
            default: diod
               desc: Path to diod, optionally in PATH

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        queueSize
            default: 32
               desc: Output queue size (pages)

        root
               desc: Path to export through diod

        socketPath
               desc: Unused socket to diod

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object

        tag
            default: gem5
               desc: Mount tag


    VirtIO9PProxy
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        queueSize
            default: 32
               desc: Output queue size (pages)

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object

        tag
            default: gem5
               desc: Mount tag


    VirtIO9PSocket
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        port
            default: 564
               desc: 9P server port

        queueSize
            default: 32
               desc: Output queue size (pages)

        server
            default: 127.0.0.1
               desc: 9P server address or host name

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object

        tag
            default: gem5
               desc: Mount tag


    VirtIOBlock
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        image
               desc: Disk image

        queueSize
            default: 128
               desc: Output queue size (pages)

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object


    VirtIOConsole
        byte_order
            default: little
               desc: Device byte order

        device
               desc: Serial device attached to this device

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        qRecvSize
            default: 16
               desc: Receive queue size (descriptors)

        qTransSize
            default: 16
               desc: Transmit queue size (descriptors)

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object


    VirtIODeviceBase
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object


    VirtIODummyDevice
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object


    VirtIORng
        byte_order
            default: little
               desc: Device byte order

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        qSize
            default: 16
               desc: Request queue size

        subsystem
               desc: VirtIO subsystem ID

        system
            default: Parent.any
               desc: system object


    VncInput
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        frame_capture
               desc: capture changed frames to files

        img_format
            default: Auto
               desc: Format of the dumped Framebuffer


    VncServer
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        frame_capture
               desc: capture changed frames to files

        img_format
            default: Auto
               desc: Format of the dumped Framebuffer

        number
               desc: vnc client number

        port
            default: 5900
               desc: listen port


    VoltageDomain
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        voltage
            default: 1V
               desc: Operational voltage(s)


    WeightBased
        adaptive_routing
               desc: enable adaptive routing

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    WeightedLRURP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    Workload
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    WriteAllocator
        block_size
            default: Parent.cache_line_size
               desc: block size in bytes

        coalesce_limit
            default: 2
               desc: Consecutive lines written before delaying for coalescing

        delay_threshold
            default: 8
               desc: Number of delay quanta imposed on an MSHR with write
                     requests to allow for write coalescing

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        no_allocate_limit
            default: 12
               desc: Consecutive lines written before skipping allocation


    X86ACPIMadt
        creator_id
               desc: ID identifying the generator of the table

        creator_revision
               desc: revision number for the creator of the table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        flags
               desc: Flags

        local_apic_address
               desc: Address of the local apic

        oem_id
               desc: string identifying the oem

        oem_revision
               desc: oem revision number for the table

        oem_table_id
               desc: oem table ID

        records
               desc: Records in this MADT


    X86ACPIMadtIOAPIC
        address
               desc: I/O APIC Address

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        id
               desc: I/O APIC ID

        int_base
               desc: Global Interrupt Base


    X86ACPIMadtIntSourceOverride
        bus_source
               desc: Bus Source

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        flags
               desc: Flags

        irq_source
               desc: IRQ Source

        sys_int
               desc: Global System Interrupt


    X86ACPIMadtLAPIC
        acpi_processor_id
               desc: ACPI Processor ID

        apic_id
               desc: APIC ID

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        flags
               desc: Flags


    X86ACPIMadtLAPICOverride
        address
               desc: 64-bit Physical Address of Local APIC

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86ACPIMadtNMI
        acpi_processor_id
               desc: ACPI Processor ID

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        flags
               desc: Flags

        lint_no
               desc: LINT# (0 or 1)


    X86ACPIMadtRecord
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86ACPIRSDP
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        oem_id
               desc: string identifying the oem

        revision
            default: 2
               desc: revision of ACPI being used, zero indexed

        rsdt
            default: X86ACPIRSDT
               desc: root system description table

        xsdt
            default: X86ACPIXSDT
               desc: extended system description table


    X86ACPIRSDT
        creator_id
               desc: ID identifying the generator of the table

        creator_revision
               desc: revision number for the creator of the table

        entries
               desc: system description tables

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        oem_id
               desc: string identifying the oem

        oem_revision
               desc: oem revision number for the table

        oem_table_id
               desc: oem table ID


    X86ACPISysDescTable
        creator_id
               desc: ID identifying the generator of the table

        creator_revision
               desc: revision number for the creator of the table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        oem_id
               desc: string identifying the oem

        oem_revision
               desc: oem revision number for the table

        oem_table_id
               desc: oem table ID


    X86ACPIXSDT
        creator_id
               desc: ID identifying the generator of the table

        creator_revision
               desc: revision number for the creator of the table

        entries
               desc: system description tables

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        oem_id
               desc: string identifying the oem

        oem_revision
               desc: oem revision number for the table

        oem_table_id
               desc: oem table ID


    X86BareMetalWorkload
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    X86Decoder
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        isa
            default: Null
               desc: ISA object for this context


    X86E820Entry
        addr
               desc: address of the beginning of the region

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        range_type
               desc: type of the region

        size
            default: 0B
               desc: size of the region


    X86E820Table
        entries
               desc: entries for the e820 table

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86EmuLinux
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    X86FsLinux
        acpi_description_table_pointer
            default: X86ACPIRSDP
               desc: ACPI root description pointer structure

        addr_check
            default: True
               desc: whether to bounds check kernel addresses (disable for
                     baremetal)

        command_line
            default: a
               desc: boot flags to pass to the kernel

        e820_table
            default: X86E820Table
               desc: E820 map of physical memory

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extras
               desc: Additional object files to load

        extras_addrs
               desc: Load addresses for additional object files

        intel_mp_pointer
            default: X86IntelMPFloatingPointer
               desc: intel mp spec floating pointer structure

        intel_mp_table
            default: X86IntelMPConfigTable
               desc: intel mp spec configuration table

        load_addr_mask
            default: 18446744073709551615
               desc: Mask to apply to kernel addresses. If zero, auto-calculated
                     to be the most restrictive.

        load_addr_offset
               desc: Address to offset the kernel with

        object_file
               desc: File that contains the kernel code

        smbios_table
            default: X86SMBiosSMBiosTable
               desc: table of smbios/dmi information

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    X86FsWorkload
        acpi_description_table_pointer
            default: X86ACPIRSDP
               desc: ACPI root description pointer structure

        addr_check
            default: True
               desc: whether to bounds check kernel addresses (disable for
                     baremetal)

        command_line
            default: a
               desc: boot flags to pass to the kernel

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        extras
               desc: Additional object files to load

        extras_addrs
               desc: Load addresses for additional object files

        intel_mp_pointer
            default: X86IntelMPFloatingPointer
               desc: intel mp spec floating pointer structure

        intel_mp_table
            default: X86IntelMPConfigTable
               desc: intel mp spec configuration table

        load_addr_mask
            default: 18446744073709551615
               desc: Mask to apply to kernel addresses. If zero, auto-calculated
                     to be the most restrictive.

        load_addr_offset
               desc: Address to offset the kernel with

        object_file
               desc: File that contains the kernel code

        smbios_table
            default: X86SMBiosSMBiosTable
               desc: table of smbios/dmi information

        wait_for_remote_gdb
               desc: Wait for a remote GDB connection


    X86ISA
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        vendor_string
            default: M5 Simulator
               desc: Vendor string for CPUID instruction


    X86IdeController
        BAR0
            default: PciBarNone
               desc: Base address register 0

        BAR1
            default: PciBarNone
               desc: Base address register 1

        BAR2
            default: PciBarNone
               desc: Base address register 2

        BAR3
            default: PciBarNone
               desc: Base address register 3

        BAR4
            default: PciBarNone
               desc: Base address register 4

        BAR5
            default: PciBarNone
               desc: Base address register 5

        BIST
               desc: Built In Self Test

        CacheLineSize
               desc: System Cacheline Size

        CapabilityPtr
               desc: Capability List Pointer offset

        CardbusCIS
               desc: Cardbus Card Information Structure

        ClassCode
               desc: Class Code

        Command
               desc: Command

        DeviceID
               desc: Device ID

        ExpansionROM
               desc: Expansion ROM Base Address

        HeaderType
               desc: PCI Header Type

        InterruptLine
               desc: Interrupt Line

        InterruptPin
               desc: Interrupt Pin

        LatencyTimer
               desc: PCI Latency Timer

        MSICAPBaseOffset
               desc: Base offset of MSICAP in PCI Config space

        MSICAPCapId
               desc: Specifies this is the MSI Capability

        MSICAPMaskBits
               desc: MSI Interrupt Mask Bits

        MSICAPMsgAddr
               desc: MSI Message Address

        MSICAPMsgCtrl
               desc: MSI Message Control

        MSICAPMsgData
               desc: MSI Message Data

        MSICAPMsgUpperAddr
               desc: MSI Message Upper Address

        MSICAPNextCapability
               desc: Pointer to next capability block

        MSICAPPendingBits
               desc: MSI Pending Bits

        MSIXCAPBaseOffset
               desc: Base offset of MSIXCAP in PCI Config space

        MSIXCAPCapId
               desc: Specifices this the MSI-X Capability

        MSIXCAPNextCapability
               desc: Pointer to next capability block

        MSIXMsgCtrl
               desc: MSI-X Message Control

        MSIXPbaOffset
               desc: MSI-X PBA Offset and PBA BIR

        MSIXTableOffset
               desc: MSI-X Table Offset and Table BIR

        MaximumLatency
               desc: Maximum Latency

        MinimumGrant
               desc: Minimum Grant

        PMCAPBaseOffset
               desc: Base offset of PMCAP in PCI Config space

        PMCAPCapId
               desc: Specifies this is the Power Management capability

        PMCAPCapabilities
               desc: PCI Power Management Capabilities Register

        PMCAPCtrlStatus
               desc: PCI Power Management Control and Status

        PMCAPNextCapability
               desc: Pointer to next capability block

        PXCAPBaseOffset
               desc: Base offset of PXCAP in PCI Config space

        PXCAPCapId
               desc: Specifies this is the PCIe Capability

        PXCAPCapabilities
               desc: PCIe Capabilities

        PXCAPDevCap2
               desc: PCIe Device Capabilities 2

        PXCAPDevCapabilities
               desc: PCIe Device Capabilities

        PXCAPDevCtrl
               desc: PCIe Device Control

        PXCAPDevCtrl2
               desc: PCIe Device Control 2

        PXCAPDevStatus
               desc: PCIe Device Status

        PXCAPLinkCap
               desc: PCIe Link Capabilities

        PXCAPLinkCtrl
               desc: PCIe Link Control

        PXCAPLinkStatus
               desc: PCIe Link Status

        PXCAPNextCapability
               desc: Pointer to next capability block

        ProgIF
               desc: Programming Interface

        Revision
               desc: Device

        Status
               desc: Status

        SubClassCode
               desc: Sub-Class Code

        SubsystemID
               desc: Subsystem ID

        SubsystemVendorID
               desc: Subsystem Vendor ID

        VendorID
               desc: Vendor ID

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        config_latency
            default: 20ns
               desc: Config read or write latency

        ctrl_offset
               desc: IDE disk control offset

        disks
               desc: IDE disks attached to this controller

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        host
            default: Parent.any
               desc: PCI host

        io_shift
               desc: IO port shift

        pci_bus
               desc: PCI bus

        pci_dev
               desc: PCI device number

        pci_func
               desc: PCI function code

        pio_latency
            default: 30ns
               desc: Programmed IO latency

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        sid
               desc: Stream identifier used by an IOMMU to distinguish amongst
                     several devices attached to it

        ssid
               desc: Substream identifier used by an IOMMU to distinguish
                     several devices attached to it

        system
            default: Parent.any
               desc: System this device is part of


    X86IntelMPAddrSpaceMapping
        address
               desc: starting address of the mapping

        address_type
            default: IOAddress
               desc: address type used to access bus

        bus_id
               desc: id of the bus the address space is mapped to

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        length
               desc: length of mapping in bytes


    X86IntelMPBaseConfigEntry
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86IntelMPBus
        bus_id
               desc: bus id assigned by the bios

        bus_type
               desc: string that identify the bus type

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86IntelMPBusHierarchy
        bus_id
               desc: id of the bus being described

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        parent_bus
               desc: bus id of this busses parent

        subtractive_decode
               desc: whether this bus contains all addresses not used by its
                     children


    X86IntelMPCompatAddrSpaceMod
        add
               desc: if the range should be added to the original mapping

        bus_id
               desc: id of the bus being described

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        range_list
            default: ISACompatible
               desc: which predefined range of addresses to use


    X86IntelMPConfigTable
        base_entries
               desc: base configuration table entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        ext_entries
               desc: extended configuration table entries

        local_apic
            default: 4276092928
               desc: address of the local APIC

        oem_id
               desc: system manufacturer

        oem_table_addr
               desc: pointer to the optional oem configuration table

        oem_table_size
               desc: size of the oem configuration table

        product_id
               desc: product family

        spec_rev
            default: 4
               desc: minor revision of the MP spec supported


    X86IntelMPExtConfigEntry
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86IntelMPFloatingPointer
        default_config
               desc: which default configuration to use

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        imcr_present
            default: True
               desc: whether the IMCR register is present in the APIC

        spec_rev
            default: 4
               desc: minor revision of the MP spec supported


    X86IntelMPIOAPIC
        address
            default: 4273995776
               desc: address of this APIC

        enable
            default: True
               desc: if this APIC is usable

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        id
               desc: id of this APIC

        version
               desc: bits 0-7 of the version register


    X86IntelMPIOIntAssignment
        dest_io_apic_id
               desc: id of the IO APIC the interrupt is going to

        dest_io_apic_intin
               desc: the INTIN pin on the IO APIC the interrupt is connected to

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        interrupt_type
            default: INT
               desc: type of interrupt

        polarity
            default: ConformPolarity
               desc: polarity

        source_bus_id
               desc: id of the bus from which the interrupt signal comes

        source_bus_irq
               desc: which interrupt signal from the source bus

        trigger
            default: ConformTrigger
               desc: trigger mode


    X86IntelMPLocalIntAssignment
        dest_local_apic_id
               desc: id of the local APIC the interrupt is going to

        dest_local_apic_intin
               desc: the INTIN pin on the local APIC the interrupt is connected
                     to

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        interrupt_type
            default: INT
               desc: type of interrupt

        polarity
            default: ConformPolarity
               desc: polarity

        source_bus_id
               desc: id of the bus from which the interrupt signal comes

        source_bus_irq
               desc: which interrupt signal from the source bus

        trigger
            default: ConformTrigger
               desc: trigger mode


    X86IntelMPProcessor
        bootstrap
               desc: if this is the bootstrap processor

        enable
            default: True
               desc: if this processor is usable

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        family
               desc: Processor family

        feature_flags
               desc: flags returned by the CPUID instruction

        local_apic_id
               desc: local APIC id

        local_apic_version
               desc: bits 0-7 of the local APIC version register

        model
               desc: Processor model

        stepping
               desc: Processor stepping


    X86KvmCPU
        alwaysSyncTC
               desc: Always sync thread contexts on entry/exit

        checker
            default: Null
               desc: checker CPU

        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        cpu_id
            default: -1
               desc: CPU identifier

        decoder
               desc: Decoder instance

        do_checkpoint_insts
            default: True
               desc: enable checkpoint pseudo instructions

        do_statistics_insts
            default: True
               desc: enable statistics pseudo instructions

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        function_trace
               desc: Enable function trace

        function_trace_start
               desc: Tick to start function trace

        hostFactor
            default: 1.0
               desc: Cycle scale factor

        hostFreq
            default: 2GHz
               desc: Host clock frequency

        interrupts
               desc: Interrupt Controller

        isa
               desc: ISA instance

        max_insts_all_threads
               desc: terminate when all threads have reached this inst count

        max_insts_any_thread
               desc: terminate when any thread reaches this inst count

        mmu
            default: Null
               desc: CPU memory management unit

        numThreads
            default: 1
               desc: number of HW thread contexts

        power_gating_on_idle
               desc: Control whether the core goes to the OFF power state after
                     all thread are disabled for pwr_gating_latency cycles

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        progress_interval
            default: 0Hz
               desc: frequency to print out the progress message

        pwr_gating_latency
            default: 300
               desc: Latency to enter power gating state when all contexts are
                     suspended

        simpoint_start_insts
               desc: starting instruction counts of simpoints

        socket_id
               desc: Physical Socket identifier

        switched_out
               desc: Leave the CPU switched out after startup (used when
                     switching between CPU models)

        syscallRetryLatency
            default: 10000
               desc: Cycles to wait until retry

        system
            default: Parent.any
               desc: system object

        tracer
            default: ExeTracer
               desc: Instruction tracer

        useCoalescedMMIO
               desc: Use coalesced MMIO (EXPERIMENTAL)

        usePerfOverflow
               desc: Use perf event overflow counters (EXPERIMENTAL)

        useXSave
            default: True
               desc: Use XSave to synchronize FPU/SIMD registers

        workload
               desc: processes to run


    X86LocalApic
        clk_domain
            default: DerivedClockDomain
               desc: The clock for the local APIC. Should not be modified.

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        int_latency
            default: 1ns
               desc: Latency for an interrupt to propagate through this device.

        pio_latency
            default: 100ns
               desc: Programmed IO latency

        system
            default: Parent.any
               desc: System this device is part of


    X86MMU
        dtb
               desc: Data TLB

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        itb
               desc: Instruction TLB


    X86NativeTrace
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86PagetableWalker
        clk_domain
            default: Parent.clk_domain
               desc: Clock domain

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        num_squash_per_cycle
            default: 4
               desc: Number of outstanding walks that can be squashed per cycle

        power_model
               desc: Power models

        power_state
            default: PowerState
               desc: Power state

        system
            default: Parent.any
               desc: system object


    X86SMBiosBiosInformation
        characteristic_ext_bytes
               desc: extended bios characteristic bit vector

        characteristics
               desc: bios characteristic bit vector

        emb_cont_firmware_major
               desc: embedded controller firmware major version number

        emb_cont_firmware_minor
               desc: embedded controller firmware minor version number

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        major
               desc: major version number

        minor
               desc: minor version number

        release_date
            default: 06/08/2008
               desc: release date

        rom_size
               desc: rom size

        starting_addr_segment
               desc: segment location of bios starting address

        vendor
               desc: vendor name string

        version
               desc: version string


    X86SMBiosSMBiosStructure
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index


    X86SMBiosSMBiosTable
        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        major_version
            default: 2
               desc: major version number

        minor_version
            default: 5
               desc: minor version number

        structures
               desc: smbios structures


    X86TLB
        entry_type
               desc: Instruction/Data/Unified TLB entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        next_level
            default: Null
               desc: next level

        size
            default: 64
               desc: TLB size

        system
            default: Parent.any
               desc: system object

        walker
            default: X86PagetableWalker
               desc: page table walker


    ZeroCompressor
        block_size
            default: Parent.cache_line_size
               desc: Block size in bytes

        chunk_size_bits
            default: 32
               desc: Size of a parsing data chunk (in bits)

        comp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be compressed in parallel per
                     cycle.

        comp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish compression
                     due to shifting and packaging).

        decomp_chunks_per_cycle
            default: 1
               desc: Number of chunks that can be decompressed in parallel per
                     cycle.

        decomp_extra_latency
            default: 1
               desc: Number of extra cycles required to finish decompression
                     (e.g., due to shifting and packaging).

        dictionary_size
            default: Parent.cache_line_size
               desc: Number of dictionary entries

        eventq_index
            default: Parent.eventq_index
               desc: Event Queue Index

        size_threshold_percentage
            default: 50
               desc: Minimum percentage of the block size, a compressed block
                     must achieve to be stored in compressed format


