# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_666.srcs/sources_1/new/onehz_gen.v" \
"../../../../project_666.srcs/sources_1/new/state_machine.v" \
"../../../../project_666.srcs/sources_1/new/sw_deounce.v" \
"../../../../project_666.srcs/sources_1/new/traffic_controller.v" \
"../../../../project_666.srcs/sim_1/new/demo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
