set OCC_CLK_GATE(sram_8192x13)  { 
    u_hcm_tm_u0_qmu_top_u0.qmu_u0.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_u1.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(rf_512x130)  { 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u0.zgroup_a0_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u2.zgroup_a0_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u1.zgroup_a1_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u3.zgroup_a1_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
