// Seed: 2748390103
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2
);
  wand id_4;
  wand id_5;
  wire id_6;
  assign id_4 = 1;
  wor id_7 = 1 == 1'h0;
  integer id_8 = 1;
  assign id_5 = 1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5
  ); id_8(
      .id_0(id_2), .id_1(1), .id_2(id_0)
  );
  wor  id_9 = 1;
  wire id_10;
  id_11(
      .id_0(id_5), .id_1(1), .id_2(id_3)
  );
endmodule
