
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126298                       # Number of seconds simulated
sim_ticks                                126297874801                       # Number of ticks simulated
final_tick                               1267933210432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121015                       # Simulator instruction rate (inst/s)
host_op_rate                                   154872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3267497                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940372                       # Number of bytes of host memory used
host_seconds                                 38652.79                       # Real time elapsed on the host
sim_insts                                  4677569389                       # Number of instructions simulated
sim_ops                                    5986252234                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2161408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       398720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       851200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4996992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1563648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1563648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16886                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6650                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39039                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12216                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12216                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12494145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17113574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        21283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3156981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6739623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39565131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13175                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        21283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12380636                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12380636                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12380636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12494145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17113574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        21283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3156981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6739623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51945767                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151618098                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22309064                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19549219                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739430                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11056567                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10770610                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553149                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54346                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117630648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123996195                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22309064                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12323759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25231894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5692413                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2041307                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13406715                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148846656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123614762     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271087      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327766      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946325      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565629      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3859619      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844723      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663903      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752842      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148846656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147140                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817819                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116717167                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3146995                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25019689                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25169                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3937628                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400103                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139969915                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3937628                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117186428                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1523292                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792265                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24564358                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       842678                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138987321                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89741                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       506400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184585613                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630638079                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630638079                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35689442                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2679927                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23135718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82069                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999732                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137370733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129034707                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103801                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22817016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49036137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148846656                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95134469     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21886486     14.70%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10974148      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7202956      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509551      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880863      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741361      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434204      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82618      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148846656                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322547     59.76%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136516     25.29%     85.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80676     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101869328     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082090      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21613014     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460354      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129034707                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.851051                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             539739                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004183                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407559610                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160207915                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126113258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129574446                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241350                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4205647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139642                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3937628                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1040159                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51774                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137390588                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23135718                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492997                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874408                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127650602                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21279744                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384105                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739874                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19660147                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841922                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126226993                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126113258                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72842336                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172981730                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831782                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421098                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23779928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744189                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144909028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102700384     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388104     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837761      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648495      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012109      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068543      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458276      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901180      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894176      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144909028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894176                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280406366                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278720725                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2771442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516181                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516181                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659552                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659552                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590495786                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165690262                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146768508                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151618098                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24953562                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20222469                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165150                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10224025                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9594197                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2669299                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96364                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108948235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137347757                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24953562                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12263496                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30010678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7027178                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3462415                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12713577                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1747153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147234742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.552903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117224064     79.62%     79.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2811369      1.91%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2161260      1.47%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5284600      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1199798      0.81%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1710794      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1293679      0.88%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          810061      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14739117     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147234742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164582                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.905880                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107666835                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5132025                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29549225                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       117652                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4769000                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4305693                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44426                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165672457                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84800                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4769000                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108578717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1416403                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2153304                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28745332                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1571981                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163955059                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23301                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288716                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       644687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       180961                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230350676                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    763649226                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    763649226                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181879209                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48471432                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40230                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22615                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5316103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15819275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7720969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130269                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1713156                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161088128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149644208                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202013                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29403848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63608102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147234742                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564071                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84543685     57.42%     57.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26351175     17.90%     75.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12319324      8.37%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9015422      6.12%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8021813      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3185429      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3150211      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       489008      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158675      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147234742                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600126     68.82%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120545     13.82%     82.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151403     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125599262     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2251101      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17615      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14130930      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7645300      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149644208                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.986981                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             872074                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447597239                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190532628                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145881748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150516282                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368934                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3850687                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       236146                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4769000                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         878990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98334                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161128336                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15819275                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7720969                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22592                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          444                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1230713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2410852                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146948668                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13579133                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2695534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21222587                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20873058                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7643454                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969203                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146072293                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145881748                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87519987                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242396244                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962166                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361062                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106548244                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130849520                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30280919                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2169070                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142465742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88782421     62.32%     62.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25120639     17.63%     79.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11070453      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5802999      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4619099      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1662996      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1407615      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1054248      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2945272      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142465742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106548244                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130849520                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19453411                       # Number of memory references committed
system.switch_cpus1.commit.loads             11968588                       # Number of loads committed
system.switch_cpus1.commit.membars              17616                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18800111                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117900198                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2663622                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2945272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300650909                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327030167                       # The number of ROB writes
system.switch_cpus1.timesIdled                  73493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4383356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106548244                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130849520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106548244                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.423000                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.423000                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.702741                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.702741                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662643037                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203215535                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155003437                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35232                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151618098                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25519337                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20907145                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2165823                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10436186                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10095274                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2612643                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99786                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113358128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137044942                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25519337                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12707917                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29685863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6466884                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3744859                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13260349                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1692775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    151071135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121385272     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2394781      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4075355      2.70%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2361986      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1854392      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1629695      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1001068      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2514170      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13854416      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    151071135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168313                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903882                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112639487                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5014616                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29057107                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78056                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4281857                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4180137                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          430                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165126359                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2403                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4281857                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113209888                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         651385                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3385447                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28546202                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       996345                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164009011                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101702                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       576164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    231544291                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    763027861                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    763027861                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185560803                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45983463                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36884                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18472                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2896875                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15214706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7798380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82244                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1826527                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158639337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149001617                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        92747                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23472402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51944534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    151071135                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986301                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90251840     59.74%     59.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23331498     15.44%     75.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12619307      8.35%     83.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9323764      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9083863      6.01%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3367352      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2558289      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       343509      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191713      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    151071135                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133481     28.28%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176061     37.30%     65.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162465     34.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125748030     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2022218      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18412      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13443265      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7769692      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149001617                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982743                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             472013                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003168                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449639124                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182149034                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145837695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149473630                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3141513                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126780                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4281857                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         434820                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58563                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158676221                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       825200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15214706                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7798380                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18472                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          415                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1146844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2395204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146687294                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13109974                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2314318                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20879347                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20753880                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7769373                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967479                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145837815                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145837695                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86225827                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238753783                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961875                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361150                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107916643                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133019041                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25657469                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2183867                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146789278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93010261     63.36%     63.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25906204     17.65%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10135976      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5340483      3.64%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4536371      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2189284      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1023305      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1591450      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3055944      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146789278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107916643                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133019041                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19744790                       # Number of memory references committed
system.switch_cpus2.commit.loads             12073190                       # Number of loads committed
system.switch_cpus2.commit.membars              18412                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19293478                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119751972                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2748806                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3055944                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302409844                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321636725                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 546963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107916643                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133019041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107916643                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404956                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404956                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711766                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711766                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659735652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203574872                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154252492                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36824                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151618098                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23504219                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19379747                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2087560                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9462470                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9001196                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2460245                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92117                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    114258023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129155516                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23504219                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11461441                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26975363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6212038                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3437226                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13255324                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1727424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148760282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121784919     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1401153      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1988472      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2596695      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2918515      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2175771      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1254635      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1831005      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12809117      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148760282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155023                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.851848                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112993861                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5123394                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26491420                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62167                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4089439                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3751144                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155794255                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4089439                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113781411                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1114828                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2597795                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25768921                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1407887                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154765110                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1110                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        283206                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       582263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          940                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    215814834                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    723036016                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    723036016                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176140810                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39673892                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40660                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23465                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4253987                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14689888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7637210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       126285                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1666758                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150454708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140671813                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26805                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21850652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51702072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148760282                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.945627                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505861                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89255227     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23955990     16.10%     76.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13264273      8.92%     85.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8570676      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7870585      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3136214      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1901354      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       543989      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       261974      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148760282                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67451     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98827     33.33%     56.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       130242     43.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118099832     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2153587      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17195      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12821871      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7579328      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140671813                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.927804                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             296520                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    430427233                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172346352                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138008094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140968333                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       344206                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3066379                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       187509                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4089439                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         845867                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114893                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150495346                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1433755                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14689888                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7637210                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23442                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1223484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1184986                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2408470                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138791739                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12648072                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1880074                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20226026                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19442442                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7577954                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.915404                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138008418                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138008094                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80845981                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        219647601                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.910235                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368071                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103159486                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126786590                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23717438                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2121745                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144670843                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.876380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683563                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93281316     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24708351     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9702267      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4994819      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4357347      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2092486      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1811315      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       853996      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2868946      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144670843                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103159486                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126786590                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19073193                       # Number of memory references committed
system.switch_cpus3.commit.loads             11623500                       # Number of loads committed
system.switch_cpus3.commit.membars              17196                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18184833                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114280170                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2586994                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2868946                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292305925                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305097636                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2857816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103159486                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126786590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103159486                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.469745                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.469745                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680390                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680390                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625395128                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191472726                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145972111                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34392                       # number of misc regfile writes
system.l20.replacements                         12342                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252235                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28726                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.780721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.960160                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.999923                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6023.635263                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9518.404654                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050596                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000793                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367654                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580957                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37158                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37158                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11493                       # number of Writeback hits
system.l20.Writeback_hits::total                11493                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37158                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37158                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37158                       # number of overall hits
system.l20.overall_hits::total                  37158                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12328                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12342                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12328                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12342                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12328                       # number of overall misses
system.l20.overall_misses::total                12342                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3826154                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3690345553                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3694171707                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3826154                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3690345553                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3694171707                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3826154                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3690345553                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3694171707                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49486                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49500                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11493                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11493                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49486                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49500                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49486                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49500                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.249121                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.249121                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249333                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.249121                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249333                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299346.654202                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 299317.104764                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299346.654202                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 299317.104764                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273296.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299346.654202                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 299317.104764                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2015                       # number of writebacks
system.l20.writebacks::total                     2015                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12328                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12342                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12328                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12342                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12328                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12342                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2902734068                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2905665096                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2902734068                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2905665096                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2931028                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2902734068                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2905665096                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249121                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.249121                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249333                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.249121                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249333                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235458.636275                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235429.030627                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235458.636275                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235429.030627                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209359.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235458.636275                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235429.030627                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16899                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          879303                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33283                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.418983                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          815.300433                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.019843                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4299.741332                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11258.938392                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049762                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000612                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.262435                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.687191                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        60925                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  60925                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22935                       # number of Writeback hits
system.l21.Writeback_hits::total                22935                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        60925                       # number of demand (read+write) hits
system.l21.demand_hits::total                   60925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        60925                       # number of overall hits
system.l21.overall_hits::total                  60925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16886                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16899                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16886                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16899                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16886                       # number of overall misses
system.l21.overall_misses::total                16899                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4449230                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5727639841                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5732089071                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4449230                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5727639841                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5732089071                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4449230                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5727639841                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5732089071                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77811                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77824                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22935                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22935                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77811                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77824                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77811                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77824                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.217013                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.217144                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.217013                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217144                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.217013                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217144                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 342248.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 339194.589660                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 339196.938931                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 342248.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 339194.589660                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 339196.938931                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 342248.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 339194.589660                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 339196.938931                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3199                       # number of writebacks
system.l21.writebacks::total                     3199                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16886                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16899                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16886                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16899                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16886                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16899                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3617429                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4647846961                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4651464390                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3617429                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4647846961                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4651464390                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3617429                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4647846961                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4651464390                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217013                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.217144                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.217013                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217144                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.217013                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217144                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 278263.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 275248.546784                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 275250.866323                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 278263.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 275248.546784                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 275250.866323                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 278263.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 275248.546784                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 275250.866323                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3135                       # number of replacements
system.l22.tagsinuse                     16383.900548                       # Cycle average of tags in use
system.l22.total_refs                          391697                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19519                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.067473                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1288.491616                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.898398                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1488.974963                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             9.341575                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13579.193996                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.078643                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001092                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.090880                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000570                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.828808                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        32658                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32659                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10751                       # number of Writeback hits
system.l22.Writeback_hits::total                10751                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        32659                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32660                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        32659                       # number of overall hits
system.l22.overall_hits::total                  32660                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3096                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3117                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3115                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3136                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3115                       # number of overall misses
system.l22.overall_misses::total                 3136                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6550600                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    944040683                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      950591283                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5285735                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5285735                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6550600                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    949326418                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       955877018                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6550600                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    949326418                       # number of overall miss cycles
system.l22.overall_miss_latency::total      955877018                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           22                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35754                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35776                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10751                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10751                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           22                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35774                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35796                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           22                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35774                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35796                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.086592                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.087125                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.950000                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.950000                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.087074                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.087608                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.087074                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.087608                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 311933.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 304922.701227                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 304969.933590                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 278196.578947                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 278196.578947                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 311933.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 304759.684751                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 304807.722577                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 311933.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 304759.684751                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 304807.722577                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2308                       # number of writebacks
system.l22.writebacks::total                     2308                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3096                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3117                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3115                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3136                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3115                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3136                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5209891                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    746209813                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    751419704                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4072222                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4072222                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5209891                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    750282035                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    755491926                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5209891                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    750282035                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    755491926                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.086592                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.087125                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.087074                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.087608                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.087074                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.087608                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248090.047619                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 241023.841408                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 241071.448187                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 214327.473684                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 214327.473684                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 248090.047619                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 240861.006421                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 240909.415179                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 248090.047619                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 240861.006421                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 240909.415179                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6662                       # number of replacements
system.l23.tagsinuse                     16383.979035                       # Cycle average of tags in use
system.l23.total_refs                          699642                       # Total number of references to valid blocks.
system.l23.sampled_refs                         23046                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.358500                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1948.253781                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.783434                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3271.442119                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11152.499701                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.118912                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000719                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.199673                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.680695                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47297                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47297                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27565                       # number of Writeback hits
system.l23.Writeback_hits::total                27565                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47297                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47297                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47297                       # number of overall hits
system.l23.overall_hits::total                  47297                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6645                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6657                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6650                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6662                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6650                       # number of overall misses
system.l23.overall_misses::total                 6662                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4160538                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2197717525                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2201878063                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1670593                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1670593                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4160538                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2199388118                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2203548656                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4160538                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2199388118                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2203548656                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53942                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53954                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27565                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27565                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53947                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53959                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53947                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53959                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.123188                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.123383                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.123269                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.123464                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.123269                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.123464                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 330732.509406                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 330761.313354                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 334118.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 334118.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 330735.055338                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 330763.833083                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 346711.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 330735.055338                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 330763.833083                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4694                       # number of writebacks
system.l23.writebacks::total                     4694                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6645                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6657                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6650                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6662                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6650                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6662                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1772999887                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1776394825                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1351593                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1351593                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1774351480                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1777746418                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394938                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1774351480                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1777746418                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123188                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.123383                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.123269                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.123464                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.123269                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.123464                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 266817.138751                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 266846.150668                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 270318.600000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 270318.600000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 266819.771429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 266848.756830                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 282911.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 266819.771429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 266848.756830                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977900                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013438812                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873269.523105                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977900                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13406698                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13406698                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13406698                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13406698                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13406698                       # number of overall hits
system.cpu0.icache.overall_hits::total       13406698                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4902742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4902742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4902742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4902742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13406715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13406715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13406715                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13406715                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13406715                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13406715                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 288396.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 288396.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 288396.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3942354                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3942354                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3942354                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281596.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281596.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49486                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035590                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49742                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4926.130634                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.321430                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.678570                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825474                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174526                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252829                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23586321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23586321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23586321                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23586321                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182102                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182102                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182102                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28159655741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28159655741                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28159655741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28159655741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28159655741                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28159655741                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19434931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19434931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23768423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23768423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23768423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23768423                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009370                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007662                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007662                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 154636.718658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 154636.718658                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 154636.718658                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 154636.718658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 154636.718658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 154636.718658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11493                       # number of writebacks
system.cpu0.dcache.writebacks::total            11493                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       132616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       132616                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       132616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       132616                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       132616                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       132616                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49486                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49486                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49486                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49486                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49486                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6213281841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6213281841                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6213281841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6213281841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6213281841                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6213281841                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125556.356161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125556.356161                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125556.356161                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125556.356161                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125556.356161                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125556.356161                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996974                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099686972                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217110.830645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12713558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12713558                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12713558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12713558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12713558                       # number of overall hits
system.cpu1.icache.overall_hits::total       12713558                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6041666                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6041666                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6041666                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6041666                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6041666                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6041666                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12713577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12713577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12713577                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12713577                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12713577                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12713577                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 317982.421053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 317982.421053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 317982.421053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 317982.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 317982.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 317982.421053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4567330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4567330                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4567330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4567330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4567330                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4567330                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 351333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 351333.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 351333.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 351333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 351333.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 351333.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77811                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193906864                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78067                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2483.851871                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244286                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755714                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899392                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100608                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10216619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10216619                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7449592                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7449592                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22353                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22353                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17616                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17616                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17666211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17666211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17666211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17666211                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       193182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193182                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       193182                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        193182                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       193182                       # number of overall misses
system.cpu1.dcache.overall_misses::total       193182                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27285542373                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27285542373                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27285542373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27285542373                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27285542373                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27285542373                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10409801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10409801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7449592                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7449592                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17616                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17859393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17859393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17859393                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17859393                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018558                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010817                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 141242.674644                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 141242.674644                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 141242.674644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 141242.674644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 141242.674644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 141242.674644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22935                       # number of writebacks
system.cpu1.dcache.writebacks::total            22935                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       115371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       115371                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       115371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       115371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       115371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       115371                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77811                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77811                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77811                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77811                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77811                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77811                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9847914682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9847914682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9847914682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9847914682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9847914682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9847914682                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126561.985863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126561.985863                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 126561.985863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 126561.985863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 126561.985863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 126561.985863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.312253                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101201613                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2352994.899573                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.312253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029347                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.744090                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13260326                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13260326                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13260326                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13260326                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13260326                       # number of overall hits
system.cpu2.icache.overall_hits::total       13260326                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7269088                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7269088                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7269088                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7269088                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7269088                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7269088                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13260349                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13260349                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13260349                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13260349                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13260349                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13260349                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 316047.304348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 316047.304348                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 316047.304348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 316047.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 316047.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 316047.304348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           22                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           22                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6789000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6789000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6789000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6789000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6789000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6789000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 308590.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 308590.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 308590.909091                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 308590.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 308590.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 308590.909091                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35774                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177035153                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36030                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4913.548515                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.177473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.822527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9778278                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9778278                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7634345                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7634345                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18449                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18449                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18412                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18412                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17412623                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17412623                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17412623                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17412623                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91455                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91455                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          161                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91616                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91616                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91616                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91616                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8718283938                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8718283938                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     48363841                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     48363841                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8766647779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8766647779                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8766647779                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8766647779                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9869733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9869733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7634506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7634506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18412                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18412                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17504239                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17504239                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17504239                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17504239                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95328.674627                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95328.674627                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 300396.527950                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 300396.527950                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95689.047535                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95689.047535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95689.047535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95689.047535                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       553086                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       553086                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10751                       # number of writebacks
system.cpu2.dcache.writebacks::total            10751                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55701                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55701                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          141                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55842                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55842                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35754                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35754                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35774                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35774                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35774                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35774                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3100943413                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3100943413                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5510900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5510900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3106454313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3106454313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3106454313                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3106454313                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002044                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002044                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86729.971835                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86729.971835                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       275545                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       275545                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86835.531755                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86835.531755                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86835.531755                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86835.531755                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997332                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098308504                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218805.058586                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997332                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13255309                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13255309                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13255309                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13255309                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13255309                       # number of overall hits
system.cpu3.icache.overall_hits::total       13255309                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5353289                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5353289                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5353289                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5353289                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5353289                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5353289                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13255324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13255324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13255324                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13255324                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13255324                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13255324                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 356885.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 356885.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 356885.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 356885.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4260138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4260138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4260138                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4260138                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 355011.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 355011.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53946                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185946281                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54202                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3430.616601                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.725493                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.274507                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912990                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087010                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9418756                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9418756                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7410945                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7410945                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18205                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18205                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16829701                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16829701                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16829701                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16829701                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155249                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155249                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3369                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3369                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158618                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158618                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158618                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18324832317                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18324832317                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    850280824                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    850280824                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19175113141                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19175113141                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19175113141                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19175113141                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9574005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9574005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7414314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7414314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16988319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16988319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16988319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16988319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016216                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000454                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000454                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009337                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009337                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009337                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009337                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118035.106938                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118035.106938                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 252383.741169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 252383.741169                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120888.632696                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120888.632696                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120888.632696                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120888.632696                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1563043                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 156304.300000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27565                       # number of writebacks
system.cpu3.dcache.writebacks::total            27565                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101307                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101307                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3364                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3364                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104671                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104671                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104671                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104671                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53942                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53942                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53947                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5347101920                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5347101920                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1712093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1712093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5348814013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5348814013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5348814013                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5348814013                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99126.875533                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99126.875533                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 342418.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 342418.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99149.424676                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99149.424676                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99149.424676                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99149.424676                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
