Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 22:39:24 2019
| Host         : Vittorio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_clock_divider_timing_summary_routed.rpt -pb board_clock_divider_timing_summary_routed.pb -rpx board_clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : board_clock_divider
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.421        0.000                      0                   40        0.288        0.000                      0                   40        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.421        0.000                      0                   40        0.288        0.000                      0                   40        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 3.405ns (60.387%)  route 2.234ns (39.613%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  the_divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    the_divider/counter_reg[24]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.780 r  the_divider/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.780    the_divider/counter_reg[28]_i_1_n_6
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[29]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_D)        0.109    15.201    the_divider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.397ns (60.331%)  route 2.234ns (39.669%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  the_divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    the_divider/counter_reg[24]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.772 r  the_divider/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.772    the_divider/counter_reg[28]_i_1_n_4
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[31]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_D)        0.109    15.201    the_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 3.321ns (59.788%)  route 2.234ns (40.212%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  the_divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    the_divider/counter_reg[24]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.696 r  the_divider/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.696    the_divider/counter_reg[28]_i_1_n_5
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[30]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_D)        0.109    15.201    the_divider/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 3.301ns (59.643%)  route 2.234ns (40.357%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.457 r  the_divider/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    the_divider/counter_reg[24]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.676 r  the_divider/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.676    the_divider/counter_reg[28]_i_1_n_7
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y33         FDRE (Setup_fdre_C_D)        0.109    15.201    the_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 3.288ns (59.548%)  route 2.234ns (40.452%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.663 r  the_divider/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.663    the_divider/counter_reg[24]_i_1_n_6
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.109    15.200    the_divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 3.280ns (59.489%)  route 2.234ns (40.511%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.655 r  the_divider/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.655    the_divider/counter_reg[24]_i_1_n_4
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[27]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.109    15.200    the_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 3.204ns (58.923%)  route 2.234ns (41.077%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.579 r  the_divider/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.579    the_divider/counter_reg[24]_i_1_n_5
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.109    15.200    the_divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 3.184ns (58.771%)  route 2.234ns (41.229%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.340 r  the_divider/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.340    the_divider/counter_reg[20]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.559 r  the_divider/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.559    the_divider/counter_reg[24]_i_1_n_7
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_D)        0.109    15.200    the_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 3.171ns (58.672%)  route 2.234ns (41.328%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.546 r  the_divider/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.546    the_divider/counter_reg[20]_i_1_n_6
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.109    15.198    the_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 3.163ns (58.611%)  route 2.234ns (41.389%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     6.491    the_divider/counter_reg[3]
    SLICE_X65Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.615 r  the_divider/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.615    the_divider/counter1_carry_i_3_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.165 r  the_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    the_divider/counter1_carry_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  the_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    the_divider/counter1_carry__0_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.507 f  the_divider/counter1_carry__1/CO[2]
                         net (fo=35, routed)          1.402     8.909    the_divider/counter1
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.313     9.222 r  the_divider/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.222    the_divider/counter[0]_i_5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.755 r  the_divider/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    the_divider/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.872 r  the_divider/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    the_divider/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.989 r  the_divider/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.989    the_divider/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.106 r  the_divider/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.106    the_divider/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.223 r  the_divider/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.223    the_divider/counter_reg[16]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.538 r  the_divider/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.538    the_divider/counter_reg[20]_i_1_n_4
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.109    15.198    the_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  the_divider/counter_reg[27]/Q
                         net (fo=3, routed)           0.149     1.785    the_divider/counter_reg[27]
    SLICE_X64Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  the_divider/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.830    the_divider/counter[24]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  the_divider/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    the_divider/counter_reg[24]_i_1_n_4
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    the_divider/clk_in
    SLICE_X64Y32         FDRE                                         r  the_divider/counter_reg[27]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y32         FDRE (Hold_fdre_C_D)         0.134     1.606    the_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  the_divider/counter_reg[31]/Q
                         net (fo=3, routed)           0.149     1.786    the_divider/counter_reg[31]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  the_divider/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.831    the_divider/counter[28]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  the_divider/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    the_divider/counter_reg[28]_i_1_n_4
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    the_divider/clk_in
    SLICE_X64Y33         FDRE                                         r  the_divider/counter_reg[31]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.134     1.607    the_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  the_divider/counter_reg[23]/Q
                         net (fo=3, routed)           0.149     1.784    the_divider/counter_reg[23]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  the_divider/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.829    the_divider/counter[20]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.893 r  the_divider/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    the_divider/counter_reg[20]_i_1_n_4
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.134     1.605    the_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.466    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  the_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.149     1.779    the_divider/counter_reg[3]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  the_divider/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.824    the_divider/counter[0]_i_3_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.888 r  the_divider/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    the_divider/counter_reg[0]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    the_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    the_divider/clk_in
    SLICE_X64Y28         FDRE                                         r  the_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  the_divider/counter_reg[11]/Q
                         net (fo=3, routed)           0.160     1.792    the_divider/counter_reg[11]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  the_divider/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.837    the_divider/counter[8]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.901 r  the_divider/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    the_divider/counter_reg[8]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  the_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    the_divider/clk_in
    SLICE_X64Y28         FDRE                                         r  the_divider/counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    the_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    the_divider/clk_in
    SLICE_X64Y29         FDRE                                         r  the_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  the_divider/counter_reg[15]/Q
                         net (fo=3, routed)           0.160     1.793    the_divider/counter_reg[15]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  the_divider/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.838    the_divider/counter[12]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.902 r  the_divider/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    the_divider/counter_reg[12]_i_1_n_4
    SLICE_X64Y29         FDRE                                         r  the_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    the_divider/clk_in
    SLICE_X64Y29         FDRE                                         r  the_divider/counter_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    the_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.470    the_divider/clk_in
    SLICE_X64Y30         FDRE                                         r  the_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  the_divider/counter_reg[19]/Q
                         net (fo=3, routed)           0.161     1.796    the_divider/counter_reg[19]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  the_divider/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    the_divider/counter[16]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.905 r  the_divider/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    the_divider/counter_reg[16]_i_1_n_4
    SLICE_X64Y30         FDRE                                         r  the_divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.983    the_divider/clk_in
    SLICE_X64Y30         FDRE                                         r  the_divider/counter_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    the_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    the_divider/clk_in
    SLICE_X64Y27         FDRE                                         r  the_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  the_divider/counter_reg[7]/Q
                         net (fo=3, routed)           0.161     1.794    the_divider/counter_reg[7]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  the_divider/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.839    the_divider/counter[4]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.903 r  the_divider/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    the_divider/counter_reg[4]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  the_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    the_divider/clk_in
    SLICE_X64Y27         FDRE                                         r  the_divider/counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    the_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.466    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  the_divider/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.805    the_divider/counter_reg[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  the_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.850    the_divider/counter[0]_i_6_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  the_divider/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    the_divider/counter_reg[0]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    the_divider/clk_in
    SLICE_X64Y26         FDRE                                         r  the_divider/counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    the_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 the_divider/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  the_divider/counter_reg[20]/Q
                         net (fo=3, routed)           0.175     1.810    the_divider/counter_reg[20]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  the_divider/counter[20]_i_5/O
                         net (fo=1, routed)           0.000     1.855    the_divider/counter[20]_i_5_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  the_divider/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    the_divider/counter_reg[20]_i_1_n_7
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_OBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    the_divider/clk_in
    SLICE_X64Y31         FDRE                                         r  the_divider/counter_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.134     1.605    the_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  led_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   the_divider/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   the_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   the_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   the_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   the_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   the_divider/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   the_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   the_divider/clk_out_reg_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   the_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   the_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   the_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   the_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   the_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   the_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   the_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   the_divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   the_divider/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   the_divider/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   the_divider/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   the_divider/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   the_divider/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   the_divider/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   the_divider/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   the_divider/counter_reg[29]/C



