`timescale 1ns/1ps

module half_adder_tb;

    reg A;
    reg B;

    wire Sum;
    wire Carry;

    half_adder uut (
        .A(A),
        .B(B),
        .Sum(Sum),
        .Carry(Carry)
    );

    initial begin

        $dumpfile("sim/half_adder.vcd");
        $dumpvars(0, half_adder_tb);

        A = 0;
        B = 0;
        #10;

        A = 0;
        B = 1;
        #10;

        A = 1;
        B = 0;
        #10;

        A = 1;
        B = 1;
        #10;

        $finish;

    end

endmodule