|Video_MIPS
PBSWITCH_7 => debounce:DB1.pb
SW8 => reset.DATAIN
Clock_48Mhz => video_PLL:video_PLL_inst.inclk0
VGA_Red <= vga_sync:SYNC.red_out
VGA_Green <= vga_sync:SYNC.green_out
VGA_Blue <= vga_sync:SYNC.blue_out
VGA_Hsync <= vga_sync:SYNC.horiz_sync_out
VGA_Vsync <= vga_sync:SYNC.vert_sync_out
Video_blank_out <= vga_sync:SYNC.video_blank_out
Video_clock_out <= vga_sync:SYNC.video_clock_out
DIPSwitch_1 => ~NO_FANOUT~
DIPSwitch_2 => ~NO_FANOUT~
DIPSwitch_3 => switch_sync[2].DATAIN
DIPSwitch_4 => ~NO_FANOUT~
LCD_RS <= LCD_Display:LCD.LCD_RS
LCD_E <= LCD_Display:LCD.LCD_E
LCD_RW <= LCD_Display:LCD.LCD_RW
LCD_ON <= <VCC>
DATA_BUS[0] <= LCD_Display:LCD.DATA_BUS[0]
DATA_BUS[1] <= LCD_Display:LCD.DATA_BUS[1]
DATA_BUS[2] <= LCD_Display:LCD.DATA_BUS[2]
DATA_BUS[3] <= LCD_Display:LCD.DATA_BUS[3]
DATA_BUS[4] <= LCD_Display:LCD.DATA_BUS[4]
DATA_BUS[5] <= LCD_Display:LCD.DATA_BUS[5]
DATA_BUS[6] <= LCD_Display:LCD.DATA_BUS[6]
DATA_BUS[7] <= LCD_Display:LCD.DATA_BUS[7]


|Video_MIPS|instrfetch:IFE
PC_Out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_Out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[0] <= Instruction_p~33.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[1] <= Instruction_p~32.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[2] <= Instruction_p~31.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[3] <= Instruction_p~30.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[4] <= Instruction_p~29.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[5] <= Instruction_p~28.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[6] <= Instruction_p~27.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[7] <= Instruction_p~26.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[8] <= Instruction_p~25.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[9] <= Instruction_p~24.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[10] <= Instruction_p~23.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[11] <= Instruction_p~22.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[12] <= Instruction_p~21.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[13] <= Instruction_p~20.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[14] <= Instruction_p~19.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[15] <= Instruction_p~18.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[16] <= Instruction_p~17.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[17] <= Instruction_p~16.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[18] <= Instruction_p~15.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[19] <= Instruction_p~14.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[20] <= Instruction_p~13.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[21] <= Instruction_p~12.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[22] <= Instruction_p~11.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[23] <= Instruction_p~10.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[24] <= Instruction_p~9.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[25] <= Instruction_p~8.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[26] <= Instruction_p~7.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[27] <= Instruction_p~6.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[28] <= Instruction_p~5.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[29] <= Instruction_p~4.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[30] <= Instruction_p~3.DB_MAX_OUTPUT_PORT_TYPE
Instruction_p[31] <= Instruction_p~2.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[0] <= PC_plus_4_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[1] <= PC_plus_4_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[2] <= PC_plus_4_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[3] <= PC_plus_4_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[4] <= PC_plus_4_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[5] <= PC_plus_4_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[6] <= PC_plus_4_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[7] <= PC_plus_4_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[0] <= Next_PC~12.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[1] <= Next_PC~11.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[2] <= Next_PC~10.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[3] <= Next_PC~9.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[4] <= Next_PC~8.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[5] <= Next_PC~7.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[6] <= Next_PC~6.DB_MAX_OUTPUT_PORT_TYPE
NXT_PC[7] <= Next_PC~5.DB_MAX_OUTPUT_PORT_TYPE
Stall => IFFlush_ppp~0.OUTPUTSELECT
Stall => PC_plus_4_p~7.OUTPUTSELECT
Stall => PC_plus_4_p~6.OUTPUTSELECT
Stall => PC_plus_4_p~5.OUTPUTSELECT
Stall => PC_plus_4_p~4.OUTPUTSELECT
Stall => PC_plus_4_p~3.OUTPUTSELECT
Stall => PC_plus_4_p~2.OUTPUTSELECT
Stall => PC_plus_4_p~1.OUTPUTSELECT
Stall => PC_plus_4_p~0.OUTPUTSELECT
Stall => PC~7.OUTPUTSELECT
Stall => PC~6.OUTPUTSELECT
Stall => PC~5.OUTPUTSELECT
Stall => PC~4.OUTPUTSELECT
Stall => PC~3.OUTPUTSELECT
Stall => PC~2.OUTPUTSELECT
Stall => PC~1.OUTPUTSELECT
Stall => PC~0.OUTPUTSELECT
Read_Data_1[0] => zero~0.IN0
Read_Data_1[0] => IF_ReadData1[0].DATAIN
Read_Data_1[1] => zero~1.IN0
Read_Data_1[1] => IF_ReadData1[1].DATAIN
Read_Data_1[2] => zero~2.IN0
Read_Data_1[2] => IF_ReadData1[2].DATAIN
Read_Data_1[3] => zero~3.IN0
Read_Data_1[3] => IF_ReadData1[3].DATAIN
Read_Data_1[4] => zero~4.IN0
Read_Data_1[4] => IF_ReadData1[4].DATAIN
Read_Data_1[5] => zero~5.IN0
Read_Data_1[5] => IF_ReadData1[5].DATAIN
Read_Data_1[6] => zero~6.IN0
Read_Data_1[6] => IF_ReadData1[6].DATAIN
Read_Data_1[7] => zero~7.IN0
Read_Data_1[7] => IF_ReadData1[7].DATAIN
Read_Data_1[8] => zero~8.IN0
Read_Data_1[8] => IF_ReadData1[8].DATAIN
Read_Data_1[9] => zero~9.IN0
Read_Data_1[9] => IF_ReadData1[9].DATAIN
Read_Data_1[10] => zero~10.IN0
Read_Data_1[10] => IF_ReadData1[10].DATAIN
Read_Data_1[11] => zero~11.IN0
Read_Data_1[11] => IF_ReadData1[11].DATAIN
Read_Data_1[12] => zero~12.IN0
Read_Data_1[12] => IF_ReadData1[12].DATAIN
Read_Data_1[13] => zero~13.IN0
Read_Data_1[13] => IF_ReadData1[13].DATAIN
Read_Data_1[14] => zero~14.IN0
Read_Data_1[14] => IF_ReadData1[14].DATAIN
Read_Data_1[15] => zero~15.IN0
Read_Data_1[15] => IF_ReadData1[15].DATAIN
Read_Data_1[16] => zero~16.IN0
Read_Data_1[16] => IF_ReadData1[16].DATAIN
Read_Data_1[17] => zero~17.IN0
Read_Data_1[17] => IF_ReadData1[17].DATAIN
Read_Data_1[18] => zero~18.IN0
Read_Data_1[18] => IF_ReadData1[18].DATAIN
Read_Data_1[19] => zero~19.IN0
Read_Data_1[19] => IF_ReadData1[19].DATAIN
Read_Data_1[20] => zero~20.IN0
Read_Data_1[20] => IF_ReadData1[20].DATAIN
Read_Data_1[21] => zero~21.IN0
Read_Data_1[21] => IF_ReadData1[21].DATAIN
Read_Data_1[22] => zero~22.IN0
Read_Data_1[22] => IF_ReadData1[22].DATAIN
Read_Data_1[23] => zero~23.IN0
Read_Data_1[23] => IF_ReadData1[23].DATAIN
Read_Data_1[24] => zero~24.IN0
Read_Data_1[24] => IF_ReadData1[24].DATAIN
Read_Data_1[25] => zero~25.IN0
Read_Data_1[25] => IF_ReadData1[25].DATAIN
Read_Data_1[26] => zero~26.IN0
Read_Data_1[26] => IF_ReadData1[26].DATAIN
Read_Data_1[27] => zero~27.IN0
Read_Data_1[27] => IF_ReadData1[27].DATAIN
Read_Data_1[28] => zero~28.IN0
Read_Data_1[28] => IF_ReadData1[28].DATAIN
Read_Data_1[29] => zero~29.IN0
Read_Data_1[29] => IF_ReadData1[29].DATAIN
Read_Data_1[30] => zero~30.IN0
Read_Data_1[30] => IF_ReadData1[30].DATAIN
Read_Data_1[31] => zero~31.IN0
Read_Data_1[31] => IF_ReadData1[31].DATAIN
Read_Data_2[0] => zero~0.IN1
Read_Data_2[0] => IF_ReadData2[0].DATAIN
Read_Data_2[1] => zero~1.IN1
Read_Data_2[1] => IF_ReadData2[1].DATAIN
Read_Data_2[2] => zero~2.IN1
Read_Data_2[2] => IF_ReadData2[2].DATAIN
Read_Data_2[3] => zero~3.IN1
Read_Data_2[3] => IF_ReadData2[3].DATAIN
Read_Data_2[4] => zero~4.IN1
Read_Data_2[4] => IF_ReadData2[4].DATAIN
Read_Data_2[5] => zero~5.IN1
Read_Data_2[5] => IF_ReadData2[5].DATAIN
Read_Data_2[6] => zero~6.IN1
Read_Data_2[6] => IF_ReadData2[6].DATAIN
Read_Data_2[7] => zero~7.IN1
Read_Data_2[7] => IF_ReadData2[7].DATAIN
Read_Data_2[8] => zero~8.IN1
Read_Data_2[8] => IF_ReadData2[8].DATAIN
Read_Data_2[9] => zero~9.IN1
Read_Data_2[9] => IF_ReadData2[9].DATAIN
Read_Data_2[10] => zero~10.IN1
Read_Data_2[10] => IF_ReadData2[10].DATAIN
Read_Data_2[11] => zero~11.IN1
Read_Data_2[11] => IF_ReadData2[11].DATAIN
Read_Data_2[12] => zero~12.IN1
Read_Data_2[12] => IF_ReadData2[12].DATAIN
Read_Data_2[13] => zero~13.IN1
Read_Data_2[13] => IF_ReadData2[13].DATAIN
Read_Data_2[14] => zero~14.IN1
Read_Data_2[14] => IF_ReadData2[14].DATAIN
Read_Data_2[15] => zero~15.IN1
Read_Data_2[15] => IF_ReadData2[15].DATAIN
Read_Data_2[16] => zero~16.IN1
Read_Data_2[16] => IF_ReadData2[16].DATAIN
Read_Data_2[17] => zero~17.IN1
Read_Data_2[17] => IF_ReadData2[17].DATAIN
Read_Data_2[18] => zero~18.IN1
Read_Data_2[18] => IF_ReadData2[18].DATAIN
Read_Data_2[19] => zero~19.IN1
Read_Data_2[19] => IF_ReadData2[19].DATAIN
Read_Data_2[20] => zero~20.IN1
Read_Data_2[20] => IF_ReadData2[20].DATAIN
Read_Data_2[21] => zero~21.IN1
Read_Data_2[21] => IF_ReadData2[21].DATAIN
Read_Data_2[22] => zero~22.IN1
Read_Data_2[22] => IF_ReadData2[22].DATAIN
Read_Data_2[23] => zero~23.IN1
Read_Data_2[23] => IF_ReadData2[23].DATAIN
Read_Data_2[24] => zero~24.IN1
Read_Data_2[24] => IF_ReadData2[24].DATAIN
Read_Data_2[25] => zero~25.IN1
Read_Data_2[25] => IF_ReadData2[25].DATAIN
Read_Data_2[26] => zero~26.IN1
Read_Data_2[26] => IF_ReadData2[26].DATAIN
Read_Data_2[27] => zero~27.IN1
Read_Data_2[27] => IF_ReadData2[27].DATAIN
Read_Data_2[28] => zero~28.IN1
Read_Data_2[28] => IF_ReadData2[28].DATAIN
Read_Data_2[29] => zero~29.IN1
Read_Data_2[29] => IF_ReadData2[29].DATAIN
Read_Data_2[30] => zero~30.IN1
Read_Data_2[30] => IF_ReadData2[30].DATAIN
Read_Data_2[31] => zero~31.IN1
Read_Data_2[31] => IF_ReadData2[31].DATAIN
Sign_Extend[0] => Add1.IN10
Sign_Extend[0] => IF_SignExtend[0].DATAIN
Sign_Extend[1] => Add1.IN9
Sign_Extend[1] => IF_SignExtend[1].DATAIN
Sign_Extend[2] => Add1.IN8
Sign_Extend[2] => IF_SignExtend[2].DATAIN
Sign_Extend[3] => Add1.IN7
Sign_Extend[3] => IF_SignExtend[3].DATAIN
Sign_Extend[4] => Add1.IN6
Sign_Extend[4] => IF_SignExtend[4].DATAIN
Sign_Extend[5] => Add1.IN5
Sign_Extend[5] => IF_SignExtend[5].DATAIN
Sign_Extend[6] => Add1.IN4
Sign_Extend[6] => IF_SignExtend[6].DATAIN
Sign_Extend[7] => Add1.IN3
Sign_Extend[7] => IF_SignExtend[7].DATAIN
Sign_Extend[8] => IF_SignExtend[8].DATAIN
Sign_Extend[9] => IF_SignExtend[9].DATAIN
Sign_Extend[10] => IF_SignExtend[10].DATAIN
Sign_Extend[11] => IF_SignExtend[11].DATAIN
Sign_Extend[12] => IF_SignExtend[12].DATAIN
Sign_Extend[13] => IF_SignExtend[13].DATAIN
Sign_Extend[14] => IF_SignExtend[14].DATAIN
Sign_Extend[15] => IF_SignExtend[15].DATAIN
Sign_Extend[16] => IF_SignExtend[16].DATAIN
Sign_Extend[17] => IF_SignExtend[17].DATAIN
Sign_Extend[18] => IF_SignExtend[18].DATAIN
Sign_Extend[19] => IF_SignExtend[19].DATAIN
Sign_Extend[20] => IF_SignExtend[20].DATAIN
Sign_Extend[21] => IF_SignExtend[21].DATAIN
Sign_Extend[22] => IF_SignExtend[22].DATAIN
Sign_Extend[23] => IF_SignExtend[23].DATAIN
Sign_Extend[24] => IF_SignExtend[24].DATAIN
Sign_Extend[25] => IF_SignExtend[25].DATAIN
Sign_Extend[26] => IF_SignExtend[26].DATAIN
Sign_Extend[27] => IF_SignExtend[27].DATAIN
Sign_Extend[28] => IF_SignExtend[28].DATAIN
Sign_Extend[29] => IF_SignExtend[29].DATAIN
Sign_Extend[30] => IF_SignExtend[30].DATAIN
Sign_Extend[31] => IF_SignExtend[31].DATAIN
Branch => Next_PC~1.IN1
Branch => IF_Branch.DATAIN
Branch_NE => Next_PC~3.IN1
Branch_NE => IF_BranchNE.DATAIN
PC_plus_4[0] => IF_PCPlus4[0].DATAIN
PC_plus_4[1] => IF_PCPlus4[1].DATAIN
PC_plus_4[2] => Add1.IN16
PC_plus_4[2] => IF_PCPlus4[2].DATAIN
PC_plus_4[3] => Add1.IN15
PC_plus_4[3] => IF_PCPlus4[3].DATAIN
PC_plus_4[4] => Add1.IN14
PC_plus_4[4] => IF_PCPlus4[4].DATAIN
PC_plus_4[5] => Add1.IN13
PC_plus_4[5] => IF_PCPlus4[5].DATAIN
PC_plus_4[6] => Add1.IN12
PC_plus_4[6] => IF_PCPlus4[6].DATAIN
PC_plus_4[7] => Add1.IN11
PC_plus_4[7] => IF_PCPlus4[7].DATAIN
IFFlush => IFFlush_p.DATAIN
IFFlush_p <= IFFlush.DB_MAX_OUTPUT_PORT_TYPE
IFFlush_pp => Next_PC~2.IN1
IFFlush_pp => Next_PC~0.IN1
IFFlush_ppp <= IFFlush_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[0] <= Read_Data_1[0].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[1] <= Read_Data_1[1].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[2] <= Read_Data_1[2].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[3] <= Read_Data_1[3].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[4] <= Read_Data_1[4].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[5] <= Read_Data_1[5].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[6] <= Read_Data_1[6].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[7] <= Read_Data_1[7].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[8] <= Read_Data_1[8].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[9] <= Read_Data_1[9].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[10] <= Read_Data_1[10].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[11] <= Read_Data_1[11].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[12] <= Read_Data_1[12].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[13] <= Read_Data_1[13].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[14] <= Read_Data_1[14].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[15] <= Read_Data_1[15].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[16] <= Read_Data_1[16].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[17] <= Read_Data_1[17].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[18] <= Read_Data_1[18].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[19] <= Read_Data_1[19].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[20] <= Read_Data_1[20].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[21] <= Read_Data_1[21].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[22] <= Read_Data_1[22].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[23] <= Read_Data_1[23].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[24] <= Read_Data_1[24].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[25] <= Read_Data_1[25].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[26] <= Read_Data_1[26].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[27] <= Read_Data_1[27].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[28] <= Read_Data_1[28].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[29] <= Read_Data_1[29].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[30] <= Read_Data_1[30].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData1[31] <= Read_Data_1[31].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[0] <= Read_Data_2[0].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[1] <= Read_Data_2[1].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[2] <= Read_Data_2[2].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[3] <= Read_Data_2[3].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[4] <= Read_Data_2[4].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[5] <= Read_Data_2[5].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[6] <= Read_Data_2[6].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[7] <= Read_Data_2[7].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[8] <= Read_Data_2[8].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[9] <= Read_Data_2[9].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[10] <= Read_Data_2[10].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[11] <= Read_Data_2[11].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[12] <= Read_Data_2[12].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[13] <= Read_Data_2[13].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[14] <= Read_Data_2[14].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[15] <= Read_Data_2[15].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[16] <= Read_Data_2[16].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[17] <= Read_Data_2[17].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[18] <= Read_Data_2[18].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[19] <= Read_Data_2[19].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[20] <= Read_Data_2[20].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[21] <= Read_Data_2[21].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[22] <= Read_Data_2[22].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[23] <= Read_Data_2[23].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[24] <= Read_Data_2[24].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[25] <= Read_Data_2[25].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[26] <= Read_Data_2[26].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[27] <= Read_Data_2[27].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[28] <= Read_Data_2[28].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[29] <= Read_Data_2[29].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[30] <= Read_Data_2[30].DB_MAX_OUTPUT_PORT_TYPE
IF_ReadData2[31] <= Read_Data_2[31].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[0] <= Sign_Extend[0].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[1] <= Sign_Extend[1].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[2] <= Sign_Extend[2].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[3] <= Sign_Extend[3].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[4] <= Sign_Extend[4].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[5] <= Sign_Extend[5].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[6] <= Sign_Extend[6].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[7] <= Sign_Extend[7].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[8] <= Sign_Extend[8].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[9] <= Sign_Extend[9].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[10] <= Sign_Extend[10].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[11] <= Sign_Extend[11].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[12] <= Sign_Extend[12].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[13] <= Sign_Extend[13].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[14] <= Sign_Extend[14].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[15] <= Sign_Extend[15].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[16] <= Sign_Extend[16].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[17] <= Sign_Extend[17].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[18] <= Sign_Extend[18].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[19] <= Sign_Extend[19].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[20] <= Sign_Extend[20].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[21] <= Sign_Extend[21].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[22] <= Sign_Extend[22].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[23] <= Sign_Extend[23].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[24] <= Sign_Extend[24].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[25] <= Sign_Extend[25].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[26] <= Sign_Extend[26].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[27] <= Sign_Extend[27].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[28] <= Sign_Extend[28].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[29] <= Sign_Extend[29].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[30] <= Sign_Extend[30].DB_MAX_OUTPUT_PORT_TYPE
IF_SignExtend[31] <= Sign_Extend[31].DB_MAX_OUTPUT_PORT_TYPE
IF_Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
IF_BranchNE <= Branch_NE.DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[0] <= PC_plus_4[0].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[1] <= PC_plus_4[1].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[2] <= PC_plus_4[2].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[3] <= PC_plus_4[3].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[4] <= PC_plus_4[4].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[5] <= PC_plus_4[5].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[6] <= PC_plus_4[6].DB_MAX_OUTPUT_PORT_TYPE
IF_PCPlus4[7] <= PC_plus_4[7].DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_AddResult[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[0] <= zero~0.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[1] <= zero~1.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[2] <= zero~2.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[3] <= zero~3.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[4] <= zero~4.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[5] <= zero~5.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[6] <= zero~6.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[7] <= zero~7.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[8] <= zero~8.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[9] <= zero~9.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[10] <= zero~10.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[11] <= zero~11.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[12] <= zero~12.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[13] <= zero~13.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[14] <= zero~14.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[15] <= zero~15.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[16] <= zero~16.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[17] <= zero~17.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[18] <= zero~18.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[19] <= zero~19.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[20] <= zero~20.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[21] <= zero~21.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[22] <= zero~22.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[23] <= zero~23.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[24] <= zero~24.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[25] <= zero~25.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[26] <= zero~26.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[27] <= zero~27.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[28] <= zero~28.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[29] <= zero~29.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[30] <= zero~30.DB_MAX_OUTPUT_PORT_TYPE
IF_Zero[31] <= zero~31.DB_MAX_OUTPUT_PORT_TYPE
clock => PC[9].CLK
clock => PC[8].CLK
clock => PC[7].CLK
clock => PC[6].CLK
clock => PC[5].CLK
clock => PC[4].CLK
clock => PC[3].CLK
clock => PC[2].CLK
clock => PC[1].CLK
clock => PC[0].CLK
clock => PC_plus_4_p[7]~reg0.CLK
clock => PC_plus_4_p[6]~reg0.CLK
clock => PC_plus_4_p[5]~reg0.CLK
clock => PC_plus_4_p[4]~reg0.CLK
clock => PC_plus_4_p[3]~reg0.CLK
clock => PC_plus_4_p[2]~reg0.CLK
clock => PC_plus_4_p[1]~reg0.CLK
clock => PC_plus_4_p[0]~reg0.CLK
clock => IFFlush_ppp~reg0.CLK
clock => altsyncram:Instr_Memory.clock0
reset => IFFlush_ppp~1.OUTPUTSELECT
reset => PC_plus_4_p~15.OUTPUTSELECT
reset => PC_plus_4_p~14.OUTPUTSELECT
reset => PC_plus_4_p~13.OUTPUTSELECT
reset => PC_plus_4_p~12.OUTPUTSELECT
reset => PC_plus_4_p~11.OUTPUTSELECT
reset => PC_plus_4_p~10.OUTPUTSELECT
reset => PC_plus_4_p~9.OUTPUTSELECT
reset => PC_plus_4_p~8.OUTPUTSELECT
reset => PC~15.OUTPUTSELECT
reset => PC~14.OUTPUTSELECT
reset => PC~13.OUTPUTSELECT
reset => PC~12.OUTPUTSELECT
reset => PC~11.OUTPUTSELECT
reset => PC~10.OUTPUTSELECT
reset => PC~9.OUTPUTSELECT
reset => PC~8.OUTPUTSELECT
reset => Instruction_p~0.IN1
reset => PC[0].ENA
reset => PC[1].ENA


|Video_MIPS|instrfetch:IFE|altsyncram:Instr_Memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r1g3:auto_generated.address_a[0]
address_a[1] => altsyncram_r1g3:auto_generated.address_a[1]
address_a[2] => altsyncram_r1g3:auto_generated.address_a[2]
address_a[3] => altsyncram_r1g3:auto_generated.address_a[3]
address_a[4] => altsyncram_r1g3:auto_generated.address_a[4]
address_a[5] => altsyncram_r1g3:auto_generated.address_a[5]
address_a[6] => altsyncram_r1g3:auto_generated.address_a[6]
address_a[7] => altsyncram_r1g3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r1g3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r1g3:auto_generated.q_a[0]
q_a[1] <= altsyncram_r1g3:auto_generated.q_a[1]
q_a[2] <= altsyncram_r1g3:auto_generated.q_a[2]
q_a[3] <= altsyncram_r1g3:auto_generated.q_a[3]
q_a[4] <= altsyncram_r1g3:auto_generated.q_a[4]
q_a[5] <= altsyncram_r1g3:auto_generated.q_a[5]
q_a[6] <= altsyncram_r1g3:auto_generated.q_a[6]
q_a[7] <= altsyncram_r1g3:auto_generated.q_a[7]
q_a[8] <= altsyncram_r1g3:auto_generated.q_a[8]
q_a[9] <= altsyncram_r1g3:auto_generated.q_a[9]
q_a[10] <= altsyncram_r1g3:auto_generated.q_a[10]
q_a[11] <= altsyncram_r1g3:auto_generated.q_a[11]
q_a[12] <= altsyncram_r1g3:auto_generated.q_a[12]
q_a[13] <= altsyncram_r1g3:auto_generated.q_a[13]
q_a[14] <= altsyncram_r1g3:auto_generated.q_a[14]
q_a[15] <= altsyncram_r1g3:auto_generated.q_a[15]
q_a[16] <= altsyncram_r1g3:auto_generated.q_a[16]
q_a[17] <= altsyncram_r1g3:auto_generated.q_a[17]
q_a[18] <= altsyncram_r1g3:auto_generated.q_a[18]
q_a[19] <= altsyncram_r1g3:auto_generated.q_a[19]
q_a[20] <= altsyncram_r1g3:auto_generated.q_a[20]
q_a[21] <= altsyncram_r1g3:auto_generated.q_a[21]
q_a[22] <= altsyncram_r1g3:auto_generated.q_a[22]
q_a[23] <= altsyncram_r1g3:auto_generated.q_a[23]
q_a[24] <= altsyncram_r1g3:auto_generated.q_a[24]
q_a[25] <= altsyncram_r1g3:auto_generated.q_a[25]
q_a[26] <= altsyncram_r1g3:auto_generated.q_a[26]
q_a[27] <= altsyncram_r1g3:auto_generated.q_a[27]
q_a[28] <= altsyncram_r1g3:auto_generated.q_a[28]
q_a[29] <= altsyncram_r1g3:auto_generated.q_a[29]
q_a[30] <= altsyncram_r1g3:auto_generated.q_a[30]
q_a[31] <= altsyncram_r1g3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video_MIPS|instrfetch:IFE|altsyncram:Instr_Memory|altsyncram_r1g3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Video_MIPS|operandfetch:ID
Read_Data_1_p[0] <= Read_Data_1_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[1] <= Read_Data_1_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[2] <= Read_Data_1_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[3] <= Read_Data_1_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[4] <= Read_Data_1_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[5] <= Read_Data_1_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[6] <= Read_Data_1_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[7] <= Read_Data_1_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[8] <= Read_Data_1_p[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[9] <= Read_Data_1_p[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[10] <= Read_Data_1_p[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[11] <= Read_Data_1_p[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[12] <= Read_Data_1_p[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[13] <= Read_Data_1_p[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[14] <= Read_Data_1_p[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[15] <= Read_Data_1_p[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[16] <= Read_Data_1_p[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[17] <= Read_Data_1_p[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[18] <= Read_Data_1_p[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[19] <= Read_Data_1_p[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[20] <= Read_Data_1_p[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[21] <= Read_Data_1_p[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[22] <= Read_Data_1_p[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[23] <= Read_Data_1_p[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[24] <= Read_Data_1_p[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[25] <= Read_Data_1_p[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[26] <= Read_Data_1_p[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[27] <= Read_Data_1_p[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[28] <= Read_Data_1_p[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[29] <= Read_Data_1_p[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[30] <= Read_Data_1_p[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1_p[31] <= Read_Data_1_p[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[0] <= Read_Data_2_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[1] <= Read_Data_2_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[2] <= Read_Data_2_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[3] <= Read_Data_2_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[4] <= Read_Data_2_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[5] <= Read_Data_2_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[6] <= Read_Data_2_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[7] <= Read_Data_2_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[8] <= Read_Data_2_p[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[9] <= Read_Data_2_p[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[10] <= Read_Data_2_p[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[11] <= Read_Data_2_p[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[12] <= Read_Data_2_p[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[13] <= Read_Data_2_p[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[14] <= Read_Data_2_p[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[15] <= Read_Data_2_p[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[16] <= Read_Data_2_p[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[17] <= Read_Data_2_p[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[18] <= Read_Data_2_p[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[19] <= Read_Data_2_p[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[20] <= Read_Data_2_p[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[21] <= Read_Data_2_p[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[22] <= Read_Data_2_p[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[23] <= Read_Data_2_p[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[24] <= Read_Data_2_p[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[25] <= Read_Data_2_p[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[26] <= Read_Data_2_p[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[27] <= Read_Data_2_p[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[28] <= Read_Data_2_p[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[29] <= Read_Data_2_p[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[30] <= Read_Data_2_p[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_p[31] <= Read_Data_2_p[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_ppp => RegWriteOut~0.DATAA
RegWrite_ppp => process0~0.IN1
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[0] => Write_Address_ppp~4.DATAA
Write_Address_pp[0] => Decoder0.IN4
Write_Address_pp[0] => Equal0.IN9
Write_Address_pp[1] => Write_Address_ppp~3.DATAA
Write_Address_pp[1] => Decoder0.IN3
Write_Address_pp[1] => Equal0.IN8
Write_Address_pp[2] => Write_Address_ppp~2.DATAA
Write_Address_pp[2] => Decoder0.IN2
Write_Address_pp[2] => Equal0.IN7
Write_Address_pp[3] => Write_Address_ppp~1.DATAA
Write_Address_pp[3] => Decoder0.IN1
Write_Address_pp[3] => Equal0.IN6
Write_Address_pp[4] => Write_Address_ppp~0.DATAA
Write_Address_pp[4] => Decoder0.IN0
Write_Address_pp[4] => Equal0.IN5
Write_Address_ppp[0] <= Write_Address_ppp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[1] <= Write_Address_ppp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[2] <= Write_Address_ppp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[3] <= Write_Address_ppp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_ppp[4] <= Write_Address_ppp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[0] => writedata[0].DATAB
Read_Data_p[1] => writedata[1].DATAB
Read_Data_p[2] => writedata[2].DATAB
Read_Data_p[3] => writedata[3].DATAB
Read_Data_p[4] => writedata[4].DATAB
Read_Data_p[5] => writedata[5].DATAB
Read_Data_p[6] => writedata[6].DATAB
Read_Data_p[7] => writedata[7].DATAB
Read_Data_p[8] => writedata[8].DATAB
Read_Data_p[9] => writedata[9].DATAB
Read_Data_p[10] => writedata[10].DATAB
Read_Data_p[11] => writedata[11].DATAB
Read_Data_p[12] => writedata[12].DATAB
Read_Data_p[13] => writedata[13].DATAB
Read_Data_p[14] => writedata[14].DATAB
Read_Data_p[15] => writedata[15].DATAB
Read_Data_p[16] => writedata[16].DATAB
Read_Data_p[17] => writedata[17].DATAB
Read_Data_p[18] => writedata[18].DATAB
Read_Data_p[19] => writedata[19].DATAB
Read_Data_p[20] => writedata[20].DATAB
Read_Data_p[21] => writedata[21].DATAB
Read_Data_p[22] => writedata[22].DATAB
Read_Data_p[23] => writedata[23].DATAB
Read_Data_p[24] => writedata[24].DATAB
Read_Data_p[25] => writedata[25].DATAB
Read_Data_p[26] => writedata[26].DATAB
Read_Data_p[27] => writedata[27].DATAB
Read_Data_p[28] => writedata[28].DATAB
Read_Data_p[29] => writedata[29].DATAB
Read_Data_p[30] => writedata[30].DATAB
Read_Data_p[31] => writedata[31].DATAB
MemtoReg_ppp => writedata[0].OUTPUTSELECT
MemtoReg_ppp => writedata[1].OUTPUTSELECT
MemtoReg_ppp => writedata[2].OUTPUTSELECT
MemtoReg_ppp => writedata[3].OUTPUTSELECT
MemtoReg_ppp => writedata[4].OUTPUTSELECT
MemtoReg_ppp => writedata[5].OUTPUTSELECT
MemtoReg_ppp => writedata[6].OUTPUTSELECT
MemtoReg_ppp => writedata[7].OUTPUTSELECT
MemtoReg_ppp => writedata[8].OUTPUTSELECT
MemtoReg_ppp => writedata[9].OUTPUTSELECT
MemtoReg_ppp => writedata[10].OUTPUTSELECT
MemtoReg_ppp => writedata[11].OUTPUTSELECT
MemtoReg_ppp => writedata[12].OUTPUTSELECT
MemtoReg_ppp => writedata[13].OUTPUTSELECT
MemtoReg_ppp => writedata[14].OUTPUTSELECT
MemtoReg_ppp => writedata[15].OUTPUTSELECT
MemtoReg_ppp => writedata[16].OUTPUTSELECT
MemtoReg_ppp => writedata[17].OUTPUTSELECT
MemtoReg_ppp => writedata[18].OUTPUTSELECT
MemtoReg_ppp => writedata[19].OUTPUTSELECT
MemtoReg_ppp => writedata[20].OUTPUTSELECT
MemtoReg_ppp => writedata[21].OUTPUTSELECT
MemtoReg_ppp => writedata[22].OUTPUTSELECT
MemtoReg_ppp => writedata[23].OUTPUTSELECT
MemtoReg_ppp => writedata[24].OUTPUTSELECT
MemtoReg_ppp => writedata[25].OUTPUTSELECT
MemtoReg_ppp => writedata[26].OUTPUTSELECT
MemtoReg_ppp => writedata[27].OUTPUTSELECT
MemtoReg_ppp => writedata[28].OUTPUTSELECT
MemtoReg_ppp => writedata[29].OUTPUTSELECT
MemtoReg_ppp => writedata[30].OUTPUTSELECT
MemtoReg_ppp => writedata[31].OUTPUTSELECT
ALU_Result_pp[0] => writedata[0].DATAA
ALU_Result_pp[1] => writedata[1].DATAA
ALU_Result_pp[2] => writedata[2].DATAA
ALU_Result_pp[3] => writedata[3].DATAA
ALU_Result_pp[4] => writedata[4].DATAA
ALU_Result_pp[5] => writedata[5].DATAA
ALU_Result_pp[6] => writedata[6].DATAA
ALU_Result_pp[7] => writedata[7].DATAA
ALU_Result_pp[8] => writedata[8].DATAA
ALU_Result_pp[9] => writedata[9].DATAA
ALU_Result_pp[10] => writedata[10].DATAA
ALU_Result_pp[11] => writedata[11].DATAA
ALU_Result_pp[12] => writedata[12].DATAA
ALU_Result_pp[13] => writedata[13].DATAA
ALU_Result_pp[14] => writedata[14].DATAA
ALU_Result_pp[15] => writedata[15].DATAA
ALU_Result_pp[16] => writedata[16].DATAA
ALU_Result_pp[17] => writedata[17].DATAA
ALU_Result_pp[18] => writedata[18].DATAA
ALU_Result_pp[19] => writedata[19].DATAA
ALU_Result_pp[20] => writedata[20].DATAA
ALU_Result_pp[21] => writedata[21].DATAA
ALU_Result_pp[22] => writedata[22].DATAA
ALU_Result_pp[23] => writedata[23].DATAA
ALU_Result_pp[24] => writedata[24].DATAA
ALU_Result_pp[25] => writedata[25].DATAA
ALU_Result_pp[26] => writedata[26].DATAA
ALU_Result_pp[27] => writedata[27].DATAA
ALU_Result_pp[28] => writedata[28].DATAA
ALU_Result_pp[29] => writedata[29].DATAA
ALU_Result_pp[30] => writedata[30].DATAA
ALU_Result_pp[31] => writedata[31].DATAA
Write_Data[0] => ~NO_FANOUT~
Write_Data[1] => ~NO_FANOUT~
Write_Data[2] => ~NO_FANOUT~
Write_Data[3] => ~NO_FANOUT~
Write_Data[4] => ~NO_FANOUT~
Write_Data[5] => ~NO_FANOUT~
Write_Data[6] => ~NO_FANOUT~
Write_Data[7] => ~NO_FANOUT~
Write_Data[8] => ~NO_FANOUT~
Write_Data[9] => ~NO_FANOUT~
Write_Data[10] => ~NO_FANOUT~
Write_Data[11] => ~NO_FANOUT~
Write_Data[12] => ~NO_FANOUT~
Write_Data[13] => ~NO_FANOUT~
Write_Data[14] => ~NO_FANOUT~
Write_Data[15] => ~NO_FANOUT~
Write_Data[16] => ~NO_FANOUT~
Write_Data[17] => ~NO_FANOUT~
Write_Data[18] => ~NO_FANOUT~
Write_Data[19] => ~NO_FANOUT~
Write_Data[20] => ~NO_FANOUT~
Write_Data[21] => ~NO_FANOUT~
Write_Data[22] => ~NO_FANOUT~
Write_Data[23] => ~NO_FANOUT~
Write_Data[24] => ~NO_FANOUT~
Write_Data[25] => ~NO_FANOUT~
Write_Data[26] => ~NO_FANOUT~
Write_Data[27] => ~NO_FANOUT~
Write_Data[28] => ~NO_FANOUT~
Write_Data[29] => ~NO_FANOUT~
Write_Data[30] => ~NO_FANOUT~
Write_Data[31] => ~NO_FANOUT~
Instruction_p[0] => Sign_Extend_p~15.DATAA
Instruction_p[1] => Sign_Extend_p~14.DATAA
Instruction_p[2] => Sign_Extend_p~13.DATAA
Instruction_p[3] => Sign_Extend_p~12.DATAA
Instruction_p[4] => Sign_Extend_p~11.DATAA
Instruction_p[5] => Sign_Extend_p~10.DATAA
Instruction_p[6] => Sign_Extend_p~9.DATAA
Instruction_p[7] => Sign_Extend_p~8.DATAA
Instruction_p[8] => Sign_Extend_p~7.DATAA
Instruction_p[9] => Sign_Extend_p~6.DATAA
Instruction_p[10] => Sign_Extend_p~5.DATAA
Instruction_p[11] => Sign_Extend_p~4.DATAA
Instruction_p[12] => Sign_Extend_p~3.DATAA
Instruction_p[13] => Sign_Extend_p~2.DATAA
Instruction_p[14] => Sign_Extend_p~1.DATAA
Instruction_p[15] => Sign_Extend_p~0.DATAA
Instruction_p[16] => Write_Address_0_p~4.DATAA
Instruction_p[16] => Mux15.IN36
Instruction_p[16] => Mux14.IN36
Instruction_p[16] => Mux13.IN36
Instruction_p[16] => Mux12.IN36
Instruction_p[16] => Mux11.IN36
Instruction_p[16] => Mux10.IN36
Instruction_p[16] => Mux9.IN36
Instruction_p[16] => Mux8.IN36
Instruction_p[17] => Write_Address_0_p~3.DATAA
Instruction_p[17] => Mux15.IN35
Instruction_p[17] => Mux14.IN35
Instruction_p[17] => Mux13.IN35
Instruction_p[17] => Mux12.IN35
Instruction_p[17] => Mux11.IN35
Instruction_p[17] => Mux10.IN35
Instruction_p[17] => Mux9.IN35
Instruction_p[17] => Mux8.IN35
Instruction_p[18] => Write_Address_0_p~2.DATAA
Instruction_p[18] => Mux15.IN34
Instruction_p[18] => Mux14.IN34
Instruction_p[18] => Mux13.IN34
Instruction_p[18] => Mux12.IN34
Instruction_p[18] => Mux11.IN34
Instruction_p[18] => Mux10.IN34
Instruction_p[18] => Mux9.IN34
Instruction_p[18] => Mux8.IN34
Instruction_p[19] => Write_Address_0_p~1.DATAA
Instruction_p[19] => Mux15.IN33
Instruction_p[19] => Mux14.IN33
Instruction_p[19] => Mux13.IN33
Instruction_p[19] => Mux12.IN33
Instruction_p[19] => Mux11.IN33
Instruction_p[19] => Mux10.IN33
Instruction_p[19] => Mux9.IN33
Instruction_p[19] => Mux8.IN33
Instruction_p[20] => Write_Address_0_p~0.DATAA
Instruction_p[20] => Mux15.IN32
Instruction_p[20] => Mux14.IN32
Instruction_p[20] => Mux13.IN32
Instruction_p[20] => Mux12.IN32
Instruction_p[20] => Mux11.IN32
Instruction_p[20] => Mux10.IN32
Instruction_p[20] => Mux9.IN32
Instruction_p[20] => Mux8.IN32
Instruction_p[21] => Write_Address_2_p~4.DATAA
Instruction_p[21] => Mux7.IN36
Instruction_p[21] => Mux6.IN36
Instruction_p[21] => Mux5.IN36
Instruction_p[21] => Mux4.IN36
Instruction_p[21] => Mux3.IN36
Instruction_p[21] => Mux2.IN36
Instruction_p[21] => Mux1.IN36
Instruction_p[21] => Mux0.IN36
Instruction_p[22] => Write_Address_2_p~3.DATAA
Instruction_p[22] => Mux7.IN35
Instruction_p[22] => Mux6.IN35
Instruction_p[22] => Mux5.IN35
Instruction_p[22] => Mux4.IN35
Instruction_p[22] => Mux3.IN35
Instruction_p[22] => Mux2.IN35
Instruction_p[22] => Mux1.IN35
Instruction_p[22] => Mux0.IN35
Instruction_p[23] => Write_Address_2_p~2.DATAA
Instruction_p[23] => Mux7.IN34
Instruction_p[23] => Mux6.IN34
Instruction_p[23] => Mux5.IN34
Instruction_p[23] => Mux4.IN34
Instruction_p[23] => Mux3.IN34
Instruction_p[23] => Mux2.IN34
Instruction_p[23] => Mux1.IN34
Instruction_p[23] => Mux0.IN34
Instruction_p[24] => Write_Address_2_p~1.DATAA
Instruction_p[24] => Mux7.IN33
Instruction_p[24] => Mux6.IN33
Instruction_p[24] => Mux5.IN33
Instruction_p[24] => Mux4.IN33
Instruction_p[24] => Mux3.IN33
Instruction_p[24] => Mux2.IN33
Instruction_p[24] => Mux1.IN33
Instruction_p[24] => Mux0.IN33
Instruction_p[25] => Write_Address_2_p~0.DATAA
Instruction_p[25] => Mux7.IN32
Instruction_p[25] => Mux6.IN32
Instruction_p[25] => Mux5.IN32
Instruction_p[25] => Mux4.IN32
Instruction_p[25] => Mux3.IN32
Instruction_p[25] => Mux2.IN32
Instruction_p[25] => Mux1.IN32
Instruction_p[25] => Mux0.IN32
Instruction_p[26] => Instruction_pp~5.DATAA
Instruction_p[27] => Instruction_pp~4.DATAA
Instruction_p[28] => Instruction_pp~3.DATAA
Instruction_p[29] => Instruction_pp~2.DATAA
Instruction_p[30] => Instruction_pp~1.DATAA
Instruction_p[31] => Instruction_pp~0.DATAA
Sign_Extend_p[0] <= Sign_Extend_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[1] <= Sign_Extend_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[2] <= Sign_Extend_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[3] <= Sign_Extend_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[4] <= Sign_Extend_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[5] <= Sign_Extend_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[6] <= Sign_Extend_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[7] <= Sign_Extend_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[8] <= Sign_Extend_p[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[9] <= Sign_Extend_p[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[10] <= Sign_Extend_p[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[11] <= Sign_Extend_p[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[12] <= Sign_Extend_p[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[13] <= Sign_Extend_p[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[14] <= Sign_Extend_p[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[15] <= Sign_Extend_p[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[16] <= Sign_Extend_p[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[17] <= Sign_Extend_p[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[18] <= Sign_Extend_p[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[19] <= Sign_Extend_p[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[20] <= Sign_Extend_p[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[21] <= Sign_Extend_p[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[22] <= Sign_Extend_p[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[23] <= Sign_Extend_p[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[24] <= Sign_Extend_p[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[25] <= Sign_Extend_p[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[26] <= Sign_Extend_p[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[27] <= Sign_Extend_p[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[28] <= Sign_Extend_p[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[29] <= Sign_Extend_p[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[30] <= Sign_Extend_p[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sign_Extend_p[31] <= Sign_Extend_p[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[0] <= Write_Address_0_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[1] <= Write_Address_0_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[2] <= Write_Address_0_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[3] <= Write_Address_0_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_0_p[4] <= Write_Address_0_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[0] <= Write_Address_1_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[1] <= Write_Address_1_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[2] <= Write_Address_1_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[3] <= Write_Address_1_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_1_p[4] <= Write_Address_1_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[0] <= Write_Address_2_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[1] <= Write_Address_2_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[2] <= Write_Address_2_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[3] <= Write_Address_2_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_2_p[4] <= Write_Address_2_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[0] <= RegWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[1] <= RegWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[2] <= RegWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[3] <= RegWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[4] <= RegWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[5] <= RegWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[6] <= RegWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[7] <= RegWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[8] <= RegWriteData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[9] <= RegWriteData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[10] <= RegWriteData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[11] <= RegWriteData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[12] <= RegWriteData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[13] <= RegWriteData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[14] <= RegWriteData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[15] <= RegWriteData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[16] <= RegWriteData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[17] <= RegWriteData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[18] <= RegWriteData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[19] <= RegWriteData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[20] <= RegWriteData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[21] <= RegWriteData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[22] <= RegWriteData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[23] <= RegWriteData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[24] <= RegWriteData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[25] <= RegWriteData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[26] <= RegWriteData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[27] <= RegWriteData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[28] <= RegWriteData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[29] <= RegWriteData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[30] <= RegWriteData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteData[31] <= RegWriteData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[0] <= Instruction_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[1] <= Instruction_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[2] <= Instruction_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[3] <= Instruction_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[4] <= Instruction_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[5] <= Instruction_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[6] <= Instruction_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[7] <= Instruction_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[8] <= Instruction_pp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[9] <= Instruction_pp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[10] <= Instruction_pp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[11] <= Instruction_pp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[12] <= Instruction_pp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[13] <= Instruction_pp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[14] <= Instruction_pp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[15] <= Instruction_pp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[16] <= Instruction_pp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[17] <= Instruction_pp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[18] <= Instruction_pp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[19] <= Instruction_pp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[20] <= Instruction_pp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[21] <= Instruction_pp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[22] <= Instruction_pp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[23] <= Instruction_pp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[24] <= Instruction_pp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[25] <= Instruction_pp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[26] <= Instruction_pp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[27] <= Instruction_pp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[28] <= Instruction_pp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[29] <= Instruction_pp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[30] <= Instruction_pp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_pp[31] <= Instruction_pp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_p[0] => PC_plus_4_pp~7.DATAA
PC_plus_4_p[1] => PC_plus_4_pp~6.DATAA
PC_plus_4_p[2] => PC_plus_4_pp~5.DATAA
PC_plus_4_p[3] => PC_plus_4_pp~4.DATAA
PC_plus_4_p[4] => PC_plus_4_pp~3.DATAA
PC_plus_4_p[5] => PC_plus_4_pp~2.DATAA
PC_plus_4_p[6] => PC_plus_4_pp~1.DATAA
PC_plus_4_p[7] => PC_plus_4_pp~0.DATAA
PC_plus_4_pp[0] <= PC_plus_4_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[1] <= PC_plus_4_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[2] <= PC_plus_4_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[3] <= PC_plus_4_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[4] <= PC_plus_4_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[5] <= PC_plus_4_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[6] <= PC_plus_4_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_pp[7] <= PC_plus_4_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_MemRead => IDEXMemRead_out~reg0.DATAIN
IDEX_Register_Rt[0] => IDEXRegister_Rt_out[0]~reg0.DATAIN
IDEX_Register_Rt[1] => IDEXRegister_Rt_out[1]~reg0.DATAIN
IDEX_Register_Rt[2] => IDEXRegister_Rt_out[2]~reg0.DATAIN
IDEX_Register_Rt[3] => IDEXRegister_Rt_out[3]~reg0.DATAIN
IDEX_Register_Rt[4] => IDEXRegister_Rt_out[4]~reg0.DATAIN
IFID_Register_Rs[0] => IFIDRegister_Rs_out[0]~reg0.DATAIN
IFID_Register_Rs[1] => IFIDRegister_Rs_out[1]~reg0.DATAIN
IFID_Register_Rs[2] => IFIDRegister_Rs_out[2]~reg0.DATAIN
IFID_Register_Rs[3] => IFIDRegister_Rs_out[3]~reg0.DATAIN
IFID_Register_Rs[4] => IFIDRegister_Rs_out[4]~reg0.DATAIN
IFID_Register_Rt[0] => IFIDRegister_Rt_out[0]~reg0.DATAIN
IFID_Register_Rt[1] => IFIDRegister_Rt_out[1]~reg0.DATAIN
IFID_Register_Rt[2] => IFIDRegister_Rt_out[2]~reg0.DATAIN
IFID_Register_Rt[3] => IFIDRegister_Rt_out[3]~reg0.DATAIN
IFID_Register_Rt[4] => IFIDRegister_Rt_out[4]~reg0.DATAIN
IDEXMemRead_out <= IDEXMemRead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[0] <= IDEXRegister_Rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[1] <= IDEXRegister_Rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[2] <= IDEXRegister_Rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[3] <= IDEXRegister_Rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt_out[4] <= IDEXRegister_Rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[0] <= IFIDRegister_Rs_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[1] <= IFIDRegister_Rs_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[2] <= IFIDRegister_Rs_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[3] <= IFIDRegister_Rs_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rs_out[4] <= IFIDRegister_Rs_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[0] <= IFIDRegister_Rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[1] <= IFIDRegister_Rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[2] <= IFIDRegister_Rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[3] <= IFIDRegister_Rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFIDRegister_Rt_out[4] <= IFIDRegister_Rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_p => Branch_pp~reg0.DATAIN
Branch_NE_p => Branch_NE_pp~reg0.DATAIN
Add_Result_p[0] <= <GND>
Add_Result_p[1] <= <GND>
Add_Result_p[2] <= <GND>
Add_Result_p[3] <= <GND>
Add_Result_p[4] <= <GND>
Add_Result_p[5] <= <GND>
Add_Result_p[6] <= <GND>
Add_Result_p[7] <= <GND>
Add_Result_p[8] <= <GND>
Add_Result_p[9] <= <GND>
Add_Result_p[10] <= <GND>
Add_Result_p[11] <= <GND>
Add_Result_p[12] <= <GND>
Add_Result_p[13] <= <GND>
Add_Result_p[14] <= <GND>
Add_Result_p[15] <= <GND>
Add_Result_p[16] <= <GND>
Add_Result_p[17] <= <GND>
Add_Result_p[18] <= <GND>
Add_Result_p[19] <= <GND>
Add_Result_p[20] <= <GND>
Add_Result_p[21] <= <GND>
Add_Result_p[22] <= <GND>
Add_Result_p[23] <= <GND>
Add_Result_p[24] <= <GND>
Add_Result_p[25] <= <GND>
Add_Result_p[26] <= <GND>
Add_Result_p[27] <= <GND>
Add_Result_p[28] <= <GND>
Add_Result_p[29] <= <GND>
Add_Result_p[30] <= <GND>
Add_Result_p[31] <= <GND>
Branch_pp <= Branch_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_NE_pp <= Branch_NE_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => Read_Data_1_p[31]~reg0.CLK
clock => Read_Data_1_p[30]~reg0.CLK
clock => Read_Data_1_p[29]~reg0.CLK
clock => Read_Data_1_p[28]~reg0.CLK
clock => Read_Data_1_p[27]~reg0.CLK
clock => Read_Data_1_p[26]~reg0.CLK
clock => Read_Data_1_p[25]~reg0.CLK
clock => Read_Data_1_p[24]~reg0.CLK
clock => Read_Data_1_p[23]~reg0.CLK
clock => Read_Data_1_p[22]~reg0.CLK
clock => Read_Data_1_p[21]~reg0.CLK
clock => Read_Data_1_p[20]~reg0.CLK
clock => Read_Data_1_p[19]~reg0.CLK
clock => Read_Data_1_p[18]~reg0.CLK
clock => Read_Data_1_p[17]~reg0.CLK
clock => Read_Data_1_p[16]~reg0.CLK
clock => Read_Data_1_p[15]~reg0.CLK
clock => Read_Data_1_p[14]~reg0.CLK
clock => Read_Data_1_p[13]~reg0.CLK
clock => Read_Data_1_p[12]~reg0.CLK
clock => Read_Data_1_p[11]~reg0.CLK
clock => Read_Data_1_p[10]~reg0.CLK
clock => Read_Data_1_p[9]~reg0.CLK
clock => Read_Data_1_p[8]~reg0.CLK
clock => Read_Data_1_p[7]~reg0.CLK
clock => Read_Data_1_p[6]~reg0.CLK
clock => Read_Data_1_p[5]~reg0.CLK
clock => Read_Data_1_p[4]~reg0.CLK
clock => Read_Data_1_p[3]~reg0.CLK
clock => Read_Data_1_p[2]~reg0.CLK
clock => Read_Data_1_p[1]~reg0.CLK
clock => Read_Data_1_p[0]~reg0.CLK
clock => Read_Data_2_p[31]~reg0.CLK
clock => Read_Data_2_p[30]~reg0.CLK
clock => Read_Data_2_p[29]~reg0.CLK
clock => Read_Data_2_p[28]~reg0.CLK
clock => Read_Data_2_p[27]~reg0.CLK
clock => Read_Data_2_p[26]~reg0.CLK
clock => Read_Data_2_p[25]~reg0.CLK
clock => Read_Data_2_p[24]~reg0.CLK
clock => Read_Data_2_p[23]~reg0.CLK
clock => Read_Data_2_p[22]~reg0.CLK
clock => Read_Data_2_p[21]~reg0.CLK
clock => Read_Data_2_p[20]~reg0.CLK
clock => Read_Data_2_p[19]~reg0.CLK
clock => Read_Data_2_p[18]~reg0.CLK
clock => Read_Data_2_p[17]~reg0.CLK
clock => Read_Data_2_p[16]~reg0.CLK
clock => Read_Data_2_p[15]~reg0.CLK
clock => Read_Data_2_p[14]~reg0.CLK
clock => Read_Data_2_p[13]~reg0.CLK
clock => Read_Data_2_p[12]~reg0.CLK
clock => Read_Data_2_p[11]~reg0.CLK
clock => Read_Data_2_p[10]~reg0.CLK
clock => Read_Data_2_p[9]~reg0.CLK
clock => Read_Data_2_p[8]~reg0.CLK
clock => Read_Data_2_p[7]~reg0.CLK
clock => Read_Data_2_p[6]~reg0.CLK
clock => Read_Data_2_p[5]~reg0.CLK
clock => Read_Data_2_p[4]~reg0.CLK
clock => Read_Data_2_p[3]~reg0.CLK
clock => Read_Data_2_p[2]~reg0.CLK
clock => Read_Data_2_p[1]~reg0.CLK
clock => Read_Data_2_p[0]~reg0.CLK
clock => Sign_Extend_p[31]~reg0.CLK
clock => Sign_Extend_p[30]~reg0.CLK
clock => Sign_Extend_p[29]~reg0.CLK
clock => Sign_Extend_p[28]~reg0.CLK
clock => Sign_Extend_p[27]~reg0.CLK
clock => Sign_Extend_p[26]~reg0.CLK
clock => Sign_Extend_p[25]~reg0.CLK
clock => Sign_Extend_p[24]~reg0.CLK
clock => Sign_Extend_p[23]~reg0.CLK
clock => Sign_Extend_p[22]~reg0.CLK
clock => Sign_Extend_p[21]~reg0.CLK
clock => Sign_Extend_p[20]~reg0.CLK
clock => Sign_Extend_p[19]~reg0.CLK
clock => Sign_Extend_p[18]~reg0.CLK
clock => Sign_Extend_p[17]~reg0.CLK
clock => Sign_Extend_p[16]~reg0.CLK
clock => Sign_Extend_p[15]~reg0.CLK
clock => Sign_Extend_p[14]~reg0.CLK
clock => Sign_Extend_p[13]~reg0.CLK
clock => Sign_Extend_p[12]~reg0.CLK
clock => Sign_Extend_p[11]~reg0.CLK
clock => Sign_Extend_p[10]~reg0.CLK
clock => Sign_Extend_p[9]~reg0.CLK
clock => Sign_Extend_p[8]~reg0.CLK
clock => Sign_Extend_p[7]~reg0.CLK
clock => Sign_Extend_p[6]~reg0.CLK
clock => Sign_Extend_p[5]~reg0.CLK
clock => Sign_Extend_p[4]~reg0.CLK
clock => Sign_Extend_p[3]~reg0.CLK
clock => Sign_Extend_p[2]~reg0.CLK
clock => Sign_Extend_p[1]~reg0.CLK
clock => Sign_Extend_p[0]~reg0.CLK
clock => Write_Address_0_p[4]~reg0.CLK
clock => Write_Address_0_p[3]~reg0.CLK
clock => Write_Address_0_p[2]~reg0.CLK
clock => Write_Address_0_p[1]~reg0.CLK
clock => Write_Address_0_p[0]~reg0.CLK
clock => Write_Address_1_p[4]~reg0.CLK
clock => Write_Address_1_p[3]~reg0.CLK
clock => Write_Address_1_p[2]~reg0.CLK
clock => Write_Address_1_p[1]~reg0.CLK
clock => Write_Address_1_p[0]~reg0.CLK
clock => Write_Address_2_p[4]~reg0.CLK
clock => Write_Address_2_p[3]~reg0.CLK
clock => Write_Address_2_p[2]~reg0.CLK
clock => Write_Address_2_p[1]~reg0.CLK
clock => Write_Address_2_p[0]~reg0.CLK
clock => RegWriteData[31]~reg0.CLK
clock => RegWriteData[30]~reg0.CLK
clock => RegWriteData[29]~reg0.CLK
clock => RegWriteData[28]~reg0.CLK
clock => RegWriteData[27]~reg0.CLK
clock => RegWriteData[26]~reg0.CLK
clock => RegWriteData[25]~reg0.CLK
clock => RegWriteData[24]~reg0.CLK
clock => RegWriteData[23]~reg0.CLK
clock => RegWriteData[22]~reg0.CLK
clock => RegWriteData[21]~reg0.CLK
clock => RegWriteData[20]~reg0.CLK
clock => RegWriteData[19]~reg0.CLK
clock => RegWriteData[18]~reg0.CLK
clock => RegWriteData[17]~reg0.CLK
clock => RegWriteData[16]~reg0.CLK
clock => RegWriteData[15]~reg0.CLK
clock => RegWriteData[14]~reg0.CLK
clock => RegWriteData[13]~reg0.CLK
clock => RegWriteData[12]~reg0.CLK
clock => RegWriteData[11]~reg0.CLK
clock => RegWriteData[10]~reg0.CLK
clock => RegWriteData[9]~reg0.CLK
clock => RegWriteData[8]~reg0.CLK
clock => RegWriteData[7]~reg0.CLK
clock => RegWriteData[6]~reg0.CLK
clock => RegWriteData[5]~reg0.CLK
clock => RegWriteData[4]~reg0.CLK
clock => RegWriteData[3]~reg0.CLK
clock => RegWriteData[2]~reg0.CLK
clock => RegWriteData[1]~reg0.CLK
clock => RegWriteData[0]~reg0.CLK
clock => Instruction_pp[31]~reg0.CLK
clock => Instruction_pp[30]~reg0.CLK
clock => Instruction_pp[29]~reg0.CLK
clock => Instruction_pp[28]~reg0.CLK
clock => Instruction_pp[27]~reg0.CLK
clock => Instruction_pp[26]~reg0.CLK
clock => Instruction_pp[25]~reg0.CLK
clock => Instruction_pp[24]~reg0.CLK
clock => Instruction_pp[23]~reg0.CLK
clock => Instruction_pp[22]~reg0.CLK
clock => Instruction_pp[21]~reg0.CLK
clock => Instruction_pp[20]~reg0.CLK
clock => Instruction_pp[19]~reg0.CLK
clock => Instruction_pp[18]~reg0.CLK
clock => Instruction_pp[17]~reg0.CLK
clock => Instruction_pp[16]~reg0.CLK
clock => Instruction_pp[15]~reg0.CLK
clock => Instruction_pp[14]~reg0.CLK
clock => Instruction_pp[13]~reg0.CLK
clock => Instruction_pp[12]~reg0.CLK
clock => Instruction_pp[11]~reg0.CLK
clock => Instruction_pp[10]~reg0.CLK
clock => Instruction_pp[9]~reg0.CLK
clock => Instruction_pp[8]~reg0.CLK
clock => Instruction_pp[7]~reg0.CLK
clock => Instruction_pp[6]~reg0.CLK
clock => Instruction_pp[5]~reg0.CLK
clock => Instruction_pp[4]~reg0.CLK
clock => Instruction_pp[3]~reg0.CLK
clock => Instruction_pp[2]~reg0.CLK
clock => Instruction_pp[1]~reg0.CLK
clock => Instruction_pp[0]~reg0.CLK
clock => Write_Address_ppp[4]~reg0.CLK
clock => Write_Address_ppp[3]~reg0.CLK
clock => Write_Address_ppp[2]~reg0.CLK
clock => Write_Address_ppp[1]~reg0.CLK
clock => Write_Address_ppp[0]~reg0.CLK
clock => RegWriteOut~reg0.CLK
clock => PC_plus_4_pp[7]~reg0.CLK
clock => PC_plus_4_pp[6]~reg0.CLK
clock => PC_plus_4_pp[5]~reg0.CLK
clock => PC_plus_4_pp[4]~reg0.CLK
clock => PC_plus_4_pp[3]~reg0.CLK
clock => PC_plus_4_pp[2]~reg0.CLK
clock => PC_plus_4_pp[1]~reg0.CLK
clock => PC_plus_4_pp[0]~reg0.CLK
clock => IDEXMemRead_out~reg0.CLK
clock => IDEXRegister_Rt_out[4]~reg0.CLK
clock => IDEXRegister_Rt_out[3]~reg0.CLK
clock => IDEXRegister_Rt_out[2]~reg0.CLK
clock => IDEXRegister_Rt_out[1]~reg0.CLK
clock => IDEXRegister_Rt_out[0]~reg0.CLK
clock => IFIDRegister_Rs_out[4]~reg0.CLK
clock => IFIDRegister_Rs_out[3]~reg0.CLK
clock => IFIDRegister_Rs_out[2]~reg0.CLK
clock => IFIDRegister_Rs_out[1]~reg0.CLK
clock => IFIDRegister_Rs_out[0]~reg0.CLK
clock => IFIDRegister_Rt_out[4]~reg0.CLK
clock => IFIDRegister_Rt_out[3]~reg0.CLK
clock => IFIDRegister_Rt_out[2]~reg0.CLK
clock => IFIDRegister_Rt_out[1]~reg0.CLK
clock => IFIDRegister_Rt_out[0]~reg0.CLK
clock => Branch_pp~reg0.CLK
clock => Branch_NE_pp~reg0.CLK
clock => register_array[0][7].CLK
clock => register_array[0][6].CLK
clock => register_array[0][5].CLK
clock => register_array[0][4].CLK
clock => register_array[0][3].CLK
clock => register_array[0][2].CLK
clock => register_array[0][1].CLK
clock => register_array[0][0].CLK
clock => register_array[1][7].CLK
clock => register_array[1][6].CLK
clock => register_array[1][5].CLK
clock => register_array[1][4].CLK
clock => register_array[1][3].CLK
clock => register_array[1][2].CLK
clock => register_array[1][1].CLK
clock => register_array[1][0].CLK
clock => register_array[2][7].CLK
clock => register_array[2][6].CLK
clock => register_array[2][5].CLK
clock => register_array[2][4].CLK
clock => register_array[2][3].CLK
clock => register_array[2][2].CLK
clock => register_array[2][1].CLK
clock => register_array[2][0].CLK
clock => register_array[3][7].CLK
clock => register_array[3][6].CLK
clock => register_array[3][5].CLK
clock => register_array[3][4].CLK
clock => register_array[3][3].CLK
clock => register_array[3][2].CLK
clock => register_array[3][1].CLK
clock => register_array[3][0].CLK
clock => register_array[4][7].CLK
clock => register_array[4][6].CLK
clock => register_array[4][5].CLK
clock => register_array[4][4].CLK
clock => register_array[4][3].CLK
clock => register_array[4][2].CLK
clock => register_array[4][1].CLK
clock => register_array[4][0].CLK
clock => register_array[5][7].CLK
clock => register_array[5][6].CLK
clock => register_array[5][5].CLK
clock => register_array[5][4].CLK
clock => register_array[5][3].CLK
clock => register_array[5][2].CLK
clock => register_array[5][1].CLK
clock => register_array[5][0].CLK
clock => register_array[6][7].CLK
clock => register_array[6][6].CLK
clock => register_array[6][5].CLK
clock => register_array[6][4].CLK
clock => register_array[6][3].CLK
clock => register_array[6][2].CLK
clock => register_array[6][1].CLK
clock => register_array[6][0].CLK
clock => register_array[7][7].CLK
clock => register_array[7][6].CLK
clock => register_array[7][5].CLK
clock => register_array[7][4].CLK
clock => register_array[7][3].CLK
clock => register_array[7][2].CLK
clock => register_array[7][1].CLK
clock => register_array[7][0].CLK
clock => register_array[8][7].CLK
clock => register_array[8][6].CLK
clock => register_array[8][5].CLK
clock => register_array[8][4].CLK
clock => register_array[8][3].CLK
clock => register_array[8][2].CLK
clock => register_array[8][1].CLK
clock => register_array[8][0].CLK
clock => register_array[9][7].CLK
clock => register_array[9][6].CLK
clock => register_array[9][5].CLK
clock => register_array[9][4].CLK
clock => register_array[9][3].CLK
clock => register_array[9][2].CLK
clock => register_array[9][1].CLK
clock => register_array[9][0].CLK
clock => register_array[10][7].CLK
clock => register_array[10][6].CLK
clock => register_array[10][5].CLK
clock => register_array[10][4].CLK
clock => register_array[10][3].CLK
clock => register_array[10][2].CLK
clock => register_array[10][1].CLK
clock => register_array[10][0].CLK
clock => register_array[11][7].CLK
clock => register_array[11][6].CLK
clock => register_array[11][5].CLK
clock => register_array[11][4].CLK
clock => register_array[11][3].CLK
clock => register_array[11][2].CLK
clock => register_array[11][1].CLK
clock => register_array[11][0].CLK
clock => register_array[12][7].CLK
clock => register_array[12][6].CLK
clock => register_array[12][5].CLK
clock => register_array[12][4].CLK
clock => register_array[12][3].CLK
clock => register_array[12][2].CLK
clock => register_array[12][1].CLK
clock => register_array[12][0].CLK
clock => register_array[13][7].CLK
clock => register_array[13][6].CLK
clock => register_array[13][5].CLK
clock => register_array[13][4].CLK
clock => register_array[13][3].CLK
clock => register_array[13][2].CLK
clock => register_array[13][1].CLK
clock => register_array[13][0].CLK
clock => register_array[14][7].CLK
clock => register_array[14][6].CLK
clock => register_array[14][5].CLK
clock => register_array[14][4].CLK
clock => register_array[14][3].CLK
clock => register_array[14][2].CLK
clock => register_array[14][1].CLK
clock => register_array[14][0].CLK
clock => register_array[15][7].CLK
clock => register_array[15][6].CLK
clock => register_array[15][5].CLK
clock => register_array[15][4].CLK
clock => register_array[15][3].CLK
clock => register_array[15][2].CLK
clock => register_array[15][1].CLK
clock => register_array[15][0].CLK
clock => register_array[16][7].CLK
clock => register_array[16][6].CLK
clock => register_array[16][5].CLK
clock => register_array[16][4].CLK
clock => register_array[16][3].CLK
clock => register_array[16][2].CLK
clock => register_array[16][1].CLK
clock => register_array[16][0].CLK
clock => register_array[17][7].CLK
clock => register_array[17][6].CLK
clock => register_array[17][5].CLK
clock => register_array[17][4].CLK
clock => register_array[17][3].CLK
clock => register_array[17][2].CLK
clock => register_array[17][1].CLK
clock => register_array[17][0].CLK
clock => register_array[18][7].CLK
clock => register_array[18][6].CLK
clock => register_array[18][5].CLK
clock => register_array[18][4].CLK
clock => register_array[18][3].CLK
clock => register_array[18][2].CLK
clock => register_array[18][1].CLK
clock => register_array[18][0].CLK
clock => register_array[19][7].CLK
clock => register_array[19][6].CLK
clock => register_array[19][5].CLK
clock => register_array[19][4].CLK
clock => register_array[19][3].CLK
clock => register_array[19][2].CLK
clock => register_array[19][1].CLK
clock => register_array[19][0].CLK
clock => register_array[20][7].CLK
clock => register_array[20][6].CLK
clock => register_array[20][5].CLK
clock => register_array[20][4].CLK
clock => register_array[20][3].CLK
clock => register_array[20][2].CLK
clock => register_array[20][1].CLK
clock => register_array[20][0].CLK
clock => register_array[21][7].CLK
clock => register_array[21][6].CLK
clock => register_array[21][5].CLK
clock => register_array[21][4].CLK
clock => register_array[21][3].CLK
clock => register_array[21][2].CLK
clock => register_array[21][1].CLK
clock => register_array[21][0].CLK
clock => register_array[22][7].CLK
clock => register_array[22][6].CLK
clock => register_array[22][5].CLK
clock => register_array[22][4].CLK
clock => register_array[22][3].CLK
clock => register_array[22][2].CLK
clock => register_array[22][1].CLK
clock => register_array[22][0].CLK
clock => register_array[23][7].CLK
clock => register_array[23][6].CLK
clock => register_array[23][5].CLK
clock => register_array[23][4].CLK
clock => register_array[23][3].CLK
clock => register_array[23][2].CLK
clock => register_array[23][1].CLK
clock => register_array[23][0].CLK
clock => register_array[24][7].CLK
clock => register_array[24][6].CLK
clock => register_array[24][5].CLK
clock => register_array[24][4].CLK
clock => register_array[24][3].CLK
clock => register_array[24][2].CLK
clock => register_array[24][1].CLK
clock => register_array[24][0].CLK
clock => register_array[25][7].CLK
clock => register_array[25][6].CLK
clock => register_array[25][5].CLK
clock => register_array[25][4].CLK
clock => register_array[25][3].CLK
clock => register_array[25][2].CLK
clock => register_array[25][1].CLK
clock => register_array[25][0].CLK
clock => register_array[26][7].CLK
clock => register_array[26][6].CLK
clock => register_array[26][5].CLK
clock => register_array[26][4].CLK
clock => register_array[26][3].CLK
clock => register_array[26][2].CLK
clock => register_array[26][1].CLK
clock => register_array[26][0].CLK
clock => register_array[27][7].CLK
clock => register_array[27][6].CLK
clock => register_array[27][5].CLK
clock => register_array[27][4].CLK
clock => register_array[27][3].CLK
clock => register_array[27][2].CLK
clock => register_array[27][1].CLK
clock => register_array[27][0].CLK
clock => register_array[28][7].CLK
clock => register_array[28][6].CLK
clock => register_array[28][5].CLK
clock => register_array[28][4].CLK
clock => register_array[28][3].CLK
clock => register_array[28][2].CLK
clock => register_array[28][1].CLK
clock => register_array[28][0].CLK
clock => register_array[29][7].CLK
clock => register_array[29][6].CLK
clock => register_array[29][5].CLK
clock => register_array[29][4].CLK
clock => register_array[29][3].CLK
clock => register_array[29][2].CLK
clock => register_array[29][1].CLK
clock => register_array[29][0].CLK
clock => register_array[30][7].CLK
clock => register_array[30][6].CLK
clock => register_array[30][5].CLK
clock => register_array[30][4].CLK
clock => register_array[30][3].CLK
clock => register_array[30][2].CLK
clock => register_array[30][1].CLK
clock => register_array[30][0].CLK
clock => register_array[31][7].CLK
clock => register_array[31][6].CLK
clock => register_array[31][5].CLK
clock => register_array[31][4].CLK
clock => register_array[31][3].CLK
clock => register_array[31][2].CLK
clock => register_array[31][1].CLK
clock => register_array[31][0].CLK
reset => register_array[0][7].ACLR
reset => register_array[0][6].ACLR
reset => register_array[0][5].ACLR
reset => register_array[0][4].ACLR
reset => register_array[0][3].ACLR
reset => register_array[0][2].ACLR
reset => register_array[0][1].ACLR
reset => register_array[0][0].ACLR
reset => register_array[1][7].ACLR
reset => register_array[1][6].ACLR
reset => register_array[1][5].ACLR
reset => register_array[1][4].ACLR
reset => register_array[1][3].ACLR
reset => register_array[1][2].ACLR
reset => register_array[1][1].ACLR
reset => register_array[1][0].PRESET
reset => register_array[2][7].ACLR
reset => register_array[2][6].ACLR
reset => register_array[2][5].ACLR
reset => register_array[2][4].ACLR
reset => register_array[2][3].ACLR
reset => register_array[2][2].ACLR
reset => register_array[2][1].PRESET
reset => register_array[2][0].ACLR
reset => register_array[3][7].ACLR
reset => register_array[3][6].ACLR
reset => register_array[3][5].ACLR
reset => register_array[3][4].ACLR
reset => register_array[3][3].ACLR
reset => register_array[3][2].ACLR
reset => register_array[3][1].PRESET
reset => register_array[3][0].PRESET
reset => register_array[4][7].ACLR
reset => register_array[4][6].ACLR
reset => register_array[4][5].ACLR
reset => register_array[4][4].ACLR
reset => register_array[4][3].ACLR
reset => register_array[4][2].PRESET
reset => register_array[4][1].ACLR
reset => register_array[4][0].ACLR
reset => register_array[5][7].ACLR
reset => register_array[5][6].ACLR
reset => register_array[5][5].ACLR
reset => register_array[5][4].ACLR
reset => register_array[5][3].ACLR
reset => register_array[5][2].PRESET
reset => register_array[5][1].ACLR
reset => register_array[5][0].PRESET
reset => register_array[6][7].ACLR
reset => register_array[6][6].ACLR
reset => register_array[6][5].ACLR
reset => register_array[6][4].ACLR
reset => register_array[6][3].ACLR
reset => register_array[6][2].PRESET
reset => register_array[6][1].PRESET
reset => register_array[6][0].ACLR
reset => register_array[7][7].ACLR
reset => register_array[7][6].ACLR
reset => register_array[7][5].ACLR
reset => register_array[7][4].ACLR
reset => register_array[7][3].ACLR
reset => register_array[7][2].PRESET
reset => register_array[7][1].PRESET
reset => register_array[7][0].PRESET
reset => register_array[8][7].ACLR
reset => register_array[8][6].ACLR
reset => register_array[8][5].ACLR
reset => register_array[8][4].ACLR
reset => register_array[8][3].PRESET
reset => register_array[8][2].ACLR
reset => register_array[8][1].ACLR
reset => register_array[8][0].ACLR
reset => register_array[9][7].ACLR
reset => register_array[9][6].ACLR
reset => register_array[9][5].ACLR
reset => register_array[9][4].ACLR
reset => register_array[9][3].PRESET
reset => register_array[9][2].ACLR
reset => register_array[9][1].ACLR
reset => register_array[9][0].PRESET
reset => register_array[10][7].ACLR
reset => register_array[10][6].ACLR
reset => register_array[10][5].ACLR
reset => register_array[10][4].ACLR
reset => register_array[10][3].PRESET
reset => register_array[10][2].ACLR
reset => register_array[10][1].PRESET
reset => register_array[10][0].ACLR
reset => register_array[11][7].ACLR
reset => register_array[11][6].ACLR
reset => register_array[11][5].ACLR
reset => register_array[11][4].ACLR
reset => register_array[11][3].PRESET
reset => register_array[11][2].ACLR
reset => register_array[11][1].PRESET
reset => register_array[11][0].PRESET
reset => register_array[12][7].ACLR
reset => register_array[12][6].ACLR
reset => register_array[12][5].ACLR
reset => register_array[12][4].ACLR
reset => register_array[12][3].PRESET
reset => register_array[12][2].PRESET
reset => register_array[12][1].ACLR
reset => register_array[12][0].ACLR
reset => register_array[13][7].ACLR
reset => register_array[13][6].ACLR
reset => register_array[13][5].ACLR
reset => register_array[13][4].ACLR
reset => register_array[13][3].PRESET
reset => register_array[13][2].PRESET
reset => register_array[13][1].ACLR
reset => register_array[13][0].PRESET
reset => register_array[14][7].ACLR
reset => register_array[14][6].ACLR
reset => register_array[14][5].ACLR
reset => register_array[14][4].ACLR
reset => register_array[14][3].PRESET
reset => register_array[14][2].PRESET
reset => register_array[14][1].PRESET
reset => register_array[14][0].ACLR
reset => register_array[15][7].ACLR
reset => register_array[15][6].ACLR
reset => register_array[15][5].ACLR
reset => register_array[15][4].ACLR
reset => register_array[15][3].PRESET
reset => register_array[15][2].PRESET
reset => register_array[15][1].PRESET
reset => register_array[15][0].PRESET
reset => register_array[16][7].ACLR
reset => register_array[16][6].ACLR
reset => register_array[16][5].ACLR
reset => register_array[16][4].PRESET
reset => register_array[16][3].ACLR
reset => register_array[16][2].ACLR
reset => register_array[16][1].ACLR
reset => register_array[16][0].ACLR
reset => register_array[17][7].ACLR
reset => register_array[17][6].ACLR
reset => register_array[17][5].ACLR
reset => register_array[17][4].PRESET
reset => register_array[17][3].ACLR
reset => register_array[17][2].ACLR
reset => register_array[17][1].ACLR
reset => register_array[17][0].PRESET
reset => register_array[18][7].ACLR
reset => register_array[18][6].ACLR
reset => register_array[18][5].ACLR
reset => register_array[18][4].PRESET
reset => register_array[18][3].ACLR
reset => register_array[18][2].ACLR
reset => register_array[18][1].PRESET
reset => register_array[18][0].ACLR
reset => register_array[19][7].ACLR
reset => register_array[19][6].ACLR
reset => register_array[19][5].ACLR
reset => register_array[19][4].PRESET
reset => register_array[19][3].ACLR
reset => register_array[19][2].ACLR
reset => register_array[19][1].PRESET
reset => register_array[19][0].PRESET
reset => register_array[20][7].ACLR
reset => register_array[20][6].ACLR
reset => register_array[20][5].ACLR
reset => register_array[20][4].PRESET
reset => register_array[20][3].ACLR
reset => register_array[20][2].PRESET
reset => register_array[20][1].ACLR
reset => register_array[20][0].ACLR
reset => register_array[21][7].ACLR
reset => register_array[21][6].ACLR
reset => register_array[21][5].ACLR
reset => register_array[21][4].PRESET
reset => register_array[21][3].ACLR
reset => register_array[21][2].PRESET
reset => register_array[21][1].ACLR
reset => register_array[21][0].PRESET
reset => register_array[22][7].ACLR
reset => register_array[22][6].ACLR
reset => register_array[22][5].ACLR
reset => register_array[22][4].PRESET
reset => register_array[22][3].ACLR
reset => register_array[22][2].PRESET
reset => register_array[22][1].PRESET
reset => register_array[22][0].ACLR
reset => register_array[23][7].ACLR
reset => register_array[23][6].ACLR
reset => register_array[23][5].ACLR
reset => register_array[23][4].PRESET
reset => register_array[23][3].ACLR
reset => register_array[23][2].PRESET
reset => register_array[23][1].PRESET
reset => register_array[23][0].PRESET
reset => register_array[24][7].ACLR
reset => register_array[24][6].ACLR
reset => register_array[24][5].ACLR
reset => register_array[24][4].PRESET
reset => register_array[24][3].PRESET
reset => register_array[24][2].ACLR
reset => register_array[24][1].ACLR
reset => register_array[24][0].ACLR
reset => register_array[25][7].ACLR
reset => register_array[25][6].ACLR
reset => register_array[25][5].ACLR
reset => register_array[25][4].PRESET
reset => register_array[25][3].PRESET
reset => register_array[25][2].ACLR
reset => register_array[25][1].ACLR
reset => register_array[25][0].PRESET
reset => register_array[26][7].ACLR
reset => register_array[26][6].ACLR
reset => register_array[26][5].ACLR
reset => register_array[26][4].PRESET
reset => register_array[26][3].PRESET
reset => register_array[26][2].ACLR
reset => register_array[26][1].PRESET
reset => register_array[26][0].ACLR
reset => register_array[27][7].ACLR
reset => register_array[27][6].ACLR
reset => register_array[27][5].ACLR
reset => register_array[27][4].PRESET
reset => register_array[27][3].PRESET
reset => register_array[27][2].ACLR
reset => register_array[27][1].PRESET
reset => register_array[27][0].PRESET
reset => register_array[28][7].ACLR
reset => register_array[28][6].ACLR
reset => register_array[28][5].ACLR
reset => register_array[28][4].PRESET
reset => register_array[28][3].PRESET
reset => register_array[28][2].PRESET
reset => register_array[28][1].ACLR
reset => register_array[28][0].ACLR
reset => register_array[29][7].ACLR
reset => register_array[29][6].ACLR
reset => register_array[29][5].ACLR
reset => register_array[29][4].PRESET
reset => register_array[29][3].PRESET
reset => register_array[29][2].PRESET
reset => register_array[29][1].ACLR
reset => register_array[29][0].PRESET
reset => register_array[30][7].ACLR
reset => register_array[30][6].ACLR
reset => register_array[30][5].ACLR
reset => register_array[30][4].PRESET
reset => register_array[30][3].PRESET
reset => register_array[30][2].PRESET
reset => register_array[30][1].PRESET
reset => register_array[30][0].ACLR
reset => register_array[31][7].ACLR
reset => register_array[31][6].ACLR
reset => register_array[31][5].ACLR
reset => register_array[31][4].PRESET
reset => register_array[31][3].PRESET
reset => register_array[31][2].PRESET
reset => register_array[31][1].PRESET
reset => register_array[31][0].PRESET
reset => PC_plus_4_pp~7.OUTPUTSELECT
reset => PC_plus_4_pp~6.OUTPUTSELECT
reset => PC_plus_4_pp~5.OUTPUTSELECT
reset => PC_plus_4_pp~4.OUTPUTSELECT
reset => PC_plus_4_pp~3.OUTPUTSELECT
reset => PC_plus_4_pp~2.OUTPUTSELECT
reset => PC_plus_4_pp~1.OUTPUTSELECT
reset => PC_plus_4_pp~0.OUTPUTSELECT
reset => RegWriteOut~0.OUTPUTSELECT
reset => Write_Address_ppp~4.OUTPUTSELECT
reset => Write_Address_ppp~3.OUTPUTSELECT
reset => Write_Address_ppp~2.OUTPUTSELECT
reset => Write_Address_ppp~1.OUTPUTSELECT
reset => Write_Address_ppp~0.OUTPUTSELECT
reset => Instruction_pp~5.OUTPUTSELECT
reset => Instruction_pp~4.OUTPUTSELECT
reset => Instruction_pp~3.OUTPUTSELECT
reset => Instruction_pp~2.OUTPUTSELECT
reset => Instruction_pp~1.OUTPUTSELECT
reset => Instruction_pp~0.OUTPUTSELECT
reset => RegWriteData~31.OUTPUTSELECT
reset => RegWriteData~30.OUTPUTSELECT
reset => RegWriteData~29.OUTPUTSELECT
reset => RegWriteData~28.OUTPUTSELECT
reset => RegWriteData~27.OUTPUTSELECT
reset => RegWriteData~26.OUTPUTSELECT
reset => RegWriteData~25.OUTPUTSELECT
reset => RegWriteData~24.OUTPUTSELECT
reset => RegWriteData~23.OUTPUTSELECT
reset => RegWriteData~22.OUTPUTSELECT
reset => RegWriteData~21.OUTPUTSELECT
reset => RegWriteData~20.OUTPUTSELECT
reset => RegWriteData~19.OUTPUTSELECT
reset => RegWriteData~18.OUTPUTSELECT
reset => RegWriteData~17.OUTPUTSELECT
reset => RegWriteData~16.OUTPUTSELECT
reset => RegWriteData~15.OUTPUTSELECT
reset => RegWriteData~14.OUTPUTSELECT
reset => RegWriteData~13.OUTPUTSELECT
reset => RegWriteData~12.OUTPUTSELECT
reset => RegWriteData~11.OUTPUTSELECT
reset => RegWriteData~10.OUTPUTSELECT
reset => RegWriteData~9.OUTPUTSELECT
reset => RegWriteData~8.OUTPUTSELECT
reset => RegWriteData~7.OUTPUTSELECT
reset => RegWriteData~6.OUTPUTSELECT
reset => RegWriteData~5.OUTPUTSELECT
reset => RegWriteData~4.OUTPUTSELECT
reset => RegWriteData~3.OUTPUTSELECT
reset => RegWriteData~2.OUTPUTSELECT
reset => RegWriteData~1.OUTPUTSELECT
reset => RegWriteData~0.OUTPUTSELECT
reset => Write_Address_2_p~4.OUTPUTSELECT
reset => Write_Address_2_p~3.OUTPUTSELECT
reset => Write_Address_2_p~2.OUTPUTSELECT
reset => Write_Address_2_p~1.OUTPUTSELECT
reset => Write_Address_2_p~0.OUTPUTSELECT
reset => Write_Address_0_p~4.OUTPUTSELECT
reset => Write_Address_0_p~3.OUTPUTSELECT
reset => Write_Address_0_p~2.OUTPUTSELECT
reset => Write_Address_0_p~1.OUTPUTSELECT
reset => Write_Address_0_p~0.OUTPUTSELECT
reset => Sign_Extend_p~15.OUTPUTSELECT
reset => Sign_Extend_p~14.OUTPUTSELECT
reset => Sign_Extend_p~13.OUTPUTSELECT
reset => Sign_Extend_p~12.OUTPUTSELECT
reset => Sign_Extend_p~11.OUTPUTSELECT
reset => Sign_Extend_p~10.OUTPUTSELECT
reset => Sign_Extend_p~9.OUTPUTSELECT
reset => Sign_Extend_p~8.OUTPUTSELECT
reset => Sign_Extend_p~7.OUTPUTSELECT
reset => Sign_Extend_p~6.OUTPUTSELECT
reset => Sign_Extend_p~5.OUTPUTSELECT
reset => Sign_Extend_p~4.OUTPUTSELECT
reset => Sign_Extend_p~3.OUTPUTSELECT
reset => Sign_Extend_p~2.OUTPUTSELECT
reset => Sign_Extend_p~1.OUTPUTSELECT
reset => Sign_Extend_p~0.OUTPUTSELECT
reset => Read_Data_2_p~7.OUTPUTSELECT
reset => Read_Data_2_p~6.OUTPUTSELECT
reset => Read_Data_2_p~5.OUTPUTSELECT
reset => Read_Data_2_p~4.OUTPUTSELECT
reset => Read_Data_2_p~3.OUTPUTSELECT
reset => Read_Data_2_p~2.OUTPUTSELECT
reset => Read_Data_2_p~1.OUTPUTSELECT
reset => Read_Data_2_p~0.OUTPUTSELECT
reset => Read_Data_1_p~7.OUTPUTSELECT
reset => Read_Data_1_p~6.OUTPUTSELECT
reset => Read_Data_1_p~5.OUTPUTSELECT
reset => Read_Data_1_p~4.OUTPUTSELECT
reset => Read_Data_1_p~3.OUTPUTSELECT
reset => Read_Data_1_p~2.OUTPUTSELECT
reset => Read_Data_1_p~1.OUTPUTSELECT
reset => Read_Data_1_p~0.OUTPUTSELECT
reset => Branch_NE_pp~reg0.ENA
reset => Branch_pp~reg0.ENA
reset => IFIDRegister_Rt_out[0]~reg0.ENA
reset => IFIDRegister_Rt_out[1]~reg0.ENA
reset => IFIDRegister_Rt_out[2]~reg0.ENA
reset => IFIDRegister_Rt_out[3]~reg0.ENA
reset => IFIDRegister_Rt_out[4]~reg0.ENA
reset => IFIDRegister_Rs_out[0]~reg0.ENA
reset => IFIDRegister_Rs_out[1]~reg0.ENA
reset => IFIDRegister_Rs_out[2]~reg0.ENA
reset => IFIDRegister_Rs_out[3]~reg0.ENA
reset => IFIDRegister_Rs_out[4]~reg0.ENA
reset => IDEXRegister_Rt_out[0]~reg0.ENA
reset => IDEXRegister_Rt_out[1]~reg0.ENA
reset => IDEXRegister_Rt_out[2]~reg0.ENA
reset => IDEXRegister_Rt_out[3]~reg0.ENA
reset => IDEXRegister_Rt_out[4]~reg0.ENA
reset => IDEXMemRead_out~reg0.ENA


|Video_MIPS|controlunit:CTRL
Opcode[0] => Equal5.IN11
Opcode[0] => Equal4.IN11
Opcode[0] => Equal3.IN11
Opcode[0] => Equal2.IN11
Opcode[0] => Equal1.IN11
Opcode[0] => Equal0.IN11
Opcode[1] => Equal5.IN10
Opcode[1] => Equal4.IN10
Opcode[1] => Equal3.IN10
Opcode[1] => Equal2.IN10
Opcode[1] => Equal1.IN10
Opcode[1] => Equal0.IN10
Opcode[2] => Equal5.IN9
Opcode[2] => Equal4.IN9
Opcode[2] => Equal3.IN9
Opcode[2] => Equal2.IN9
Opcode[2] => Equal1.IN9
Opcode[2] => Equal0.IN9
Opcode[3] => Equal5.IN8
Opcode[3] => Equal4.IN8
Opcode[3] => Equal3.IN8
Opcode[3] => Equal2.IN8
Opcode[3] => Equal1.IN8
Opcode[3] => Equal0.IN8
Opcode[4] => Equal5.IN7
Opcode[4] => Equal4.IN7
Opcode[4] => Equal3.IN7
Opcode[4] => Equal2.IN7
Opcode[4] => Equal1.IN7
Opcode[4] => Equal0.IN7
Opcode[5] => Equal5.IN6
Opcode[5] => Equal4.IN6
Opcode[5] => Equal3.IN6
Opcode[5] => Equal2.IN6
Opcode[5] => Equal1.IN6
Opcode[5] => Equal0.IN6
RegDst_p <= RegDst_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_p[0] <= ALU_Op_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op_p[1] <= ALU_Op_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc_p <= ALUSrc_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_p <= MemWrite_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_p <= Branch_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_NE_p <= Branch_NE_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_p <= MemRead_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_p <= MemtoReg_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_p <= RegWrite_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
IF_Flush <= IF_Flush~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEX_MemRead => process0~1.IN1
IDEX_Register_Rt[0] => Equal7.IN4
IDEX_Register_Rt[0] => Equal6.IN4
IDEX_Register_Rt[1] => Equal7.IN3
IDEX_Register_Rt[1] => Equal6.IN3
IDEX_Register_Rt[2] => Equal7.IN2
IDEX_Register_Rt[2] => Equal6.IN2
IDEX_Register_Rt[3] => Equal7.IN1
IDEX_Register_Rt[3] => Equal6.IN1
IDEX_Register_Rt[4] => Equal7.IN0
IDEX_Register_Rt[4] => Equal6.IN0
IFID_Register_Rs[0] => Equal6.IN9
IFID_Register_Rs[1] => Equal6.IN8
IFID_Register_Rs[2] => Equal6.IN7
IFID_Register_Rs[3] => Equal6.IN6
IFID_Register_Rs[4] => Equal6.IN5
IFID_Register_Rt[0] => Equal7.IN9
IFID_Register_Rt[1] => Equal7.IN8
IFID_Register_Rt[2] => Equal7.IN7
IFID_Register_Rt[3] => Equal7.IN6
IFID_Register_Rt[4] => Equal7.IN5
Stall_out <= Stall_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => MemtoReg_p~reg0.CLK
clock => RegWrite_p~reg0.CLK
clock => MemWrite_p~reg0.CLK
clock => MemRead_p~reg0.CLK
clock => Branch_p~reg0.CLK
clock => Branch_NE_p~reg0.CLK
clock => RegDst_p~reg0.CLK
clock => ALU_Op_p[1]~reg0.CLK
clock => ALU_Op_p[0]~reg0.CLK
clock => ALUSrc_p~reg0.CLK
clock => IF_Flush~reg0.CLK
clock => Stall_out~reg0.CLK
reset => process1~0.IN0


|Video_MIPS|execution:EX
Read_Data_1[0] => Mux31.IN1
Read_Data_1[1] => Mux30.IN1
Read_Data_1[2] => Mux29.IN1
Read_Data_1[3] => Mux28.IN1
Read_Data_1[4] => Mux27.IN1
Read_Data_1[5] => Mux26.IN1
Read_Data_1[6] => Mux25.IN1
Read_Data_1[7] => Mux24.IN1
Read_Data_1[8] => Mux23.IN1
Read_Data_1[9] => Mux22.IN1
Read_Data_1[10] => Mux21.IN1
Read_Data_1[11] => Mux20.IN1
Read_Data_1[12] => Mux19.IN1
Read_Data_1[13] => Mux18.IN1
Read_Data_1[14] => Mux17.IN1
Read_Data_1[15] => Mux16.IN1
Read_Data_1[16] => Mux15.IN1
Read_Data_1[17] => Mux14.IN1
Read_Data_1[18] => Mux13.IN1
Read_Data_1[19] => Mux12.IN1
Read_Data_1[20] => Mux11.IN1
Read_Data_1[21] => Mux10.IN1
Read_Data_1[22] => Mux9.IN1
Read_Data_1[23] => Mux8.IN1
Read_Data_1[24] => Mux7.IN1
Read_Data_1[25] => Mux6.IN1
Read_Data_1[26] => Mux5.IN1
Read_Data_1[27] => Mux4.IN1
Read_Data_1[28] => Mux3.IN1
Read_Data_1[29] => Mux2.IN1
Read_Data_1[30] => Mux1.IN1
Read_Data_1[31] => Mux0.IN1
Read_Data_2[0] => Read_Data_2_pp~31.DATAA
Read_Data_2[0] => Mux63.IN1
Read_Data_2[1] => Read_Data_2_pp~30.DATAA
Read_Data_2[1] => Mux62.IN1
Read_Data_2[2] => Read_Data_2_pp~29.DATAA
Read_Data_2[2] => Mux61.IN1
Read_Data_2[3] => Read_Data_2_pp~28.DATAA
Read_Data_2[3] => Mux60.IN1
Read_Data_2[4] => Read_Data_2_pp~27.DATAA
Read_Data_2[4] => Mux59.IN1
Read_Data_2[5] => Read_Data_2_pp~26.DATAA
Read_Data_2[5] => Mux58.IN1
Read_Data_2[6] => Read_Data_2_pp~25.DATAA
Read_Data_2[6] => Mux57.IN1
Read_Data_2[7] => Read_Data_2_pp~24.DATAA
Read_Data_2[7] => Mux56.IN1
Read_Data_2[8] => Read_Data_2_pp~23.DATAA
Read_Data_2[8] => Mux55.IN1
Read_Data_2[9] => Read_Data_2_pp~22.DATAA
Read_Data_2[9] => Mux54.IN1
Read_Data_2[10] => Read_Data_2_pp~21.DATAA
Read_Data_2[10] => Mux53.IN1
Read_Data_2[11] => Read_Data_2_pp~20.DATAA
Read_Data_2[11] => Mux52.IN1
Read_Data_2[12] => Read_Data_2_pp~19.DATAA
Read_Data_2[12] => Mux51.IN1
Read_Data_2[13] => Read_Data_2_pp~18.DATAA
Read_Data_2[13] => Mux50.IN1
Read_Data_2[14] => Read_Data_2_pp~17.DATAA
Read_Data_2[14] => Mux49.IN1
Read_Data_2[15] => Read_Data_2_pp~16.DATAA
Read_Data_2[15] => Mux48.IN1
Read_Data_2[16] => Read_Data_2_pp~15.DATAA
Read_Data_2[16] => Mux47.IN1
Read_Data_2[17] => Read_Data_2_pp~14.DATAA
Read_Data_2[17] => Mux46.IN1
Read_Data_2[18] => Read_Data_2_pp~13.DATAA
Read_Data_2[18] => Mux45.IN1
Read_Data_2[19] => Read_Data_2_pp~12.DATAA
Read_Data_2[19] => Mux44.IN1
Read_Data_2[20] => Read_Data_2_pp~11.DATAA
Read_Data_2[20] => Mux43.IN1
Read_Data_2[21] => Read_Data_2_pp~10.DATAA
Read_Data_2[21] => Mux42.IN1
Read_Data_2[22] => Read_Data_2_pp~9.DATAA
Read_Data_2[22] => Mux41.IN1
Read_Data_2[23] => Read_Data_2_pp~8.DATAA
Read_Data_2[23] => Mux40.IN1
Read_Data_2[24] => Read_Data_2_pp~7.DATAA
Read_Data_2[24] => Mux39.IN1
Read_Data_2[25] => Read_Data_2_pp~6.DATAA
Read_Data_2[25] => Mux38.IN1
Read_Data_2[26] => Read_Data_2_pp~5.DATAA
Read_Data_2[26] => Mux37.IN1
Read_Data_2[27] => Read_Data_2_pp~4.DATAA
Read_Data_2[27] => Mux36.IN1
Read_Data_2[28] => Read_Data_2_pp~3.DATAA
Read_Data_2[28] => Mux35.IN1
Read_Data_2[29] => Read_Data_2_pp~2.DATAA
Read_Data_2[29] => Mux34.IN1
Read_Data_2[30] => Read_Data_2_pp~1.DATAA
Read_Data_2[30] => Mux33.IN1
Read_Data_2[31] => Read_Data_2_pp~0.DATAA
Read_Data_2[31] => Mux32.IN1
Sign_Extend_p[0] => B_input[0].DATAB
Sign_Extend_p[1] => B_input[1].DATAB
Sign_Extend_p[2] => B_input[2].DATAB
Sign_Extend_p[3] => B_input[3].DATAB
Sign_Extend_p[4] => B_input[4].DATAB
Sign_Extend_p[5] => B_input[5].DATAB
Sign_Extend_p[6] => B_input[6].DATAB
Sign_Extend_p[7] => B_input[7].DATAB
Sign_Extend_p[8] => B_input[8].DATAB
Sign_Extend_p[9] => B_input[9].DATAB
Sign_Extend_p[10] => B_input[10].DATAB
Sign_Extend_p[11] => B_input[11].DATAB
Sign_Extend_p[12] => B_input[12].DATAB
Sign_Extend_p[13] => B_input[13].DATAB
Sign_Extend_p[14] => B_input[14].DATAB
Sign_Extend_p[15] => B_input[15].DATAB
Sign_Extend_p[16] => B_input[16].DATAB
Sign_Extend_p[17] => B_input[17].DATAB
Sign_Extend_p[18] => B_input[18].DATAB
Sign_Extend_p[19] => B_input[19].DATAB
Sign_Extend_p[20] => B_input[20].DATAB
Sign_Extend_p[21] => B_input[21].DATAB
Sign_Extend_p[22] => B_input[22].DATAB
Sign_Extend_p[23] => B_input[23].DATAB
Sign_Extend_p[24] => B_input[24].DATAB
Sign_Extend_p[25] => B_input[25].DATAB
Sign_Extend_p[26] => B_input[26].DATAB
Sign_Extend_p[27] => B_input[27].DATAB
Sign_Extend_p[28] => B_input[28].DATAB
Sign_Extend_p[29] => B_input[29].DATAB
Sign_Extend_p[30] => B_input[30].DATAB
Sign_Extend_p[31] => B_input[31].DATAB
ALUSrc_p => B_input[0].OUTPUTSELECT
ALUSrc_p => B_input[1].OUTPUTSELECT
ALUSrc_p => B_input[2].OUTPUTSELECT
ALUSrc_p => B_input[3].OUTPUTSELECT
ALUSrc_p => B_input[4].OUTPUTSELECT
ALUSrc_p => B_input[5].OUTPUTSELECT
ALUSrc_p => B_input[6].OUTPUTSELECT
ALUSrc_p => B_input[7].OUTPUTSELECT
ALUSrc_p => B_input[8].OUTPUTSELECT
ALUSrc_p => B_input[9].OUTPUTSELECT
ALUSrc_p => B_input[10].OUTPUTSELECT
ALUSrc_p => B_input[11].OUTPUTSELECT
ALUSrc_p => B_input[12].OUTPUTSELECT
ALUSrc_p => B_input[13].OUTPUTSELECT
ALUSrc_p => B_input[14].OUTPUTSELECT
ALUSrc_p => B_input[15].OUTPUTSELECT
ALUSrc_p => B_input[16].OUTPUTSELECT
ALUSrc_p => B_input[17].OUTPUTSELECT
ALUSrc_p => B_input[18].OUTPUTSELECT
ALUSrc_p => B_input[19].OUTPUTSELECT
ALUSrc_p => B_input[20].OUTPUTSELECT
ALUSrc_p => B_input[21].OUTPUTSELECT
ALUSrc_p => B_input[22].OUTPUTSELECT
ALUSrc_p => B_input[23].OUTPUTSELECT
ALUSrc_p => B_input[24].OUTPUTSELECT
ALUSrc_p => B_input[25].OUTPUTSELECT
ALUSrc_p => B_input[26].OUTPUTSELECT
ALUSrc_p => B_input[27].OUTPUTSELECT
ALUSrc_p => B_input[28].OUTPUTSELECT
ALUSrc_p => B_input[29].OUTPUTSELECT
ALUSrc_p => B_input[30].OUTPUTSELECT
ALUSrc_p => B_input[31].OUTPUTSELECT
Zero_p <= Zero_p~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[0] <= ALU_Result_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[1] <= ALU_Result_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[2] <= ALU_Result_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[3] <= ALU_Result_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[4] <= ALU_Result_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[5] <= ALU_Result_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[6] <= ALU_Result_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[7] <= ALU_Result_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[8] <= ALU_Result_p[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[9] <= ALU_Result_p[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[10] <= ALU_Result_p[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[11] <= ALU_Result_p[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[12] <= ALU_Result_p[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[13] <= ALU_Result_p[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[14] <= ALU_Result_p[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[15] <= ALU_Result_p[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[16] <= ALU_Result_p[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[17] <= ALU_Result_p[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[18] <= ALU_Result_p[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[19] <= ALU_Result_p[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[20] <= ALU_Result_p[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[21] <= ALU_Result_p[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[22] <= ALU_Result_p[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[23] <= ALU_Result_p[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[24] <= ALU_Result_p[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[25] <= ALU_Result_p[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[26] <= ALU_Result_p[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[27] <= ALU_Result_p[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[28] <= ALU_Result_p[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[29] <= ALU_Result_p[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[30] <= ALU_Result_p[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[31] <= ALU_Result_p[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Funct_field[0] => ALU_Control~3.IN1
Funct_field[1] => ALU_Control~1.IN0
Funct_field[1] => ALU_Control~0.IN0
Funct_field[2] => ALU_Control~3.IN0
Funct_field[2] => ALU_Control[1].IN1
Funct_field[3] => ALU_Control~1.IN1
Funct_field[4] => ~NO_FANOUT~
Funct_field[5] => ~NO_FANOUT~
ALU_Op_p[0] => ALU_Control[2].IN1
ALU_Op_p[1] => ALU_Control~4.IN0
ALU_Op_p[1] => ALU_Control~2.IN0
ALU_Op_p[1] => ALU_Control~0.IN1
ALU_Op_p[1] => ALU_Control[1].IN0
PC_plus_4_pp[0] => ~NO_FANOUT~
PC_plus_4_pp[1] => ~NO_FANOUT~
PC_plus_4_pp[2] => ~NO_FANOUT~
PC_plus_4_pp[3] => ~NO_FANOUT~
PC_plus_4_pp[4] => ~NO_FANOUT~
PC_plus_4_pp[5] => ~NO_FANOUT~
PC_plus_4_pp[6] => ~NO_FANOUT~
PC_plus_4_pp[7] => ~NO_FANOUT~
RegDst_p => Write_Address[0].OUTPUTSELECT
RegDst_p => Write_Address[1].OUTPUTSELECT
RegDst_p => Write_Address[2].OUTPUTSELECT
RegDst_p => Write_Address[3].OUTPUTSELECT
RegDst_p => Write_Address[4].OUTPUTSELECT
Write_Address_0_p[0] => Write_Address[0].DATAB
Write_Address_0_p[1] => Write_Address[1].DATAB
Write_Address_0_p[2] => Write_Address[2].DATAB
Write_Address_0_p[3] => Write_Address[3].DATAB
Write_Address_0_p[4] => Write_Address[4].DATAB
Write_Address_1_p[0] => Write_Address[0].DATAA
Write_Address_1_p[1] => Write_Address[1].DATAA
Write_Address_1_p[2] => Write_Address[2].DATAA
Write_Address_1_p[3] => Write_Address[3].DATAA
Write_Address_1_p[4] => Write_Address[4].DATAA
Write_Address_p[0] <= Write_Address_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[1] <= Write_Address_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[2] <= Write_Address_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[3] <= Write_Address_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[4] <= Write_Address_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_p => MemtoReg_pp~0.DATAA
MemtoReg_pp <= MemtoReg_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[0] <= Read_Data_2_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[1] <= Read_Data_2_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[2] <= Read_Data_2_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[3] <= Read_Data_2_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[4] <= Read_Data_2_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[5] <= Read_Data_2_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[6] <= Read_Data_2_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[7] <= Read_Data_2_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[8] <= Read_Data_2_pp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[9] <= Read_Data_2_pp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[10] <= Read_Data_2_pp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[11] <= Read_Data_2_pp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[12] <= Read_Data_2_pp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[13] <= Read_Data_2_pp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[14] <= Read_Data_2_pp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[15] <= Read_Data_2_pp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[16] <= Read_Data_2_pp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[17] <= Read_Data_2_pp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[18] <= Read_Data_2_pp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[19] <= Read_Data_2_pp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[20] <= Read_Data_2_pp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[21] <= Read_Data_2_pp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[22] <= Read_Data_2_pp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[23] <= Read_Data_2_pp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[24] <= Read_Data_2_pp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[25] <= Read_Data_2_pp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[26] <= Read_Data_2_pp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[27] <= Read_Data_2_pp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[28] <= Read_Data_2_pp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[29] <= Read_Data_2_pp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[30] <= Read_Data_2_pp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_pp[31] <= Read_Data_2_pp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_p => MemRead_pp~0.DATAA
RegWrite_p => RegWrite_pp~0.DATAA
MemRead_pp <= MemRead_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_pp <= RegWrite_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_p => MemWrite_pp~0.DATAA
MemWrite_pp <= MemWrite_pp~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEM_RegWrite => process0~3.IN0
EXMEM_RegWrite => EXMEMRegWrite~reg0.DATAIN
EXMEM_ALU_Result[0] => Mux63.IN2
EXMEM_ALU_Result[0] => Mux31.IN2
EXMEM_ALU_Result[0] => EXMEMALU_Result[0]~reg0.DATAIN
EXMEM_ALU_Result[1] => Mux62.IN2
EXMEM_ALU_Result[1] => Mux30.IN2
EXMEM_ALU_Result[1] => EXMEMALU_Result[1]~reg0.DATAIN
EXMEM_ALU_Result[2] => Mux61.IN2
EXMEM_ALU_Result[2] => Mux29.IN2
EXMEM_ALU_Result[2] => EXMEMALU_Result[2]~reg0.DATAIN
EXMEM_ALU_Result[3] => Mux60.IN2
EXMEM_ALU_Result[3] => Mux28.IN2
EXMEM_ALU_Result[3] => EXMEMALU_Result[3]~reg0.DATAIN
EXMEM_ALU_Result[4] => Mux59.IN2
EXMEM_ALU_Result[4] => Mux27.IN2
EXMEM_ALU_Result[4] => EXMEMALU_Result[4]~reg0.DATAIN
EXMEM_ALU_Result[5] => Mux58.IN2
EXMEM_ALU_Result[5] => Mux26.IN2
EXMEM_ALU_Result[5] => EXMEMALU_Result[5]~reg0.DATAIN
EXMEM_ALU_Result[6] => Mux57.IN2
EXMEM_ALU_Result[6] => Mux25.IN2
EXMEM_ALU_Result[6] => EXMEMALU_Result[6]~reg0.DATAIN
EXMEM_ALU_Result[7] => Mux56.IN2
EXMEM_ALU_Result[7] => Mux24.IN2
EXMEM_ALU_Result[7] => EXMEMALU_Result[7]~reg0.DATAIN
EXMEM_ALU_Result[8] => Mux55.IN2
EXMEM_ALU_Result[8] => Mux23.IN2
EXMEM_ALU_Result[8] => EXMEMALU_Result[8]~reg0.DATAIN
EXMEM_ALU_Result[9] => Mux54.IN2
EXMEM_ALU_Result[9] => Mux22.IN2
EXMEM_ALU_Result[9] => EXMEMALU_Result[9]~reg0.DATAIN
EXMEM_ALU_Result[10] => Mux53.IN2
EXMEM_ALU_Result[10] => Mux21.IN2
EXMEM_ALU_Result[10] => EXMEMALU_Result[10]~reg0.DATAIN
EXMEM_ALU_Result[11] => Mux52.IN2
EXMEM_ALU_Result[11] => Mux20.IN2
EXMEM_ALU_Result[11] => EXMEMALU_Result[11]~reg0.DATAIN
EXMEM_ALU_Result[12] => Mux51.IN2
EXMEM_ALU_Result[12] => Mux19.IN2
EXMEM_ALU_Result[12] => EXMEMALU_Result[12]~reg0.DATAIN
EXMEM_ALU_Result[13] => Mux50.IN2
EXMEM_ALU_Result[13] => Mux18.IN2
EXMEM_ALU_Result[13] => EXMEMALU_Result[13]~reg0.DATAIN
EXMEM_ALU_Result[14] => Mux49.IN2
EXMEM_ALU_Result[14] => Mux17.IN2
EXMEM_ALU_Result[14] => EXMEMALU_Result[14]~reg0.DATAIN
EXMEM_ALU_Result[15] => Mux48.IN2
EXMEM_ALU_Result[15] => Mux16.IN2
EXMEM_ALU_Result[15] => EXMEMALU_Result[15]~reg0.DATAIN
EXMEM_ALU_Result[16] => Mux47.IN2
EXMEM_ALU_Result[16] => Mux15.IN2
EXMEM_ALU_Result[16] => EXMEMALU_Result[16]~reg0.DATAIN
EXMEM_ALU_Result[17] => Mux46.IN2
EXMEM_ALU_Result[17] => Mux14.IN2
EXMEM_ALU_Result[17] => EXMEMALU_Result[17]~reg0.DATAIN
EXMEM_ALU_Result[18] => Mux45.IN2
EXMEM_ALU_Result[18] => Mux13.IN2
EXMEM_ALU_Result[18] => EXMEMALU_Result[18]~reg0.DATAIN
EXMEM_ALU_Result[19] => Mux44.IN2
EXMEM_ALU_Result[19] => Mux12.IN2
EXMEM_ALU_Result[19] => EXMEMALU_Result[19]~reg0.DATAIN
EXMEM_ALU_Result[20] => Mux43.IN2
EXMEM_ALU_Result[20] => Mux11.IN2
EXMEM_ALU_Result[20] => EXMEMALU_Result[20]~reg0.DATAIN
EXMEM_ALU_Result[21] => Mux42.IN2
EXMEM_ALU_Result[21] => Mux10.IN2
EXMEM_ALU_Result[21] => EXMEMALU_Result[21]~reg0.DATAIN
EXMEM_ALU_Result[22] => Mux41.IN2
EXMEM_ALU_Result[22] => Mux9.IN2
EXMEM_ALU_Result[22] => EXMEMALU_Result[22]~reg0.DATAIN
EXMEM_ALU_Result[23] => Mux40.IN2
EXMEM_ALU_Result[23] => Mux8.IN2
EXMEM_ALU_Result[23] => EXMEMALU_Result[23]~reg0.DATAIN
EXMEM_ALU_Result[24] => Mux39.IN2
EXMEM_ALU_Result[24] => Mux7.IN2
EXMEM_ALU_Result[24] => EXMEMALU_Result[24]~reg0.DATAIN
EXMEM_ALU_Result[25] => Mux38.IN2
EXMEM_ALU_Result[25] => Mux6.IN2
EXMEM_ALU_Result[25] => EXMEMALU_Result[25]~reg0.DATAIN
EXMEM_ALU_Result[26] => Mux37.IN2
EXMEM_ALU_Result[26] => Mux5.IN2
EXMEM_ALU_Result[26] => EXMEMALU_Result[26]~reg0.DATAIN
EXMEM_ALU_Result[27] => Mux36.IN2
EXMEM_ALU_Result[27] => Mux4.IN2
EXMEM_ALU_Result[27] => EXMEMALU_Result[27]~reg0.DATAIN
EXMEM_ALU_Result[28] => Mux35.IN2
EXMEM_ALU_Result[28] => Mux3.IN2
EXMEM_ALU_Result[28] => EXMEMALU_Result[28]~reg0.DATAIN
EXMEM_ALU_Result[29] => Mux34.IN2
EXMEM_ALU_Result[29] => Mux2.IN2
EXMEM_ALU_Result[29] => EXMEMALU_Result[29]~reg0.DATAIN
EXMEM_ALU_Result[30] => Mux33.IN2
EXMEM_ALU_Result[30] => Mux1.IN2
EXMEM_ALU_Result[30] => EXMEMALU_Result[30]~reg0.DATAIN
EXMEM_ALU_Result[31] => Mux32.IN2
EXMEM_ALU_Result[31] => Mux0.IN2
EXMEM_ALU_Result[31] => EXMEMALU_Result[31]~reg0.DATAIN
EXMEM_Register_Rd[0] => Equal5.IN4
EXMEM_Register_Rd[0] => Equal3.IN4
EXMEM_Register_Rd[0] => Equal2.IN9
EXMEM_Register_Rd[0] => EXMEMRegister_Rd[0]~reg0.DATAIN
EXMEM_Register_Rd[1] => Equal5.IN3
EXMEM_Register_Rd[1] => Equal3.IN3
EXMEM_Register_Rd[1] => Equal2.IN8
EXMEM_Register_Rd[1] => EXMEMRegister_Rd[1]~reg0.DATAIN
EXMEM_Register_Rd[2] => Equal5.IN2
EXMEM_Register_Rd[2] => Equal3.IN2
EXMEM_Register_Rd[2] => Equal2.IN7
EXMEM_Register_Rd[2] => EXMEMRegister_Rd[2]~reg0.DATAIN
EXMEM_Register_Rd[3] => Equal5.IN1
EXMEM_Register_Rd[3] => Equal3.IN1
EXMEM_Register_Rd[3] => Equal2.IN6
EXMEM_Register_Rd[3] => EXMEMRegister_Rd[3]~reg0.DATAIN
EXMEM_Register_Rd[4] => Equal5.IN0
EXMEM_Register_Rd[4] => Equal3.IN0
EXMEM_Register_Rd[4] => Equal2.IN5
EXMEM_Register_Rd[4] => EXMEMRegister_Rd[4]~reg0.DATAIN
MEMWB_RegWrite => process0~0.IN0
MEMWB_RegWrite => MEMWBRegWrite~reg0.DATAIN
MEMWB_Register_Rd[0] => Equal4.IN4
MEMWB_Register_Rd[0] => Equal1.IN4
MEMWB_Register_Rd[0] => Equal0.IN9
MEMWB_Register_Rd[0] => MEMWBRegister_Rd[0]~reg0.DATAIN
MEMWB_Register_Rd[1] => Equal4.IN3
MEMWB_Register_Rd[1] => Equal1.IN3
MEMWB_Register_Rd[1] => Equal0.IN8
MEMWB_Register_Rd[1] => MEMWBRegister_Rd[1]~reg0.DATAIN
MEMWB_Register_Rd[2] => Equal4.IN2
MEMWB_Register_Rd[2] => Equal1.IN2
MEMWB_Register_Rd[2] => Equal0.IN7
MEMWB_Register_Rd[2] => MEMWBRegister_Rd[2]~reg0.DATAIN
MEMWB_Register_Rd[3] => Equal4.IN1
MEMWB_Register_Rd[3] => Equal1.IN1
MEMWB_Register_Rd[3] => Equal0.IN6
MEMWB_Register_Rd[3] => MEMWBRegister_Rd[3]~reg0.DATAIN
MEMWB_Register_Rd[4] => Equal4.IN0
MEMWB_Register_Rd[4] => Equal1.IN0
MEMWB_Register_Rd[4] => Equal0.IN5
MEMWB_Register_Rd[4] => MEMWBRegister_Rd[4]~reg0.DATAIN
MEMWB_Read_Data[0] => Mux63.IN3
MEMWB_Read_Data[0] => Mux31.IN3
MEMWB_Read_Data[0] => MEMWBRead_Data[0]~reg0.DATAIN
MEMWB_Read_Data[1] => Mux62.IN3
MEMWB_Read_Data[1] => Mux30.IN3
MEMWB_Read_Data[1] => MEMWBRead_Data[1]~reg0.DATAIN
MEMWB_Read_Data[2] => Mux61.IN3
MEMWB_Read_Data[2] => Mux29.IN3
MEMWB_Read_Data[2] => MEMWBRead_Data[2]~reg0.DATAIN
MEMWB_Read_Data[3] => Mux60.IN3
MEMWB_Read_Data[3] => Mux28.IN3
MEMWB_Read_Data[3] => MEMWBRead_Data[3]~reg0.DATAIN
MEMWB_Read_Data[4] => Mux59.IN3
MEMWB_Read_Data[4] => Mux27.IN3
MEMWB_Read_Data[4] => MEMWBRead_Data[4]~reg0.DATAIN
MEMWB_Read_Data[5] => Mux58.IN3
MEMWB_Read_Data[5] => Mux26.IN3
MEMWB_Read_Data[5] => MEMWBRead_Data[5]~reg0.DATAIN
MEMWB_Read_Data[6] => Mux57.IN3
MEMWB_Read_Data[6] => Mux25.IN3
MEMWB_Read_Data[6] => MEMWBRead_Data[6]~reg0.DATAIN
MEMWB_Read_Data[7] => Mux56.IN3
MEMWB_Read_Data[7] => Mux24.IN3
MEMWB_Read_Data[7] => MEMWBRead_Data[7]~reg0.DATAIN
MEMWB_Read_Data[8] => Mux55.IN3
MEMWB_Read_Data[8] => Mux23.IN3
MEMWB_Read_Data[8] => MEMWBRead_Data[8]~reg0.DATAIN
MEMWB_Read_Data[9] => Mux54.IN3
MEMWB_Read_Data[9] => Mux22.IN3
MEMWB_Read_Data[9] => MEMWBRead_Data[9]~reg0.DATAIN
MEMWB_Read_Data[10] => Mux53.IN3
MEMWB_Read_Data[10] => Mux21.IN3
MEMWB_Read_Data[10] => MEMWBRead_Data[10]~reg0.DATAIN
MEMWB_Read_Data[11] => Mux52.IN3
MEMWB_Read_Data[11] => Mux20.IN3
MEMWB_Read_Data[11] => MEMWBRead_Data[11]~reg0.DATAIN
MEMWB_Read_Data[12] => Mux51.IN3
MEMWB_Read_Data[12] => Mux19.IN3
MEMWB_Read_Data[12] => MEMWBRead_Data[12]~reg0.DATAIN
MEMWB_Read_Data[13] => Mux50.IN3
MEMWB_Read_Data[13] => Mux18.IN3
MEMWB_Read_Data[13] => MEMWBRead_Data[13]~reg0.DATAIN
MEMWB_Read_Data[14] => Mux49.IN3
MEMWB_Read_Data[14] => Mux17.IN3
MEMWB_Read_Data[14] => MEMWBRead_Data[14]~reg0.DATAIN
MEMWB_Read_Data[15] => Mux48.IN3
MEMWB_Read_Data[15] => Mux16.IN3
MEMWB_Read_Data[15] => MEMWBRead_Data[15]~reg0.DATAIN
MEMWB_Read_Data[16] => Mux47.IN3
MEMWB_Read_Data[16] => Mux15.IN3
MEMWB_Read_Data[16] => MEMWBRead_Data[16]~reg0.DATAIN
MEMWB_Read_Data[17] => Mux46.IN3
MEMWB_Read_Data[17] => Mux14.IN3
MEMWB_Read_Data[17] => MEMWBRead_Data[17]~reg0.DATAIN
MEMWB_Read_Data[18] => Mux45.IN3
MEMWB_Read_Data[18] => Mux13.IN3
MEMWB_Read_Data[18] => MEMWBRead_Data[18]~reg0.DATAIN
MEMWB_Read_Data[19] => Mux44.IN3
MEMWB_Read_Data[19] => Mux12.IN3
MEMWB_Read_Data[19] => MEMWBRead_Data[19]~reg0.DATAIN
MEMWB_Read_Data[20] => Mux43.IN3
MEMWB_Read_Data[20] => Mux11.IN3
MEMWB_Read_Data[20] => MEMWBRead_Data[20]~reg0.DATAIN
MEMWB_Read_Data[21] => Mux42.IN3
MEMWB_Read_Data[21] => Mux10.IN3
MEMWB_Read_Data[21] => MEMWBRead_Data[21]~reg0.DATAIN
MEMWB_Read_Data[22] => Mux41.IN3
MEMWB_Read_Data[22] => Mux9.IN3
MEMWB_Read_Data[22] => MEMWBRead_Data[22]~reg0.DATAIN
MEMWB_Read_Data[23] => Mux40.IN3
MEMWB_Read_Data[23] => Mux8.IN3
MEMWB_Read_Data[23] => MEMWBRead_Data[23]~reg0.DATAIN
MEMWB_Read_Data[24] => Mux39.IN3
MEMWB_Read_Data[24] => Mux7.IN3
MEMWB_Read_Data[24] => MEMWBRead_Data[24]~reg0.DATAIN
MEMWB_Read_Data[25] => Mux38.IN3
MEMWB_Read_Data[25] => Mux6.IN3
MEMWB_Read_Data[25] => MEMWBRead_Data[25]~reg0.DATAIN
MEMWB_Read_Data[26] => Mux37.IN3
MEMWB_Read_Data[26] => Mux5.IN3
MEMWB_Read_Data[26] => MEMWBRead_Data[26]~reg0.DATAIN
MEMWB_Read_Data[27] => Mux36.IN3
MEMWB_Read_Data[27] => Mux4.IN3
MEMWB_Read_Data[27] => MEMWBRead_Data[27]~reg0.DATAIN
MEMWB_Read_Data[28] => Mux35.IN3
MEMWB_Read_Data[28] => Mux3.IN3
MEMWB_Read_Data[28] => MEMWBRead_Data[28]~reg0.DATAIN
MEMWB_Read_Data[29] => Mux34.IN3
MEMWB_Read_Data[29] => Mux2.IN3
MEMWB_Read_Data[29] => MEMWBRead_Data[29]~reg0.DATAIN
MEMWB_Read_Data[30] => Mux33.IN3
MEMWB_Read_Data[30] => Mux1.IN3
MEMWB_Read_Data[30] => MEMWBRead_Data[30]~reg0.DATAIN
MEMWB_Read_Data[31] => Mux32.IN3
MEMWB_Read_Data[31] => Mux0.IN3
MEMWB_Read_Data[31] => MEMWBRead_Data[31]~reg0.DATAIN
IDEX_Register_Rs[0] => Equal3.IN9
IDEX_Register_Rs[0] => Equal1.IN9
IDEX_Register_Rs[0] => IDEXRegister_Rs[0]~reg0.DATAIN
IDEX_Register_Rs[1] => Equal3.IN8
IDEX_Register_Rs[1] => Equal1.IN8
IDEX_Register_Rs[1] => IDEXRegister_Rs[1]~reg0.DATAIN
IDEX_Register_Rs[2] => Equal3.IN7
IDEX_Register_Rs[2] => Equal1.IN7
IDEX_Register_Rs[2] => IDEXRegister_Rs[2]~reg0.DATAIN
IDEX_Register_Rs[3] => Equal3.IN6
IDEX_Register_Rs[3] => Equal1.IN6
IDEX_Register_Rs[3] => IDEXRegister_Rs[3]~reg0.DATAIN
IDEX_Register_Rs[4] => Equal3.IN5
IDEX_Register_Rs[4] => Equal1.IN5
IDEX_Register_Rs[4] => IDEXRegister_Rs[4]~reg0.DATAIN
IDEX_Register_Rt[0] => Equal5.IN9
IDEX_Register_Rt[0] => Equal4.IN9
IDEX_Register_Rt[0] => IDEXRegister_Rt[0]~reg0.DATAIN
IDEX_Register_Rt[1] => Equal5.IN8
IDEX_Register_Rt[1] => Equal4.IN8
IDEX_Register_Rt[1] => IDEXRegister_Rt[1]~reg0.DATAIN
IDEX_Register_Rt[2] => Equal5.IN7
IDEX_Register_Rt[2] => Equal4.IN7
IDEX_Register_Rt[2] => IDEXRegister_Rt[2]~reg0.DATAIN
IDEX_Register_Rt[3] => Equal5.IN6
IDEX_Register_Rt[3] => Equal4.IN6
IDEX_Register_Rt[3] => IDEXRegister_Rt[3]~reg0.DATAIN
IDEX_Register_Rt[4] => Equal5.IN5
IDEX_Register_Rt[4] => Equal4.IN5
IDEX_Register_Rt[4] => IDEXRegister_Rt[4]~reg0.DATAIN
ALU1[0] <= ALU1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[1] <= ALU1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[2] <= ALU1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[3] <= ALU1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[4] <= ALU1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[5] <= ALU1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[6] <= ALU1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[7] <= ALU1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[8] <= ALU1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[9] <= ALU1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[10] <= ALU1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[11] <= ALU1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[12] <= ALU1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[13] <= ALU1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[14] <= ALU1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[15] <= ALU1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[16] <= ALU1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[17] <= ALU1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[18] <= ALU1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[19] <= ALU1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[20] <= ALU1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[21] <= ALU1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[22] <= ALU1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[23] <= ALU1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[24] <= ALU1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[25] <= ALU1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[26] <= ALU1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[27] <= ALU1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[28] <= ALU1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[29] <= ALU1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[30] <= ALU1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU1[31] <= ALU1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[0] <= ALU2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[1] <= ALU2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[2] <= ALU2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[3] <= ALU2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[4] <= ALU2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[5] <= ALU2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[6] <= ALU2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[7] <= ALU2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[8] <= ALU2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[9] <= ALU2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[10] <= ALU2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[11] <= ALU2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[12] <= ALU2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[13] <= ALU2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[14] <= ALU2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[15] <= ALU2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[16] <= ALU2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[17] <= ALU2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[18] <= ALU2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[19] <= ALU2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[20] <= ALU2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[21] <= ALU2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[22] <= ALU2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[23] <= ALU2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[24] <= ALU2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[25] <= ALU2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[26] <= ALU2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[27] <= ALU2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[28] <= ALU2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[29] <= ALU2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[30] <= ALU2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU2[31] <= ALU2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardA[0] <= forwardA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= forwardA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= forwardB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegWrite <= EXMEMRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[0] <= EXMEMALU_Result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[1] <= EXMEMALU_Result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[2] <= EXMEMALU_Result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[3] <= EXMEMALU_Result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[4] <= EXMEMALU_Result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[5] <= EXMEMALU_Result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[6] <= EXMEMALU_Result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[7] <= EXMEMALU_Result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[8] <= EXMEMALU_Result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[9] <= EXMEMALU_Result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[10] <= EXMEMALU_Result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[11] <= EXMEMALU_Result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[12] <= EXMEMALU_Result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[13] <= EXMEMALU_Result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[14] <= EXMEMALU_Result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[15] <= EXMEMALU_Result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[16] <= EXMEMALU_Result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[17] <= EXMEMALU_Result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[18] <= EXMEMALU_Result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[19] <= EXMEMALU_Result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[20] <= EXMEMALU_Result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[21] <= EXMEMALU_Result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[22] <= EXMEMALU_Result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[23] <= EXMEMALU_Result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[24] <= EXMEMALU_Result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[25] <= EXMEMALU_Result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[26] <= EXMEMALU_Result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[27] <= EXMEMALU_Result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[28] <= EXMEMALU_Result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[29] <= EXMEMALU_Result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[30] <= EXMEMALU_Result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMALU_Result[31] <= EXMEMALU_Result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[0] <= EXMEMRegister_Rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[1] <= EXMEMRegister_Rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[2] <= EXMEMRegister_Rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[3] <= EXMEMRegister_Rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXMEMRegister_Rd[4] <= EXMEMRegister_Rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegWrite <= MEMWBRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[0] <= MEMWBRegister_Rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[1] <= MEMWBRegister_Rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[2] <= MEMWBRegister_Rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[3] <= MEMWBRegister_Rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRegister_Rd[4] <= MEMWBRegister_Rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[0] <= MEMWBRead_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[1] <= MEMWBRead_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[2] <= MEMWBRead_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[3] <= MEMWBRead_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[4] <= MEMWBRead_Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[5] <= MEMWBRead_Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[6] <= MEMWBRead_Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[7] <= MEMWBRead_Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[8] <= MEMWBRead_Data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[9] <= MEMWBRead_Data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[10] <= MEMWBRead_Data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[11] <= MEMWBRead_Data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[12] <= MEMWBRead_Data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[13] <= MEMWBRead_Data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[14] <= MEMWBRead_Data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[15] <= MEMWBRead_Data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[16] <= MEMWBRead_Data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[17] <= MEMWBRead_Data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[18] <= MEMWBRead_Data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[19] <= MEMWBRead_Data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[20] <= MEMWBRead_Data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[21] <= MEMWBRead_Data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[22] <= MEMWBRead_Data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[23] <= MEMWBRead_Data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[24] <= MEMWBRead_Data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[25] <= MEMWBRead_Data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[26] <= MEMWBRead_Data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[27] <= MEMWBRead_Data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[28] <= MEMWBRead_Data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[29] <= MEMWBRead_Data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[30] <= MEMWBRead_Data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWBRead_Data[31] <= MEMWBRead_Data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[0] <= IDEXRegister_Rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[1] <= IDEXRegister_Rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[2] <= IDEXRegister_Rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[3] <= IDEXRegister_Rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rs[4] <= IDEXRegister_Rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[0] <= IDEXRegister_Rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[1] <= IDEXRegister_Rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[2] <= IDEXRegister_Rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[3] <= IDEXRegister_Rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IDEXRegister_Rt[4] <= IDEXRegister_Rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => Zero_p~reg0.CLK
clock => ALU_Result_p[31]~reg0.CLK
clock => ALU_Result_p[30]~reg0.CLK
clock => ALU_Result_p[29]~reg0.CLK
clock => ALU_Result_p[28]~reg0.CLK
clock => ALU_Result_p[27]~reg0.CLK
clock => ALU_Result_p[26]~reg0.CLK
clock => ALU_Result_p[25]~reg0.CLK
clock => ALU_Result_p[24]~reg0.CLK
clock => ALU_Result_p[23]~reg0.CLK
clock => ALU_Result_p[22]~reg0.CLK
clock => ALU_Result_p[21]~reg0.CLK
clock => ALU_Result_p[20]~reg0.CLK
clock => ALU_Result_p[19]~reg0.CLK
clock => ALU_Result_p[18]~reg0.CLK
clock => ALU_Result_p[17]~reg0.CLK
clock => ALU_Result_p[16]~reg0.CLK
clock => ALU_Result_p[15]~reg0.CLK
clock => ALU_Result_p[14]~reg0.CLK
clock => ALU_Result_p[13]~reg0.CLK
clock => ALU_Result_p[12]~reg0.CLK
clock => ALU_Result_p[11]~reg0.CLK
clock => ALU_Result_p[10]~reg0.CLK
clock => ALU_Result_p[9]~reg0.CLK
clock => ALU_Result_p[8]~reg0.CLK
clock => ALU_Result_p[7]~reg0.CLK
clock => ALU_Result_p[6]~reg0.CLK
clock => ALU_Result_p[5]~reg0.CLK
clock => ALU_Result_p[4]~reg0.CLK
clock => ALU_Result_p[3]~reg0.CLK
clock => ALU_Result_p[2]~reg0.CLK
clock => ALU_Result_p[1]~reg0.CLK
clock => ALU_Result_p[0]~reg0.CLK
clock => Write_Address_p[4]~reg0.CLK
clock => Write_Address_p[3]~reg0.CLK
clock => Write_Address_p[2]~reg0.CLK
clock => Write_Address_p[1]~reg0.CLK
clock => Write_Address_p[0]~reg0.CLK
clock => MemtoReg_pp~reg0.CLK
clock => RegWrite_pp~reg0.CLK
clock => Read_Data_2_pp[31]~reg0.CLK
clock => Read_Data_2_pp[30]~reg0.CLK
clock => Read_Data_2_pp[29]~reg0.CLK
clock => Read_Data_2_pp[28]~reg0.CLK
clock => Read_Data_2_pp[27]~reg0.CLK
clock => Read_Data_2_pp[26]~reg0.CLK
clock => Read_Data_2_pp[25]~reg0.CLK
clock => Read_Data_2_pp[24]~reg0.CLK
clock => Read_Data_2_pp[23]~reg0.CLK
clock => Read_Data_2_pp[22]~reg0.CLK
clock => Read_Data_2_pp[21]~reg0.CLK
clock => Read_Data_2_pp[20]~reg0.CLK
clock => Read_Data_2_pp[19]~reg0.CLK
clock => Read_Data_2_pp[18]~reg0.CLK
clock => Read_Data_2_pp[17]~reg0.CLK
clock => Read_Data_2_pp[16]~reg0.CLK
clock => Read_Data_2_pp[15]~reg0.CLK
clock => Read_Data_2_pp[14]~reg0.CLK
clock => Read_Data_2_pp[13]~reg0.CLK
clock => Read_Data_2_pp[12]~reg0.CLK
clock => Read_Data_2_pp[11]~reg0.CLK
clock => Read_Data_2_pp[10]~reg0.CLK
clock => Read_Data_2_pp[9]~reg0.CLK
clock => Read_Data_2_pp[8]~reg0.CLK
clock => Read_Data_2_pp[7]~reg0.CLK
clock => Read_Data_2_pp[6]~reg0.CLK
clock => Read_Data_2_pp[5]~reg0.CLK
clock => Read_Data_2_pp[4]~reg0.CLK
clock => Read_Data_2_pp[3]~reg0.CLK
clock => Read_Data_2_pp[2]~reg0.CLK
clock => Read_Data_2_pp[1]~reg0.CLK
clock => Read_Data_2_pp[0]~reg0.CLK
clock => MemRead_pp~reg0.CLK
clock => MemWrite_pp~reg0.CLK
clock => ALU1[31]~reg0.CLK
clock => ALU1[30]~reg0.CLK
clock => ALU1[29]~reg0.CLK
clock => ALU1[28]~reg0.CLK
clock => ALU1[27]~reg0.CLK
clock => ALU1[26]~reg0.CLK
clock => ALU1[25]~reg0.CLK
clock => ALU1[24]~reg0.CLK
clock => ALU1[23]~reg0.CLK
clock => ALU1[22]~reg0.CLK
clock => ALU1[21]~reg0.CLK
clock => ALU1[20]~reg0.CLK
clock => ALU1[19]~reg0.CLK
clock => ALU1[18]~reg0.CLK
clock => ALU1[17]~reg0.CLK
clock => ALU1[16]~reg0.CLK
clock => ALU1[15]~reg0.CLK
clock => ALU1[14]~reg0.CLK
clock => ALU1[13]~reg0.CLK
clock => ALU1[12]~reg0.CLK
clock => ALU1[11]~reg0.CLK
clock => ALU1[10]~reg0.CLK
clock => ALU1[9]~reg0.CLK
clock => ALU1[8]~reg0.CLK
clock => ALU1[7]~reg0.CLK
clock => ALU1[6]~reg0.CLK
clock => ALU1[5]~reg0.CLK
clock => ALU1[4]~reg0.CLK
clock => ALU1[3]~reg0.CLK
clock => ALU1[2]~reg0.CLK
clock => ALU1[1]~reg0.CLK
clock => ALU1[0]~reg0.CLK
clock => ALU2[31]~reg0.CLK
clock => ALU2[30]~reg0.CLK
clock => ALU2[29]~reg0.CLK
clock => ALU2[28]~reg0.CLK
clock => ALU2[27]~reg0.CLK
clock => ALU2[26]~reg0.CLK
clock => ALU2[25]~reg0.CLK
clock => ALU2[24]~reg0.CLK
clock => ALU2[23]~reg0.CLK
clock => ALU2[22]~reg0.CLK
clock => ALU2[21]~reg0.CLK
clock => ALU2[20]~reg0.CLK
clock => ALU2[19]~reg0.CLK
clock => ALU2[18]~reg0.CLK
clock => ALU2[17]~reg0.CLK
clock => ALU2[16]~reg0.CLK
clock => ALU2[15]~reg0.CLK
clock => ALU2[14]~reg0.CLK
clock => ALU2[13]~reg0.CLK
clock => ALU2[12]~reg0.CLK
clock => ALU2[11]~reg0.CLK
clock => ALU2[10]~reg0.CLK
clock => ALU2[9]~reg0.CLK
clock => ALU2[8]~reg0.CLK
clock => ALU2[7]~reg0.CLK
clock => ALU2[6]~reg0.CLK
clock => ALU2[5]~reg0.CLK
clock => ALU2[4]~reg0.CLK
clock => ALU2[3]~reg0.CLK
clock => ALU2[2]~reg0.CLK
clock => ALU2[1]~reg0.CLK
clock => ALU2[0]~reg0.CLK
clock => forwardA[1]~reg0.CLK
clock => forwardA[0]~reg0.CLK
clock => forwardB[1]~reg0.CLK
clock => forwardB[0]~reg0.CLK
clock => EXMEMRegWrite~reg0.CLK
clock => EXMEMALU_Result[31]~reg0.CLK
clock => EXMEMALU_Result[30]~reg0.CLK
clock => EXMEMALU_Result[29]~reg0.CLK
clock => EXMEMALU_Result[28]~reg0.CLK
clock => EXMEMALU_Result[27]~reg0.CLK
clock => EXMEMALU_Result[26]~reg0.CLK
clock => EXMEMALU_Result[25]~reg0.CLK
clock => EXMEMALU_Result[24]~reg0.CLK
clock => EXMEMALU_Result[23]~reg0.CLK
clock => EXMEMALU_Result[22]~reg0.CLK
clock => EXMEMALU_Result[21]~reg0.CLK
clock => EXMEMALU_Result[20]~reg0.CLK
clock => EXMEMALU_Result[19]~reg0.CLK
clock => EXMEMALU_Result[18]~reg0.CLK
clock => EXMEMALU_Result[17]~reg0.CLK
clock => EXMEMALU_Result[16]~reg0.CLK
clock => EXMEMALU_Result[15]~reg0.CLK
clock => EXMEMALU_Result[14]~reg0.CLK
clock => EXMEMALU_Result[13]~reg0.CLK
clock => EXMEMALU_Result[12]~reg0.CLK
clock => EXMEMALU_Result[11]~reg0.CLK
clock => EXMEMALU_Result[10]~reg0.CLK
clock => EXMEMALU_Result[9]~reg0.CLK
clock => EXMEMALU_Result[8]~reg0.CLK
clock => EXMEMALU_Result[7]~reg0.CLK
clock => EXMEMALU_Result[6]~reg0.CLK
clock => EXMEMALU_Result[5]~reg0.CLK
clock => EXMEMALU_Result[4]~reg0.CLK
clock => EXMEMALU_Result[3]~reg0.CLK
clock => EXMEMALU_Result[2]~reg0.CLK
clock => EXMEMALU_Result[1]~reg0.CLK
clock => EXMEMALU_Result[0]~reg0.CLK
clock => EXMEMRegister_Rd[4]~reg0.CLK
clock => EXMEMRegister_Rd[3]~reg0.CLK
clock => EXMEMRegister_Rd[2]~reg0.CLK
clock => EXMEMRegister_Rd[1]~reg0.CLK
clock => EXMEMRegister_Rd[0]~reg0.CLK
clock => MEMWBRegWrite~reg0.CLK
clock => MEMWBRegister_Rd[4]~reg0.CLK
clock => MEMWBRegister_Rd[3]~reg0.CLK
clock => MEMWBRegister_Rd[2]~reg0.CLK
clock => MEMWBRegister_Rd[1]~reg0.CLK
clock => MEMWBRegister_Rd[0]~reg0.CLK
clock => MEMWBRead_Data[31]~reg0.CLK
clock => MEMWBRead_Data[30]~reg0.CLK
clock => MEMWBRead_Data[29]~reg0.CLK
clock => MEMWBRead_Data[28]~reg0.CLK
clock => MEMWBRead_Data[27]~reg0.CLK
clock => MEMWBRead_Data[26]~reg0.CLK
clock => MEMWBRead_Data[25]~reg0.CLK
clock => MEMWBRead_Data[24]~reg0.CLK
clock => MEMWBRead_Data[23]~reg0.CLK
clock => MEMWBRead_Data[22]~reg0.CLK
clock => MEMWBRead_Data[21]~reg0.CLK
clock => MEMWBRead_Data[20]~reg0.CLK
clock => MEMWBRead_Data[19]~reg0.CLK
clock => MEMWBRead_Data[18]~reg0.CLK
clock => MEMWBRead_Data[17]~reg0.CLK
clock => MEMWBRead_Data[16]~reg0.CLK
clock => MEMWBRead_Data[15]~reg0.CLK
clock => MEMWBRead_Data[14]~reg0.CLK
clock => MEMWBRead_Data[13]~reg0.CLK
clock => MEMWBRead_Data[12]~reg0.CLK
clock => MEMWBRead_Data[11]~reg0.CLK
clock => MEMWBRead_Data[10]~reg0.CLK
clock => MEMWBRead_Data[9]~reg0.CLK
clock => MEMWBRead_Data[8]~reg0.CLK
clock => MEMWBRead_Data[7]~reg0.CLK
clock => MEMWBRead_Data[6]~reg0.CLK
clock => MEMWBRead_Data[5]~reg0.CLK
clock => MEMWBRead_Data[4]~reg0.CLK
clock => MEMWBRead_Data[3]~reg0.CLK
clock => MEMWBRead_Data[2]~reg0.CLK
clock => MEMWBRead_Data[1]~reg0.CLK
clock => MEMWBRead_Data[0]~reg0.CLK
clock => IDEXRegister_Rs[4]~reg0.CLK
clock => IDEXRegister_Rs[3]~reg0.CLK
clock => IDEXRegister_Rs[2]~reg0.CLK
clock => IDEXRegister_Rs[1]~reg0.CLK
clock => IDEXRegister_Rs[0]~reg0.CLK
clock => IDEXRegister_Rt[4]~reg0.CLK
clock => IDEXRegister_Rt[3]~reg0.CLK
clock => IDEXRegister_Rt[2]~reg0.CLK
clock => IDEXRegister_Rt[1]~reg0.CLK
clock => IDEXRegister_Rt[0]~reg0.CLK
reset => MemWrite_pp~0.OUTPUTSELECT
reset => MemRead_pp~0.OUTPUTSELECT
reset => Read_Data_2_pp~31.OUTPUTSELECT
reset => Read_Data_2_pp~30.OUTPUTSELECT
reset => Read_Data_2_pp~29.OUTPUTSELECT
reset => Read_Data_2_pp~28.OUTPUTSELECT
reset => Read_Data_2_pp~27.OUTPUTSELECT
reset => Read_Data_2_pp~26.OUTPUTSELECT
reset => Read_Data_2_pp~25.OUTPUTSELECT
reset => Read_Data_2_pp~24.OUTPUTSELECT
reset => Read_Data_2_pp~23.OUTPUTSELECT
reset => Read_Data_2_pp~22.OUTPUTSELECT
reset => Read_Data_2_pp~21.OUTPUTSELECT
reset => Read_Data_2_pp~20.OUTPUTSELECT
reset => Read_Data_2_pp~19.OUTPUTSELECT
reset => Read_Data_2_pp~18.OUTPUTSELECT
reset => Read_Data_2_pp~17.OUTPUTSELECT
reset => Read_Data_2_pp~16.OUTPUTSELECT
reset => Read_Data_2_pp~15.OUTPUTSELECT
reset => Read_Data_2_pp~14.OUTPUTSELECT
reset => Read_Data_2_pp~13.OUTPUTSELECT
reset => Read_Data_2_pp~12.OUTPUTSELECT
reset => Read_Data_2_pp~11.OUTPUTSELECT
reset => Read_Data_2_pp~10.OUTPUTSELECT
reset => Read_Data_2_pp~9.OUTPUTSELECT
reset => Read_Data_2_pp~8.OUTPUTSELECT
reset => Read_Data_2_pp~7.OUTPUTSELECT
reset => Read_Data_2_pp~6.OUTPUTSELECT
reset => Read_Data_2_pp~5.OUTPUTSELECT
reset => Read_Data_2_pp~4.OUTPUTSELECT
reset => Read_Data_2_pp~3.OUTPUTSELECT
reset => Read_Data_2_pp~2.OUTPUTSELECT
reset => Read_Data_2_pp~1.OUTPUTSELECT
reset => Read_Data_2_pp~0.OUTPUTSELECT
reset => RegWrite_pp~0.OUTPUTSELECT
reset => MemtoReg_pp~0.OUTPUTSELECT
reset => Write_Address_p~4.OUTPUTSELECT
reset => Write_Address_p~3.OUTPUTSELECT
reset => Write_Address_p~2.OUTPUTSELECT
reset => Write_Address_p~1.OUTPUTSELECT
reset => Write_Address_p~0.OUTPUTSELECT
reset => ALU_Result_p~31.OUTPUTSELECT
reset => ALU_Result_p~30.OUTPUTSELECT
reset => ALU_Result_p~29.OUTPUTSELECT
reset => ALU_Result_p~28.OUTPUTSELECT
reset => ALU_Result_p~27.OUTPUTSELECT
reset => ALU_Result_p~26.OUTPUTSELECT
reset => ALU_Result_p~25.OUTPUTSELECT
reset => ALU_Result_p~24.OUTPUTSELECT
reset => ALU_Result_p~23.OUTPUTSELECT
reset => ALU_Result_p~22.OUTPUTSELECT
reset => ALU_Result_p~21.OUTPUTSELECT
reset => ALU_Result_p~20.OUTPUTSELECT
reset => ALU_Result_p~19.OUTPUTSELECT
reset => ALU_Result_p~18.OUTPUTSELECT
reset => ALU_Result_p~17.OUTPUTSELECT
reset => ALU_Result_p~16.OUTPUTSELECT
reset => ALU_Result_p~15.OUTPUTSELECT
reset => ALU_Result_p~14.OUTPUTSELECT
reset => ALU_Result_p~13.OUTPUTSELECT
reset => ALU_Result_p~12.OUTPUTSELECT
reset => ALU_Result_p~11.OUTPUTSELECT
reset => ALU_Result_p~10.OUTPUTSELECT
reset => ALU_Result_p~9.OUTPUTSELECT
reset => ALU_Result_p~8.OUTPUTSELECT
reset => ALU_Result_p~7.OUTPUTSELECT
reset => ALU_Result_p~6.OUTPUTSELECT
reset => ALU_Result_p~5.OUTPUTSELECT
reset => ALU_Result_p~4.OUTPUTSELECT
reset => ALU_Result_p~3.OUTPUTSELECT
reset => ALU_Result_p~2.OUTPUTSELECT
reset => ALU_Result_p~1.OUTPUTSELECT
reset => ALU_Result_p~0.OUTPUTSELECT
reset => Zero_p~0.OUTPUTSELECT
reset => IDEXRegister_Rs[4]~reg0.ENA
reset => IDEXRegister_Rs[3]~reg0.ENA
reset => IDEXRegister_Rs[2]~reg0.ENA
reset => IDEXRegister_Rs[1]~reg0.ENA
reset => IDEXRegister_Rs[0]~reg0.ENA
reset => IDEXRegister_Rt[4]~reg0.ENA
reset => IDEXRegister_Rt[3]~reg0.ENA
reset => IDEXRegister_Rt[2]~reg0.ENA
reset => IDEXRegister_Rt[1]~reg0.ENA
reset => IDEXRegister_Rt[0]~reg0.ENA
reset => MEMWBRead_Data[0]~reg0.ENA
reset => MEMWBRead_Data[1]~reg0.ENA
reset => MEMWBRead_Data[2]~reg0.ENA
reset => MEMWBRead_Data[3]~reg0.ENA
reset => MEMWBRead_Data[4]~reg0.ENA
reset => MEMWBRead_Data[5]~reg0.ENA
reset => MEMWBRead_Data[6]~reg0.ENA
reset => MEMWBRead_Data[7]~reg0.ENA
reset => MEMWBRead_Data[8]~reg0.ENA
reset => MEMWBRead_Data[9]~reg0.ENA
reset => MEMWBRead_Data[10]~reg0.ENA
reset => MEMWBRead_Data[11]~reg0.ENA
reset => MEMWBRead_Data[12]~reg0.ENA
reset => MEMWBRead_Data[13]~reg0.ENA
reset => MEMWBRead_Data[14]~reg0.ENA
reset => MEMWBRead_Data[15]~reg0.ENA
reset => MEMWBRead_Data[16]~reg0.ENA
reset => MEMWBRead_Data[17]~reg0.ENA
reset => MEMWBRead_Data[18]~reg0.ENA
reset => MEMWBRead_Data[19]~reg0.ENA
reset => MEMWBRead_Data[20]~reg0.ENA
reset => MEMWBRead_Data[21]~reg0.ENA
reset => MEMWBRead_Data[22]~reg0.ENA
reset => MEMWBRead_Data[23]~reg0.ENA
reset => MEMWBRead_Data[24]~reg0.ENA
reset => MEMWBRead_Data[25]~reg0.ENA
reset => MEMWBRead_Data[26]~reg0.ENA
reset => MEMWBRead_Data[27]~reg0.ENA
reset => MEMWBRead_Data[28]~reg0.ENA
reset => MEMWBRead_Data[29]~reg0.ENA
reset => MEMWBRead_Data[30]~reg0.ENA
reset => MEMWBRead_Data[31]~reg0.ENA
reset => MEMWBRegister_Rd[0]~reg0.ENA
reset => MEMWBRegister_Rd[1]~reg0.ENA
reset => MEMWBRegister_Rd[2]~reg0.ENA
reset => MEMWBRegister_Rd[3]~reg0.ENA
reset => MEMWBRegister_Rd[4]~reg0.ENA
reset => MEMWBRegWrite~reg0.ENA
reset => EXMEMRegister_Rd[0]~reg0.ENA
reset => EXMEMRegister_Rd[1]~reg0.ENA
reset => EXMEMRegister_Rd[2]~reg0.ENA
reset => EXMEMRegister_Rd[3]~reg0.ENA
reset => EXMEMRegister_Rd[4]~reg0.ENA
reset => EXMEMALU_Result[0]~reg0.ENA
reset => EXMEMALU_Result[1]~reg0.ENA
reset => EXMEMALU_Result[2]~reg0.ENA
reset => EXMEMALU_Result[3]~reg0.ENA
reset => EXMEMALU_Result[4]~reg0.ENA
reset => EXMEMALU_Result[5]~reg0.ENA
reset => EXMEMALU_Result[6]~reg0.ENA
reset => EXMEMALU_Result[7]~reg0.ENA
reset => EXMEMALU_Result[8]~reg0.ENA
reset => EXMEMALU_Result[9]~reg0.ENA
reset => EXMEMALU_Result[10]~reg0.ENA
reset => EXMEMALU_Result[11]~reg0.ENA
reset => EXMEMALU_Result[12]~reg0.ENA
reset => EXMEMALU_Result[13]~reg0.ENA
reset => EXMEMALU_Result[14]~reg0.ENA
reset => EXMEMALU_Result[15]~reg0.ENA
reset => EXMEMALU_Result[16]~reg0.ENA
reset => EXMEMALU_Result[17]~reg0.ENA
reset => EXMEMALU_Result[18]~reg0.ENA
reset => EXMEMALU_Result[19]~reg0.ENA
reset => EXMEMALU_Result[20]~reg0.ENA
reset => EXMEMALU_Result[21]~reg0.ENA
reset => EXMEMALU_Result[22]~reg0.ENA
reset => EXMEMALU_Result[23]~reg0.ENA
reset => EXMEMALU_Result[24]~reg0.ENA
reset => EXMEMALU_Result[25]~reg0.ENA
reset => EXMEMALU_Result[26]~reg0.ENA
reset => EXMEMALU_Result[27]~reg0.ENA
reset => EXMEMALU_Result[28]~reg0.ENA
reset => EXMEMALU_Result[29]~reg0.ENA
reset => EXMEMALU_Result[30]~reg0.ENA
reset => EXMEMALU_Result[31]~reg0.ENA
reset => EXMEMRegWrite~reg0.ENA
reset => forwardB[0]~reg0.ENA
reset => forwardB[1]~reg0.ENA
reset => forwardA[0]~reg0.ENA
reset => forwardA[1]~reg0.ENA
reset => ALU2[0]~reg0.ENA
reset => ALU2[1]~reg0.ENA
reset => ALU2[2]~reg0.ENA
reset => ALU2[3]~reg0.ENA
reset => ALU2[4]~reg0.ENA
reset => ALU2[5]~reg0.ENA
reset => ALU2[6]~reg0.ENA
reset => ALU2[7]~reg0.ENA
reset => ALU2[8]~reg0.ENA
reset => ALU2[9]~reg0.ENA
reset => ALU2[10]~reg0.ENA
reset => ALU2[11]~reg0.ENA
reset => ALU2[12]~reg0.ENA
reset => ALU2[13]~reg0.ENA
reset => ALU2[14]~reg0.ENA
reset => ALU2[15]~reg0.ENA
reset => ALU2[16]~reg0.ENA
reset => ALU2[17]~reg0.ENA
reset => ALU2[18]~reg0.ENA
reset => ALU2[19]~reg0.ENA
reset => ALU2[20]~reg0.ENA
reset => ALU2[21]~reg0.ENA
reset => ALU2[22]~reg0.ENA
reset => ALU2[23]~reg0.ENA
reset => ALU2[24]~reg0.ENA
reset => ALU2[25]~reg0.ENA
reset => ALU2[26]~reg0.ENA
reset => ALU2[27]~reg0.ENA
reset => ALU2[28]~reg0.ENA
reset => ALU2[29]~reg0.ENA
reset => ALU2[30]~reg0.ENA
reset => ALU2[31]~reg0.ENA
reset => ALU1[0]~reg0.ENA
reset => ALU1[1]~reg0.ENA
reset => ALU1[2]~reg0.ENA
reset => ALU1[3]~reg0.ENA
reset => ALU1[4]~reg0.ENA
reset => ALU1[5]~reg0.ENA
reset => ALU1[6]~reg0.ENA
reset => ALU1[7]~reg0.ENA
reset => ALU1[8]~reg0.ENA
reset => ALU1[9]~reg0.ENA
reset => ALU1[10]~reg0.ENA
reset => ALU1[11]~reg0.ENA
reset => ALU1[12]~reg0.ENA
reset => ALU1[13]~reg0.ENA
reset => ALU1[14]~reg0.ENA
reset => ALU1[15]~reg0.ENA
reset => ALU1[16]~reg0.ENA
reset => ALU1[17]~reg0.ENA
reset => ALU1[18]~reg0.ENA
reset => ALU1[19]~reg0.ENA
reset => ALU1[20]~reg0.ENA
reset => ALU1[21]~reg0.ENA
reset => ALU1[22]~reg0.ENA
reset => ALU1[23]~reg0.ENA
reset => ALU1[24]~reg0.ENA
reset => ALU1[25]~reg0.ENA
reset => ALU1[26]~reg0.ENA
reset => ALU1[27]~reg0.ENA
reset => ALU1[28]~reg0.ENA
reset => ALU1[29]~reg0.ENA
reset => ALU1[30]~reg0.ENA
reset => ALU1[31]~reg0.ENA


|Video_MIPS|datamemory:MEM
Read_Data_p[0] <= Read_Data_p[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[1] <= Read_Data_p[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[2] <= Read_Data_p[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[3] <= Read_Data_p[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[4] <= Read_Data_p[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[5] <= Read_Data_p[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[6] <= Read_Data_p[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[7] <= Read_Data_p[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[8] <= Read_Data_p[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[9] <= Read_Data_p[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[10] <= Read_Data_p[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[11] <= Read_Data_p[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[12] <= Read_Data_p[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[13] <= Read_Data_p[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[14] <= Read_Data_p[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[15] <= Read_Data_p[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[16] <= Read_Data_p[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[17] <= Read_Data_p[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[18] <= Read_Data_p[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[19] <= Read_Data_p[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[20] <= Read_Data_p[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[21] <= Read_Data_p[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[22] <= Read_Data_p[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[23] <= Read_Data_p[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[24] <= Read_Data_p[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[25] <= Read_Data_p[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[26] <= Read_Data_p[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[27] <= Read_Data_p[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[28] <= Read_Data_p[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[29] <= Read_Data_p[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[30] <= Read_Data_p[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_p[31] <= Read_Data_p[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] => altsyncram:datamemory.address_a[0]
Address[1] => altsyncram:datamemory.address_a[1]
Address[2] => altsyncram:datamemory.address_a[2]
Address[3] => altsyncram:datamemory.address_a[3]
Address[4] => altsyncram:datamemory.address_a[4]
Address[5] => altsyncram:datamemory.address_a[5]
Address[6] => altsyncram:datamemory.address_a[6]
Address[7] => altsyncram:datamemory.address_a[7]
Write_Data[0] => altsyncram:datamemory.data_a[0]
Write_Data[0] => Read_Data_2_ppp~31.DATAA
Write_Data[1] => altsyncram:datamemory.data_a[1]
Write_Data[1] => Read_Data_2_ppp~30.DATAA
Write_Data[2] => altsyncram:datamemory.data_a[2]
Write_Data[2] => Read_Data_2_ppp~29.DATAA
Write_Data[3] => altsyncram:datamemory.data_a[3]
Write_Data[3] => Read_Data_2_ppp~28.DATAA
Write_Data[4] => altsyncram:datamemory.data_a[4]
Write_Data[4] => Read_Data_2_ppp~27.DATAA
Write_Data[5] => altsyncram:datamemory.data_a[5]
Write_Data[5] => Read_Data_2_ppp~26.DATAA
Write_Data[6] => altsyncram:datamemory.data_a[6]
Write_Data[6] => Read_Data_2_ppp~25.DATAA
Write_Data[7] => altsyncram:datamemory.data_a[7]
Write_Data[7] => Read_Data_2_ppp~24.DATAA
Write_Data[8] => altsyncram:datamemory.data_a[8]
Write_Data[8] => Read_Data_2_ppp~23.DATAA
Write_Data[9] => altsyncram:datamemory.data_a[9]
Write_Data[9] => Read_Data_2_ppp~22.DATAA
Write_Data[10] => altsyncram:datamemory.data_a[10]
Write_Data[10] => Read_Data_2_ppp~21.DATAA
Write_Data[11] => altsyncram:datamemory.data_a[11]
Write_Data[11] => Read_Data_2_ppp~20.DATAA
Write_Data[12] => altsyncram:datamemory.data_a[12]
Write_Data[12] => Read_Data_2_ppp~19.DATAA
Write_Data[13] => altsyncram:datamemory.data_a[13]
Write_Data[13] => Read_Data_2_ppp~18.DATAA
Write_Data[14] => altsyncram:datamemory.data_a[14]
Write_Data[14] => Read_Data_2_ppp~17.DATAA
Write_Data[15] => altsyncram:datamemory.data_a[15]
Write_Data[15] => Read_Data_2_ppp~16.DATAA
Write_Data[16] => altsyncram:datamemory.data_a[16]
Write_Data[16] => Read_Data_2_ppp~15.DATAA
Write_Data[17] => altsyncram:datamemory.data_a[17]
Write_Data[17] => Read_Data_2_ppp~14.DATAA
Write_Data[18] => altsyncram:datamemory.data_a[18]
Write_Data[18] => Read_Data_2_ppp~13.DATAA
Write_Data[19] => altsyncram:datamemory.data_a[19]
Write_Data[19] => Read_Data_2_ppp~12.DATAA
Write_Data[20] => altsyncram:datamemory.data_a[20]
Write_Data[20] => Read_Data_2_ppp~11.DATAA
Write_Data[21] => altsyncram:datamemory.data_a[21]
Write_Data[21] => Read_Data_2_ppp~10.DATAA
Write_Data[22] => altsyncram:datamemory.data_a[22]
Write_Data[22] => Read_Data_2_ppp~9.DATAA
Write_Data[23] => altsyncram:datamemory.data_a[23]
Write_Data[23] => Read_Data_2_ppp~8.DATAA
Write_Data[24] => altsyncram:datamemory.data_a[24]
Write_Data[24] => Read_Data_2_ppp~7.DATAA
Write_Data[25] => altsyncram:datamemory.data_a[25]
Write_Data[25] => Read_Data_2_ppp~6.DATAA
Write_Data[26] => altsyncram:datamemory.data_a[26]
Write_Data[26] => Read_Data_2_ppp~5.DATAA
Write_Data[27] => altsyncram:datamemory.data_a[27]
Write_Data[27] => Read_Data_2_ppp~4.DATAA
Write_Data[28] => altsyncram:datamemory.data_a[28]
Write_Data[28] => Read_Data_2_ppp~3.DATAA
Write_Data[29] => altsyncram:datamemory.data_a[29]
Write_Data[29] => Read_Data_2_ppp~2.DATAA
Write_Data[30] => altsyncram:datamemory.data_a[30]
Write_Data[30] => Read_Data_2_ppp~1.DATAA
Write_Data[31] => altsyncram:datamemory.data_a[31]
Write_Data[31] => Read_Data_2_ppp~0.DATAA
Read_Data_2_ppp[0] <= Read_Data_2_ppp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[1] <= Read_Data_2_ppp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[2] <= Read_Data_2_ppp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[3] <= Read_Data_2_ppp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[4] <= Read_Data_2_ppp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[5] <= Read_Data_2_ppp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[6] <= Read_Data_2_ppp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[7] <= Read_Data_2_ppp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[8] <= Read_Data_2_ppp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[9] <= Read_Data_2_ppp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[10] <= Read_Data_2_ppp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[11] <= Read_Data_2_ppp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[12] <= Read_Data_2_ppp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[13] <= Read_Data_2_ppp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[14] <= Read_Data_2_ppp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[15] <= Read_Data_2_ppp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[16] <= Read_Data_2_ppp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[17] <= Read_Data_2_ppp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[18] <= Read_Data_2_ppp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[19] <= Read_Data_2_ppp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[20] <= Read_Data_2_ppp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[21] <= Read_Data_2_ppp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[22] <= Read_Data_2_ppp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[23] <= Read_Data_2_ppp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[24] <= Read_Data_2_ppp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[25] <= Read_Data_2_ppp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[26] <= Read_Data_2_ppp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[27] <= Read_Data_2_ppp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[28] <= Read_Data_2_ppp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[29] <= Read_Data_2_ppp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[30] <= Read_Data_2_ppp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2_ppp[31] <= Read_Data_2_ppp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_pp => MemRead_ppp~0.DATAA
MemRead_ppp <= MemRead_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_pp => altsyncram:datamemory.wren_a
MemWrite_pp => MemWrite_ppp~0.DATAA
MemWrite_ppp <= MemWrite_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_pp => MemtoReg_ppp~0.DATAA
MemtoReg_pp => Reg_WriteData~31.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~30.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~29.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~28.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~27.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~26.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~25.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~24.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~23.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~22.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~21.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~20.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~19.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~18.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~17.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~16.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~15.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~14.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~13.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~12.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~11.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~10.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~9.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~8.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~7.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~6.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~5.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~4.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~3.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~2.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~1.OUTPUTSELECT
MemtoReg_pp => Reg_WriteData~0.OUTPUTSELECT
MemtoReg_ppp <= MemtoReg_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_pp => RegWrite_ppp~0.DATAA
RegWrite_ppp <= RegWrite_ppp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_p[0] => ALU_Result_pp~31.DATAA
ALU_Result_p[0] => Reg_WriteData~31.DATAA
ALU_Result_p[1] => ALU_Result_pp~30.DATAA
ALU_Result_p[1] => Reg_WriteData~30.DATAA
ALU_Result_p[2] => ALU_Result_pp~29.DATAA
ALU_Result_p[2] => Reg_WriteData~29.DATAA
ALU_Result_p[3] => ALU_Result_pp~28.DATAA
ALU_Result_p[3] => Reg_WriteData~28.DATAA
ALU_Result_p[4] => ALU_Result_pp~27.DATAA
ALU_Result_p[4] => Reg_WriteData~27.DATAA
ALU_Result_p[5] => ALU_Result_pp~26.DATAA
ALU_Result_p[5] => Reg_WriteData~26.DATAA
ALU_Result_p[6] => ALU_Result_pp~25.DATAA
ALU_Result_p[6] => Reg_WriteData~25.DATAA
ALU_Result_p[7] => ALU_Result_pp~24.DATAA
ALU_Result_p[7] => Reg_WriteData~24.DATAA
ALU_Result_p[8] => ALU_Result_pp~23.DATAA
ALU_Result_p[8] => Reg_WriteData~23.DATAA
ALU_Result_p[9] => ALU_Result_pp~22.DATAA
ALU_Result_p[9] => Reg_WriteData~22.DATAA
ALU_Result_p[10] => ALU_Result_pp~21.DATAA
ALU_Result_p[10] => Reg_WriteData~21.DATAA
ALU_Result_p[11] => ALU_Result_pp~20.DATAA
ALU_Result_p[11] => Reg_WriteData~20.DATAA
ALU_Result_p[12] => ALU_Result_pp~19.DATAA
ALU_Result_p[12] => Reg_WriteData~19.DATAA
ALU_Result_p[13] => ALU_Result_pp~18.DATAA
ALU_Result_p[13] => Reg_WriteData~18.DATAA
ALU_Result_p[14] => ALU_Result_pp~17.DATAA
ALU_Result_p[14] => Reg_WriteData~17.DATAA
ALU_Result_p[15] => ALU_Result_pp~16.DATAA
ALU_Result_p[15] => Reg_WriteData~16.DATAA
ALU_Result_p[16] => ALU_Result_pp~15.DATAA
ALU_Result_p[16] => Reg_WriteData~15.DATAA
ALU_Result_p[17] => ALU_Result_pp~14.DATAA
ALU_Result_p[17] => Reg_WriteData~14.DATAA
ALU_Result_p[18] => ALU_Result_pp~13.DATAA
ALU_Result_p[18] => Reg_WriteData~13.DATAA
ALU_Result_p[19] => ALU_Result_pp~12.DATAA
ALU_Result_p[19] => Reg_WriteData~12.DATAA
ALU_Result_p[20] => ALU_Result_pp~11.DATAA
ALU_Result_p[20] => Reg_WriteData~11.DATAA
ALU_Result_p[21] => ALU_Result_pp~10.DATAA
ALU_Result_p[21] => Reg_WriteData~10.DATAA
ALU_Result_p[22] => ALU_Result_pp~9.DATAA
ALU_Result_p[22] => Reg_WriteData~9.DATAA
ALU_Result_p[23] => ALU_Result_pp~8.DATAA
ALU_Result_p[23] => Reg_WriteData~8.DATAA
ALU_Result_p[24] => ALU_Result_pp~7.DATAA
ALU_Result_p[24] => Reg_WriteData~7.DATAA
ALU_Result_p[25] => ALU_Result_pp~6.DATAA
ALU_Result_p[25] => Reg_WriteData~6.DATAA
ALU_Result_p[26] => ALU_Result_pp~5.DATAA
ALU_Result_p[26] => Reg_WriteData~5.DATAA
ALU_Result_p[27] => ALU_Result_pp~4.DATAA
ALU_Result_p[27] => Reg_WriteData~4.DATAA
ALU_Result_p[28] => ALU_Result_pp~3.DATAA
ALU_Result_p[28] => Reg_WriteData~3.DATAA
ALU_Result_p[29] => ALU_Result_pp~2.DATAA
ALU_Result_p[29] => Reg_WriteData~2.DATAA
ALU_Result_p[30] => ALU_Result_pp~1.DATAA
ALU_Result_p[30] => Reg_WriteData~1.DATAA
ALU_Result_p[31] => ALU_Result_pp~0.DATAA
ALU_Result_p[31] => Reg_WriteData~0.DATAA
ALU_Result_pp[0] <= ALU_Result_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[1] <= ALU_Result_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[2] <= ALU_Result_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[3] <= ALU_Result_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[4] <= ALU_Result_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[5] <= ALU_Result_pp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[6] <= ALU_Result_pp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[7] <= ALU_Result_pp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[8] <= ALU_Result_pp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[9] <= ALU_Result_pp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[10] <= ALU_Result_pp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[11] <= ALU_Result_pp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[12] <= ALU_Result_pp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[13] <= ALU_Result_pp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[14] <= ALU_Result_pp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[15] <= ALU_Result_pp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[16] <= ALU_Result_pp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[17] <= ALU_Result_pp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[18] <= ALU_Result_pp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[19] <= ALU_Result_pp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[20] <= ALU_Result_pp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[21] <= ALU_Result_pp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[22] <= ALU_Result_pp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[23] <= ALU_Result_pp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[24] <= ALU_Result_pp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[25] <= ALU_Result_pp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[26] <= ALU_Result_pp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[27] <= ALU_Result_pp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[28] <= ALU_Result_pp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[29] <= ALU_Result_pp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[30] <= ALU_Result_pp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result_pp[31] <= ALU_Result_pp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_p[0] => Write_Address_pp~4.DATAA
Write_Address_p[1] => Write_Address_pp~3.DATAA
Write_Address_p[2] => Write_Address_pp~2.DATAA
Write_Address_p[3] => Write_Address_pp~1.DATAA
Write_Address_p[4] => Write_Address_pp~0.DATAA
Write_Address_pp[0] <= Write_Address_pp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[1] <= Write_Address_pp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[2] <= Write_Address_pp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[3] <= Write_Address_pp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write_Address_pp[4] <= Write_Address_pp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[0] <= Reg_WriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[1] <= Reg_WriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[2] <= Reg_WriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[3] <= Reg_WriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[4] <= Reg_WriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[5] <= Reg_WriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[6] <= Reg_WriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[7] <= Reg_WriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[8] <= Reg_WriteData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[9] <= Reg_WriteData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[10] <= Reg_WriteData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[11] <= Reg_WriteData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[12] <= Reg_WriteData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[13] <= Reg_WriteData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[14] <= Reg_WriteData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[15] <= Reg_WriteData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[16] <= Reg_WriteData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[17] <= Reg_WriteData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[18] <= Reg_WriteData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[19] <= Reg_WriteData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[20] <= Reg_WriteData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[21] <= Reg_WriteData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[22] <= Reg_WriteData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[23] <= Reg_WriteData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[24] <= Reg_WriteData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[25] <= Reg_WriteData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[26] <= Reg_WriteData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[27] <= Reg_WriteData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[28] <= Reg_WriteData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[29] <= Reg_WriteData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[30] <= Reg_WriteData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_WriteData[31] <= Reg_WriteData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => Read_Data_p[31]~reg0.CLK
clock => Read_Data_p[30]~reg0.CLK
clock => Read_Data_p[29]~reg0.CLK
clock => Read_Data_p[28]~reg0.CLK
clock => Read_Data_p[27]~reg0.CLK
clock => Read_Data_p[26]~reg0.CLK
clock => Read_Data_p[25]~reg0.CLK
clock => Read_Data_p[24]~reg0.CLK
clock => Read_Data_p[23]~reg0.CLK
clock => Read_Data_p[22]~reg0.CLK
clock => Read_Data_p[21]~reg0.CLK
clock => Read_Data_p[20]~reg0.CLK
clock => Read_Data_p[19]~reg0.CLK
clock => Read_Data_p[18]~reg0.CLK
clock => Read_Data_p[17]~reg0.CLK
clock => Read_Data_p[16]~reg0.CLK
clock => Read_Data_p[15]~reg0.CLK
clock => Read_Data_p[14]~reg0.CLK
clock => Read_Data_p[13]~reg0.CLK
clock => Read_Data_p[12]~reg0.CLK
clock => Read_Data_p[11]~reg0.CLK
clock => Read_Data_p[10]~reg0.CLK
clock => Read_Data_p[9]~reg0.CLK
clock => Read_Data_p[8]~reg0.CLK
clock => Read_Data_p[7]~reg0.CLK
clock => Read_Data_p[6]~reg0.CLK
clock => Read_Data_p[5]~reg0.CLK
clock => Read_Data_p[4]~reg0.CLK
clock => Read_Data_p[3]~reg0.CLK
clock => Read_Data_p[2]~reg0.CLK
clock => Read_Data_p[1]~reg0.CLK
clock => Read_Data_p[0]~reg0.CLK
clock => MemtoReg_ppp~reg0.CLK
clock => RegWrite_ppp~reg0.CLK
clock => ALU_Result_pp[31]~reg0.CLK
clock => ALU_Result_pp[30]~reg0.CLK
clock => ALU_Result_pp[29]~reg0.CLK
clock => ALU_Result_pp[28]~reg0.CLK
clock => ALU_Result_pp[27]~reg0.CLK
clock => ALU_Result_pp[26]~reg0.CLK
clock => ALU_Result_pp[25]~reg0.CLK
clock => ALU_Result_pp[24]~reg0.CLK
clock => ALU_Result_pp[23]~reg0.CLK
clock => ALU_Result_pp[22]~reg0.CLK
clock => ALU_Result_pp[21]~reg0.CLK
clock => ALU_Result_pp[20]~reg0.CLK
clock => ALU_Result_pp[19]~reg0.CLK
clock => ALU_Result_pp[18]~reg0.CLK
clock => ALU_Result_pp[17]~reg0.CLK
clock => ALU_Result_pp[16]~reg0.CLK
clock => ALU_Result_pp[15]~reg0.CLK
clock => ALU_Result_pp[14]~reg0.CLK
clock => ALU_Result_pp[13]~reg0.CLK
clock => ALU_Result_pp[12]~reg0.CLK
clock => ALU_Result_pp[11]~reg0.CLK
clock => ALU_Result_pp[10]~reg0.CLK
clock => ALU_Result_pp[9]~reg0.CLK
clock => ALU_Result_pp[8]~reg0.CLK
clock => ALU_Result_pp[7]~reg0.CLK
clock => ALU_Result_pp[6]~reg0.CLK
clock => ALU_Result_pp[5]~reg0.CLK
clock => ALU_Result_pp[4]~reg0.CLK
clock => ALU_Result_pp[3]~reg0.CLK
clock => ALU_Result_pp[2]~reg0.CLK
clock => ALU_Result_pp[1]~reg0.CLK
clock => ALU_Result_pp[0]~reg0.CLK
clock => Write_Address_pp[4]~reg0.CLK
clock => Write_Address_pp[3]~reg0.CLK
clock => Write_Address_pp[2]~reg0.CLK
clock => Write_Address_pp[1]~reg0.CLK
clock => Write_Address_pp[0]~reg0.CLK
clock => MemRead_ppp~reg0.CLK
clock => MemWrite_ppp~reg0.CLK
clock => Read_Data_2_ppp[31]~reg0.CLK
clock => Read_Data_2_ppp[30]~reg0.CLK
clock => Read_Data_2_ppp[29]~reg0.CLK
clock => Read_Data_2_ppp[28]~reg0.CLK
clock => Read_Data_2_ppp[27]~reg0.CLK
clock => Read_Data_2_ppp[26]~reg0.CLK
clock => Read_Data_2_ppp[25]~reg0.CLK
clock => Read_Data_2_ppp[24]~reg0.CLK
clock => Read_Data_2_ppp[23]~reg0.CLK
clock => Read_Data_2_ppp[22]~reg0.CLK
clock => Read_Data_2_ppp[21]~reg0.CLK
clock => Read_Data_2_ppp[20]~reg0.CLK
clock => Read_Data_2_ppp[19]~reg0.CLK
clock => Read_Data_2_ppp[18]~reg0.CLK
clock => Read_Data_2_ppp[17]~reg0.CLK
clock => Read_Data_2_ppp[16]~reg0.CLK
clock => Read_Data_2_ppp[15]~reg0.CLK
clock => Read_Data_2_ppp[14]~reg0.CLK
clock => Read_Data_2_ppp[13]~reg0.CLK
clock => Read_Data_2_ppp[12]~reg0.CLK
clock => Read_Data_2_ppp[11]~reg0.CLK
clock => Read_Data_2_ppp[10]~reg0.CLK
clock => Read_Data_2_ppp[9]~reg0.CLK
clock => Read_Data_2_ppp[8]~reg0.CLK
clock => Read_Data_2_ppp[7]~reg0.CLK
clock => Read_Data_2_ppp[6]~reg0.CLK
clock => Read_Data_2_ppp[5]~reg0.CLK
clock => Read_Data_2_ppp[4]~reg0.CLK
clock => Read_Data_2_ppp[3]~reg0.CLK
clock => Read_Data_2_ppp[2]~reg0.CLK
clock => Read_Data_2_ppp[1]~reg0.CLK
clock => Read_Data_2_ppp[0]~reg0.CLK
clock => Reg_WriteData[31]~reg0.CLK
clock => Reg_WriteData[30]~reg0.CLK
clock => Reg_WriteData[29]~reg0.CLK
clock => Reg_WriteData[28]~reg0.CLK
clock => Reg_WriteData[27]~reg0.CLK
clock => Reg_WriteData[26]~reg0.CLK
clock => Reg_WriteData[25]~reg0.CLK
clock => Reg_WriteData[24]~reg0.CLK
clock => Reg_WriteData[23]~reg0.CLK
clock => Reg_WriteData[22]~reg0.CLK
clock => Reg_WriteData[21]~reg0.CLK
clock => Reg_WriteData[20]~reg0.CLK
clock => Reg_WriteData[19]~reg0.CLK
clock => Reg_WriteData[18]~reg0.CLK
clock => Reg_WriteData[17]~reg0.CLK
clock => Reg_WriteData[16]~reg0.CLK
clock => Reg_WriteData[15]~reg0.CLK
clock => Reg_WriteData[14]~reg0.CLK
clock => Reg_WriteData[13]~reg0.CLK
clock => Reg_WriteData[12]~reg0.CLK
clock => Reg_WriteData[11]~reg0.CLK
clock => Reg_WriteData[10]~reg0.CLK
clock => Reg_WriteData[9]~reg0.CLK
clock => Reg_WriteData[8]~reg0.CLK
clock => Reg_WriteData[7]~reg0.CLK
clock => Reg_WriteData[6]~reg0.CLK
clock => Reg_WriteData[5]~reg0.CLK
clock => Reg_WriteData[4]~reg0.CLK
clock => Reg_WriteData[3]~reg0.CLK
clock => Reg_WriteData[2]~reg0.CLK
clock => Reg_WriteData[1]~reg0.CLK
clock => Reg_WriteData[0]~reg0.CLK
clock => altsyncram:datamemory.clock0
reset => Read_Data_2_ppp~31.OUTPUTSELECT
reset => Read_Data_2_ppp~30.OUTPUTSELECT
reset => Read_Data_2_ppp~29.OUTPUTSELECT
reset => Read_Data_2_ppp~28.OUTPUTSELECT
reset => Read_Data_2_ppp~27.OUTPUTSELECT
reset => Read_Data_2_ppp~26.OUTPUTSELECT
reset => Read_Data_2_ppp~25.OUTPUTSELECT
reset => Read_Data_2_ppp~24.OUTPUTSELECT
reset => Read_Data_2_ppp~23.OUTPUTSELECT
reset => Read_Data_2_ppp~22.OUTPUTSELECT
reset => Read_Data_2_ppp~21.OUTPUTSELECT
reset => Read_Data_2_ppp~20.OUTPUTSELECT
reset => Read_Data_2_ppp~19.OUTPUTSELECT
reset => Read_Data_2_ppp~18.OUTPUTSELECT
reset => Read_Data_2_ppp~17.OUTPUTSELECT
reset => Read_Data_2_ppp~16.OUTPUTSELECT
reset => Read_Data_2_ppp~15.OUTPUTSELECT
reset => Read_Data_2_ppp~14.OUTPUTSELECT
reset => Read_Data_2_ppp~13.OUTPUTSELECT
reset => Read_Data_2_ppp~12.OUTPUTSELECT
reset => Read_Data_2_ppp~11.OUTPUTSELECT
reset => Read_Data_2_ppp~10.OUTPUTSELECT
reset => Read_Data_2_ppp~9.OUTPUTSELECT
reset => Read_Data_2_ppp~8.OUTPUTSELECT
reset => Read_Data_2_ppp~7.OUTPUTSELECT
reset => Read_Data_2_ppp~6.OUTPUTSELECT
reset => Read_Data_2_ppp~5.OUTPUTSELECT
reset => Read_Data_2_ppp~4.OUTPUTSELECT
reset => Read_Data_2_ppp~3.OUTPUTSELECT
reset => Read_Data_2_ppp~2.OUTPUTSELECT
reset => Read_Data_2_ppp~1.OUTPUTSELECT
reset => Read_Data_2_ppp~0.OUTPUTSELECT
reset => MemWrite_ppp~0.OUTPUTSELECT
reset => MemRead_ppp~0.OUTPUTSELECT
reset => Write_Address_pp~4.OUTPUTSELECT
reset => Write_Address_pp~3.OUTPUTSELECT
reset => Write_Address_pp~2.OUTPUTSELECT
reset => Write_Address_pp~1.OUTPUTSELECT
reset => Write_Address_pp~0.OUTPUTSELECT
reset => ALU_Result_pp~31.OUTPUTSELECT
reset => ALU_Result_pp~30.OUTPUTSELECT
reset => ALU_Result_pp~29.OUTPUTSELECT
reset => ALU_Result_pp~28.OUTPUTSELECT
reset => ALU_Result_pp~27.OUTPUTSELECT
reset => ALU_Result_pp~26.OUTPUTSELECT
reset => ALU_Result_pp~25.OUTPUTSELECT
reset => ALU_Result_pp~24.OUTPUTSELECT
reset => ALU_Result_pp~23.OUTPUTSELECT
reset => ALU_Result_pp~22.OUTPUTSELECT
reset => ALU_Result_pp~21.OUTPUTSELECT
reset => ALU_Result_pp~20.OUTPUTSELECT
reset => ALU_Result_pp~19.OUTPUTSELECT
reset => ALU_Result_pp~18.OUTPUTSELECT
reset => ALU_Result_pp~17.OUTPUTSELECT
reset => ALU_Result_pp~16.OUTPUTSELECT
reset => ALU_Result_pp~15.OUTPUTSELECT
reset => ALU_Result_pp~14.OUTPUTSELECT
reset => ALU_Result_pp~13.OUTPUTSELECT
reset => ALU_Result_pp~12.OUTPUTSELECT
reset => ALU_Result_pp~11.OUTPUTSELECT
reset => ALU_Result_pp~10.OUTPUTSELECT
reset => ALU_Result_pp~9.OUTPUTSELECT
reset => ALU_Result_pp~8.OUTPUTSELECT
reset => ALU_Result_pp~7.OUTPUTSELECT
reset => ALU_Result_pp~6.OUTPUTSELECT
reset => ALU_Result_pp~5.OUTPUTSELECT
reset => ALU_Result_pp~4.OUTPUTSELECT
reset => ALU_Result_pp~3.OUTPUTSELECT
reset => ALU_Result_pp~2.OUTPUTSELECT
reset => ALU_Result_pp~1.OUTPUTSELECT
reset => ALU_Result_pp~0.OUTPUTSELECT
reset => RegWrite_ppp~0.OUTPUTSELECT
reset => MemtoReg_ppp~0.OUTPUTSELECT
reset => Read_Data_p~31.OUTPUTSELECT
reset => Read_Data_p~30.OUTPUTSELECT
reset => Read_Data_p~29.OUTPUTSELECT
reset => Read_Data_p~28.OUTPUTSELECT
reset => Read_Data_p~27.OUTPUTSELECT
reset => Read_Data_p~26.OUTPUTSELECT
reset => Read_Data_p~25.OUTPUTSELECT
reset => Read_Data_p~24.OUTPUTSELECT
reset => Read_Data_p~23.OUTPUTSELECT
reset => Read_Data_p~22.OUTPUTSELECT
reset => Read_Data_p~21.OUTPUTSELECT
reset => Read_Data_p~20.OUTPUTSELECT
reset => Read_Data_p~19.OUTPUTSELECT
reset => Read_Data_p~18.OUTPUTSELECT
reset => Read_Data_p~17.OUTPUTSELECT
reset => Read_Data_p~16.OUTPUTSELECT
reset => Read_Data_p~15.OUTPUTSELECT
reset => Read_Data_p~14.OUTPUTSELECT
reset => Read_Data_p~13.OUTPUTSELECT
reset => Read_Data_p~12.OUTPUTSELECT
reset => Read_Data_p~11.OUTPUTSELECT
reset => Read_Data_p~10.OUTPUTSELECT
reset => Read_Data_p~9.OUTPUTSELECT
reset => Read_Data_p~8.OUTPUTSELECT
reset => Read_Data_p~7.OUTPUTSELECT
reset => Read_Data_p~6.OUTPUTSELECT
reset => Read_Data_p~5.OUTPUTSELECT
reset => Read_Data_p~4.OUTPUTSELECT
reset => Read_Data_p~3.OUTPUTSELECT
reset => Read_Data_p~2.OUTPUTSELECT
reset => Read_Data_p~1.OUTPUTSELECT
reset => Read_Data_p~0.OUTPUTSELECT
reset => Reg_WriteData[0]~reg0.ENA
reset => Reg_WriteData[1]~reg0.ENA
reset => Reg_WriteData[2]~reg0.ENA
reset => Reg_WriteData[3]~reg0.ENA
reset => Reg_WriteData[4]~reg0.ENA
reset => Reg_WriteData[5]~reg0.ENA
reset => Reg_WriteData[6]~reg0.ENA
reset => Reg_WriteData[7]~reg0.ENA
reset => Reg_WriteData[8]~reg0.ENA
reset => Reg_WriteData[9]~reg0.ENA
reset => Reg_WriteData[10]~reg0.ENA
reset => Reg_WriteData[11]~reg0.ENA
reset => Reg_WriteData[12]~reg0.ENA
reset => Reg_WriteData[13]~reg0.ENA
reset => Reg_WriteData[14]~reg0.ENA
reset => Reg_WriteData[15]~reg0.ENA
reset => Reg_WriteData[16]~reg0.ENA
reset => Reg_WriteData[17]~reg0.ENA
reset => Reg_WriteData[18]~reg0.ENA
reset => Reg_WriteData[19]~reg0.ENA
reset => Reg_WriteData[20]~reg0.ENA
reset => Reg_WriteData[21]~reg0.ENA
reset => Reg_WriteData[22]~reg0.ENA
reset => Reg_WriteData[23]~reg0.ENA
reset => Reg_WriteData[24]~reg0.ENA
reset => Reg_WriteData[25]~reg0.ENA
reset => Reg_WriteData[26]~reg0.ENA
reset => Reg_WriteData[27]~reg0.ENA
reset => Reg_WriteData[28]~reg0.ENA
reset => Reg_WriteData[29]~reg0.ENA
reset => Reg_WriteData[30]~reg0.ENA
reset => Reg_WriteData[31]~reg0.ENA


|Video_MIPS|datamemory:MEM|altsyncram:datamemory
wren_a => altsyncram_1eh3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1eh3:auto_generated.data_a[0]
data_a[1] => altsyncram_1eh3:auto_generated.data_a[1]
data_a[2] => altsyncram_1eh3:auto_generated.data_a[2]
data_a[3] => altsyncram_1eh3:auto_generated.data_a[3]
data_a[4] => altsyncram_1eh3:auto_generated.data_a[4]
data_a[5] => altsyncram_1eh3:auto_generated.data_a[5]
data_a[6] => altsyncram_1eh3:auto_generated.data_a[6]
data_a[7] => altsyncram_1eh3:auto_generated.data_a[7]
data_a[8] => altsyncram_1eh3:auto_generated.data_a[8]
data_a[9] => altsyncram_1eh3:auto_generated.data_a[9]
data_a[10] => altsyncram_1eh3:auto_generated.data_a[10]
data_a[11] => altsyncram_1eh3:auto_generated.data_a[11]
data_a[12] => altsyncram_1eh3:auto_generated.data_a[12]
data_a[13] => altsyncram_1eh3:auto_generated.data_a[13]
data_a[14] => altsyncram_1eh3:auto_generated.data_a[14]
data_a[15] => altsyncram_1eh3:auto_generated.data_a[15]
data_a[16] => altsyncram_1eh3:auto_generated.data_a[16]
data_a[17] => altsyncram_1eh3:auto_generated.data_a[17]
data_a[18] => altsyncram_1eh3:auto_generated.data_a[18]
data_a[19] => altsyncram_1eh3:auto_generated.data_a[19]
data_a[20] => altsyncram_1eh3:auto_generated.data_a[20]
data_a[21] => altsyncram_1eh3:auto_generated.data_a[21]
data_a[22] => altsyncram_1eh3:auto_generated.data_a[22]
data_a[23] => altsyncram_1eh3:auto_generated.data_a[23]
data_a[24] => altsyncram_1eh3:auto_generated.data_a[24]
data_a[25] => altsyncram_1eh3:auto_generated.data_a[25]
data_a[26] => altsyncram_1eh3:auto_generated.data_a[26]
data_a[27] => altsyncram_1eh3:auto_generated.data_a[27]
data_a[28] => altsyncram_1eh3:auto_generated.data_a[28]
data_a[29] => altsyncram_1eh3:auto_generated.data_a[29]
data_a[30] => altsyncram_1eh3:auto_generated.data_a[30]
data_a[31] => altsyncram_1eh3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1eh3:auto_generated.address_a[0]
address_a[1] => altsyncram_1eh3:auto_generated.address_a[1]
address_a[2] => altsyncram_1eh3:auto_generated.address_a[2]
address_a[3] => altsyncram_1eh3:auto_generated.address_a[3]
address_a[4] => altsyncram_1eh3:auto_generated.address_a[4]
address_a[5] => altsyncram_1eh3:auto_generated.address_a[5]
address_a[6] => altsyncram_1eh3:auto_generated.address_a[6]
address_a[7] => altsyncram_1eh3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1eh3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1eh3:auto_generated.q_a[0]
q_a[1] <= altsyncram_1eh3:auto_generated.q_a[1]
q_a[2] <= altsyncram_1eh3:auto_generated.q_a[2]
q_a[3] <= altsyncram_1eh3:auto_generated.q_a[3]
q_a[4] <= altsyncram_1eh3:auto_generated.q_a[4]
q_a[5] <= altsyncram_1eh3:auto_generated.q_a[5]
q_a[6] <= altsyncram_1eh3:auto_generated.q_a[6]
q_a[7] <= altsyncram_1eh3:auto_generated.q_a[7]
q_a[8] <= altsyncram_1eh3:auto_generated.q_a[8]
q_a[9] <= altsyncram_1eh3:auto_generated.q_a[9]
q_a[10] <= altsyncram_1eh3:auto_generated.q_a[10]
q_a[11] <= altsyncram_1eh3:auto_generated.q_a[11]
q_a[12] <= altsyncram_1eh3:auto_generated.q_a[12]
q_a[13] <= altsyncram_1eh3:auto_generated.q_a[13]
q_a[14] <= altsyncram_1eh3:auto_generated.q_a[14]
q_a[15] <= altsyncram_1eh3:auto_generated.q_a[15]
q_a[16] <= altsyncram_1eh3:auto_generated.q_a[16]
q_a[17] <= altsyncram_1eh3:auto_generated.q_a[17]
q_a[18] <= altsyncram_1eh3:auto_generated.q_a[18]
q_a[19] <= altsyncram_1eh3:auto_generated.q_a[19]
q_a[20] <= altsyncram_1eh3:auto_generated.q_a[20]
q_a[21] <= altsyncram_1eh3:auto_generated.q_a[21]
q_a[22] <= altsyncram_1eh3:auto_generated.q_a[22]
q_a[23] <= altsyncram_1eh3:auto_generated.q_a[23]
q_a[24] <= altsyncram_1eh3:auto_generated.q_a[24]
q_a[25] <= altsyncram_1eh3:auto_generated.q_a[25]
q_a[26] <= altsyncram_1eh3:auto_generated.q_a[26]
q_a[27] <= altsyncram_1eh3:auto_generated.q_a[27]
q_a[28] <= altsyncram_1eh3:auto_generated.q_a[28]
q_a[29] <= altsyncram_1eh3:auto_generated.q_a[29]
q_a[30] <= altsyncram_1eh3:auto_generated.q_a[30]
q_a[31] <= altsyncram_1eh3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video_MIPS|datamemory:MEM|altsyncram:datamemory|altsyncram_1eh3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Video_MIPS|LPM_ROM:format_rom
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|LPM_ROM:format_rom|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]


|Video_MIPS|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c201:auto_generated.address_a[0]
address_a[1] => altsyncram_c201:auto_generated.address_a[1]
address_a[2] => altsyncram_c201:auto_generated.address_a[2]
address_a[3] => altsyncram_c201:auto_generated.address_a[3]
address_a[4] => altsyncram_c201:auto_generated.address_a[4]
address_a[5] => altsyncram_c201:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c201:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c201:auto_generated.q_a[0]
q_a[1] <= altsyncram_c201:auto_generated.q_a[1]
q_a[2] <= altsyncram_c201:auto_generated.q_a[2]
q_a[3] <= altsyncram_c201:auto_generated.q_a[3]
q_a[4] <= altsyncram_c201:auto_generated.q_a[4]
q_a[5] <= altsyncram_c201:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video_MIPS|LPM_ROM:format_rom|altrom:srom|altsyncram:rom_block|altsyncram_c201:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|Video_MIPS|VGA_SYNC:SYNC
clock_25Mhz => h_count[9].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => video_clock_out.DATAIN
red => red_out~0.IN0
green => green_out~0.IN1
blue => blue_out~0.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_blank_out <= video_on~0.DB_MAX_OUTPUT_PORT_TYPE
video_clock_out <= clock_25Mhz.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|video_PLL:video_PLL_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|Video_MIPS|video_PLL:video_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|Video_MIPS|Char_ROM:CGROM
clock => LPM_ROM:char_gen_rom.INCLOCK
character_address[0] => LPM_ROM:char_gen_rom.ADDRESS[3]
character_address[1] => LPM_ROM:char_gen_rom.ADDRESS[4]
character_address[2] => LPM_ROM:char_gen_rom.ADDRESS[5]
character_address[3] => LPM_ROM:char_gen_rom.ADDRESS[6]
character_address[4] => LPM_ROM:char_gen_rom.ADDRESS[7]
character_address[5] => LPM_ROM:char_gen_rom.ADDRESS[8]
font_row[0] => LPM_ROM:char_gen_rom.ADDRESS[0]
font_row[1] => LPM_ROM:char_gen_rom.ADDRESS[1]
font_row[2] => LPM_ROM:char_gen_rom.ADDRESS[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|Char_ROM:CGROM|LPM_ROM:char_gen_rom
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|Char_ROM:CGROM|LPM_ROM:char_gen_rom|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]


|Video_MIPS|Char_ROM:CGROM|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6401:auto_generated.address_a[0]
address_a[1] => altsyncram_6401:auto_generated.address_a[1]
address_a[2] => altsyncram_6401:auto_generated.address_a[2]
address_a[3] => altsyncram_6401:auto_generated.address_a[3]
address_a[4] => altsyncram_6401:auto_generated.address_a[4]
address_a[5] => altsyncram_6401:auto_generated.address_a[5]
address_a[6] => altsyncram_6401:auto_generated.address_a[6]
address_a[7] => altsyncram_6401:auto_generated.address_a[7]
address_a[8] => altsyncram_6401:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6401:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6401:auto_generated.q_a[0]
q_a[1] <= altsyncram_6401:auto_generated.q_a[1]
q_a[2] <= altsyncram_6401:auto_generated.q_a[2]
q_a[3] <= altsyncram_6401:auto_generated.q_a[3]
q_a[4] <= altsyncram_6401:auto_generated.q_a[4]
q_a[5] <= altsyncram_6401:auto_generated.q_a[5]
q_a[6] <= altsyncram_6401:auto_generated.q_a[6]
q_a[7] <= altsyncram_6401:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Video_MIPS|Char_ROM:CGROM|LPM_ROM:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Video_MIPS|debounce:DB1
pb => SHIFT_PB[3].DATAIN
clock_100Hz => SHIFT_PB[3].CLK
clock_100Hz => SHIFT_PB[2].CLK
clock_100Hz => SHIFT_PB[1].CLK
clock_100Hz => SHIFT_PB[0].CLK
clock_100Hz => pb_debounced~reg0.CLK
pb_debounced <= pb_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|onepulse:SP1
PB_debounced => PB_debounced_delay~0.DATAA
PB_debounced => process0~0.IN1
clock => PB_single_pulse~reg0.CLK
clock => PB_debounced_delay.CLK
clock => Power_on.CLK
PB_single_pulse <= PB_single_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Video_MIPS|LCD_Display:LCD
reset => LCD_RW_INT~2.OUTPUTSELECT
reset => LCD_RS~2.OUTPUTSELECT
reset => LCD_E~1.OUTPUTSELECT
reset => next_command~30.OUTPUTSELECT
reset => next_command~29.OUTPUTSELECT
reset => next_command~28.OUTPUTSELECT
reset => next_command~27.OUTPUTSELECT
reset => next_command~26.OUTPUTSELECT
reset => next_command~25.OUTPUTSELECT
reset => next_command~24.OUTPUTSELECT
reset => next_command~23.OUTPUTSELECT
reset => next_command~22.OUTPUTSELECT
reset => next_command~21.OUTPUTSELECT
reset => next_command~20.OUTPUTSELECT
reset => next_command~19.OUTPUTSELECT
reset => next_command~18.OUTPUTSELECT
reset => DATA_BUS_VALUE~28.OUTPUTSELECT
reset => DATA_BUS_VALUE~27.OUTPUTSELECT
reset => DATA_BUS_VALUE~26.OUTPUTSELECT
reset => DATA_BUS_VALUE~25.OUTPUTSELECT
reset => DATA_BUS_VALUE~24.OUTPUTSELECT
reset => DATA_BUS_VALUE~23.OUTPUTSELECT
reset => DATA_BUS_VALUE~22.OUTPUTSELECT
reset => DATA_BUS_VALUE~21.OUTPUTSELECT
reset => state~36.OUTPUTSELECT
reset => state~35.OUTPUTSELECT
reset => state~34.OUTPUTSELECT
reset => state~33.OUTPUTSELECT
reset => state~32.OUTPUTSELECT
reset => state~31.OUTPUTSELECT
reset => state~30.OUTPUTSELECT
reset => state~29.OUTPUTSELECT
reset => state~28.OUTPUTSELECT
reset => state~27.OUTPUTSELECT
reset => state~26.OUTPUTSELECT
reset => state~25.OUTPUTSELECT
reset => state~24.OUTPUTSELECT
reset => CLK_400HZ_Enable~0.OUTPUTSELECT
reset => CLK_COUNT_400HZ~39.OUTPUTSELECT
reset => CLK_COUNT_400HZ~38.OUTPUTSELECT
reset => CLK_COUNT_400HZ~37.OUTPUTSELECT
reset => CLK_COUNT_400HZ~36.OUTPUTSELECT
reset => CLK_COUNT_400HZ~35.OUTPUTSELECT
reset => CLK_COUNT_400HZ~34.OUTPUTSELECT
reset => CLK_COUNT_400HZ~33.OUTPUTSELECT
reset => CLK_COUNT_400HZ~32.OUTPUTSELECT
reset => CLK_COUNT_400HZ~31.OUTPUTSELECT
reset => CLK_COUNT_400HZ~30.OUTPUTSELECT
reset => CLK_COUNT_400HZ~29.OUTPUTSELECT
reset => CLK_COUNT_400HZ~28.OUTPUTSELECT
reset => CLK_COUNT_400HZ~27.OUTPUTSELECT
reset => CLK_COUNT_400HZ~26.OUTPUTSELECT
reset => CLK_COUNT_400HZ~25.OUTPUTSELECT
reset => CLK_COUNT_400HZ~24.OUTPUTSELECT
reset => CLK_COUNT_400HZ~23.OUTPUTSELECT
reset => CLK_COUNT_400HZ~22.OUTPUTSELECT
reset => CLK_COUNT_400HZ~21.OUTPUTSELECT
reset => CLK_COUNT_400HZ~20.OUTPUTSELECT
reset => CHAR_COUNT[4].ENA
reset => CHAR_COUNT[3].ENA
reset => CHAR_COUNT[2].ENA
reset => CHAR_COUNT[1].ENA
reset => CHAR_COUNT[0].ENA
clk_48Mhz => CLK_COUNT_400HZ[19].CLK
clk_48Mhz => CLK_COUNT_400HZ[18].CLK
clk_48Mhz => CLK_COUNT_400HZ[17].CLK
clk_48Mhz => CLK_COUNT_400HZ[16].CLK
clk_48Mhz => CLK_COUNT_400HZ[15].CLK
clk_48Mhz => CLK_COUNT_400HZ[14].CLK
clk_48Mhz => CLK_COUNT_400HZ[13].CLK
clk_48Mhz => CLK_COUNT_400HZ[12].CLK
clk_48Mhz => CLK_COUNT_400HZ[11].CLK
clk_48Mhz => CLK_COUNT_400HZ[10].CLK
clk_48Mhz => CLK_COUNT_400HZ[9].CLK
clk_48Mhz => CLK_COUNT_400HZ[8].CLK
clk_48Mhz => CLK_COUNT_400HZ[7].CLK
clk_48Mhz => CLK_COUNT_400HZ[6].CLK
clk_48Mhz => CLK_COUNT_400HZ[5].CLK
clk_48Mhz => CLK_COUNT_400HZ[4].CLK
clk_48Mhz => CLK_COUNT_400HZ[3].CLK
clk_48Mhz => CLK_COUNT_400HZ[2].CLK
clk_48Mhz => CLK_COUNT_400HZ[1].CLK
clk_48Mhz => CLK_COUNT_400HZ[0].CLK
clk_48Mhz => CLK_400HZ_Enable.CLK
clk_48Mhz => DATA_BUS_VALUE[7].CLK
clk_48Mhz => DATA_BUS_VALUE[6].CLK
clk_48Mhz => DATA_BUS_VALUE[5].CLK
clk_48Mhz => DATA_BUS_VALUE[4].CLK
clk_48Mhz => DATA_BUS_VALUE[3].CLK
clk_48Mhz => DATA_BUS_VALUE[2].CLK
clk_48Mhz => DATA_BUS_VALUE[1].CLK
clk_48Mhz => DATA_BUS_VALUE[0].CLK
clk_48Mhz => LCD_E~reg0.CLK
clk_48Mhz => LCD_RS~reg0.CLK
clk_48Mhz => LCD_RW_INT.CLK
clk_48Mhz => CHAR_COUNT[4].CLK
clk_48Mhz => CHAR_COUNT[3].CLK
clk_48Mhz => CHAR_COUNT[2].CLK
clk_48Mhz => CHAR_COUNT[1].CLK
clk_48Mhz => CHAR_COUNT[0].CLK
clk_48Mhz => next_command~31.IN1
clk_48Mhz => state~37.IN1
Hex_Display_Data[0] => Mux6.IN31
Hex_Display_Data[1] => Mux5.IN31
Hex_Display_Data[2] => Mux4.IN31
Hex_Display_Data[3] => Mux3.IN31
Hex_Display_Data[4] => Mux6.IN30
Hex_Display_Data[5] => Mux5.IN30
Hex_Display_Data[6] => Mux4.IN30
Hex_Display_Data[7] => Mux3.IN30
Hex_Display_Data[8] => Mux6.IN29
Hex_Display_Data[9] => Mux5.IN29
Hex_Display_Data[10] => Mux4.IN29
Hex_Display_Data[11] => Mux3.IN29
Hex_Display_Data[12] => Mux6.IN28
Hex_Display_Data[13] => Mux5.IN28
Hex_Display_Data[14] => Mux4.IN28
Hex_Display_Data[15] => Mux3.IN28
Hex_Display_Data[16] => Mux6.IN27
Hex_Display_Data[17] => Mux5.IN27
Hex_Display_Data[18] => Mux4.IN27
Hex_Display_Data[19] => Mux3.IN27
Hex_Display_Data[20] => Mux6.IN26
Hex_Display_Data[21] => Mux5.IN26
Hex_Display_Data[22] => Mux4.IN26
Hex_Display_Data[23] => Mux3.IN26
Hex_Display_Data[24] => Mux6.IN25
Hex_Display_Data[25] => Mux5.IN25
Hex_Display_Data[26] => Mux4.IN25
Hex_Display_Data[27] => Mux3.IN25
Hex_Display_Data[28] => Mux6.IN24
Hex_Display_Data[29] => Mux5.IN24
Hex_Display_Data[30] => Mux4.IN24
Hex_Display_Data[31] => Mux3.IN24
Hex_Display_Data[32] => Mux6.IN23
Hex_Display_Data[33] => Mux5.IN23
Hex_Display_Data[34] => Mux4.IN23
Hex_Display_Data[35] => Mux3.IN23
Hex_Display_Data[36] => Mux6.IN22
Hex_Display_Data[37] => Mux5.IN22
Hex_Display_Data[38] => Mux4.IN22
Hex_Display_Data[39] => Mux3.IN22
Hex_Display_Data[40] => Mux6.IN21
Hex_Display_Data[41] => Mux5.IN21
Hex_Display_Data[42] => ~NO_FANOUT~
Hex_Display_Data[43] => ~NO_FANOUT~
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <= DATA_BUS[0]~0
DATA_BUS[1] <= DATA_BUS[1]~1
DATA_BUS[2] <= DATA_BUS[2]~2
DATA_BUS[3] <= DATA_BUS[3]~3
DATA_BUS[4] <= DATA_BUS[4]~4
DATA_BUS[5] <= DATA_BUS[5]~5
DATA_BUS[6] <= DATA_BUS[6]~6
DATA_BUS[7] <= DATA_BUS[7]~7


