#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2488710 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24888a0 .scope module, "tb" "tb" 3 73;
 .timescale -12 -12;
L_0x246c3d0 .functor NOT 1, L_0x24cafc0, C4<0>, C4<0>, C4<0>;
L_0x246c740 .functor XOR 25, L_0x24cabb0, L_0x24cace0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x246ca50 .functor XOR 25, L_0x246c740, L_0x24cae50, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24b9650_0 .net *"_ivl_10", 24 0, L_0x24cae50;  1 drivers
v0x24b9750_0 .net *"_ivl_12", 24 0, L_0x246ca50;  1 drivers
v0x24b9830_0 .net *"_ivl_2", 24 0, L_0x24caa80;  1 drivers
v0x24b98f0_0 .net *"_ivl_4", 24 0, L_0x24cabb0;  1 drivers
v0x24b99d0_0 .net *"_ivl_6", 24 0, L_0x24cace0;  1 drivers
v0x24b9b00_0 .net *"_ivl_8", 24 0, L_0x246c740;  1 drivers
v0x24b9be0_0 .var "clk", 0 0;
v0x24b9c80_0 .net "done_dut", 0 0, v0x24b8e20_0;  1 drivers
v0x24b9d20_0 .net "done_ref", 0 0, L_0x24ca7d0;  1 drivers
v0x24b9e50_0 .net "in", 7 0, v0x24b8550_0;  1 drivers
v0x24b9ef0_0 .net "out_bytes_dut", 23 0, v0x24b90e0_0;  1 drivers
v0x24b9f90_0 .net "out_bytes_ref", 23 0, L_0x24ca910;  1 drivers
v0x24ba060_0 .net "reset", 0 0, v0x24b8620_0;  1 drivers
v0x24ba100_0 .var/2u "stats1", 223 0;
v0x24ba1c0_0 .var/2u "strobe", 0 0;
v0x24ba280_0 .net "tb_match", 0 0, L_0x24cafc0;  1 drivers
v0x24ba340_0 .net "tb_mismatch", 0 0, L_0x246c3d0;  1 drivers
E_0x2484770/0 .event negedge, v0x246cb20_0;
E_0x2484770/1 .event posedge, v0x246cb20_0;
E_0x2484770 .event/or E_0x2484770/0, E_0x2484770/1;
L_0x24caa80 .concat [ 1 24 0 0], L_0x24ca7d0, L_0x24ca910;
L_0x24cabb0 .concat [ 1 24 0 0], L_0x24ca7d0, L_0x24ca910;
L_0x24cace0 .concat [ 1 24 0 0], v0x24b8e20_0, v0x24b90e0_0;
L_0x24cae50 .concat [ 1 24 0 0], L_0x24ca7d0, L_0x24ca910;
L_0x24cafc0 .cmp/eeq 25, L_0x24caa80, L_0x246ca50;
S_0x2488a30 .scope module, "good1" "reference_module" 3 118, 3 4 0, S_0x24888a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0x2475e80 .param/l "BYTE1" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x2475ec0 .param/l "BYTE2" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x2475f00 .param/l "BYTE3" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x2475f40 .param/l "DONE" 0 3 11, +C4<00000000000000000000000000000011>;
L_0x7f43fda610a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2473ed0_0 .net *"_ivl_10", 23 0, L_0x7f43fda610a8;  1 drivers
v0x246bde0_0 .net *"_ivl_2", 31 0, L_0x24ba660;  1 drivers
L_0x7f43fda61018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x246c520_0 .net *"_ivl_5", 29 0, L_0x7f43fda61018;  1 drivers
L_0x7f43fda61060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x246c810_0 .net/2u *"_ivl_6", 31 0, L_0x7f43fda61060;  1 drivers
v0x246cb20_0 .net "clk", 0 0, v0x24b9be0_0;  1 drivers
v0x2470420_0 .net "done", 0 0, L_0x24ca7d0;  alias, 1 drivers
v0x24b7c20_0 .net "in", 7 0, v0x24b8550_0;  alias, 1 drivers
v0x24b7d00_0 .net "in3", 0 0, L_0x24ba590;  1 drivers
v0x24b7dc0_0 .var "next", 1 0;
v0x24b7ea0_0 .net "out_bytes", 23 0, L_0x24ca910;  alias, 1 drivers
v0x24b7f80_0 .var "out_bytes_r", 23 0;
v0x24b8060_0 .net "reset", 0 0, v0x24b8620_0;  alias, 1 drivers
v0x24b8120_0 .var "state", 1 0;
E_0x2480c50 .event posedge, v0x246cb20_0;
E_0x2481c70 .event anyedge, v0x24b8120_0, v0x24b7d00_0;
L_0x24ba590 .part v0x24b8550_0, 3, 1;
L_0x24ba660 .concat [ 2 30 0 0], v0x24b8120_0, L_0x7f43fda61018;
L_0x24ca7d0 .cmp/eq 32, L_0x24ba660, L_0x7f43fda61060;
L_0x24ca910 .functor MUXZ 24, L_0x7f43fda610a8, v0x24b7f80_0, L_0x24ca7d0, C4<>;
S_0x24b82a0 .scope module, "stim1" "stimulus_gen" 3 113, 3 43 0, S_0x24888a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x24b8490_0 .net "clk", 0 0, v0x24b9be0_0;  alias, 1 drivers
v0x24b8550_0 .var "in", 7 0;
v0x24b8620_0 .var "reset", 0 0;
E_0x24639f0 .event negedge, v0x246cb20_0;
S_0x24b8740 .scope module, "top_module1" "top_module" 3 125, 4 1 0, S_0x24888a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0x24b8950 .param/l "IDLE" 1 4 9, C4<00>;
P_0x24b8990 .param/l "RECEIVE" 1 4 9, C4<10>;
P_0x24b89d0 .param/l "SEARCH" 1 4 9, C4<01>;
v0x24b8c30_0 .var "byte_count", 1 0;
v0x24b8d10_0 .net "clk", 0 0, v0x24b9be0_0;  alias, 1 drivers
v0x24b8e20_0 .var "done", 0 0;
v0x24b8ec0_0 .net "in", 7 0, v0x24b8550_0;  alias, 1 drivers
v0x24b8fb0_0 .var "next_state", 1 0;
v0x24b90e0_0 .var "out_bytes", 23 0;
v0x24b91c0_0 .net "reset", 0 0, v0x24b8620_0;  alias, 1 drivers
v0x24b92b0_0 .var "state", 1 0;
S_0x24b9430 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_0x24888a0;
 .timescale -12 -12;
E_0x2499a60 .event anyedge, v0x24ba1c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ba1c0_0;
    %nor/r;
    %assign/vec4 v0x24ba1c0_0, 0;
    %wait E_0x2499a60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24b82a0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24639f0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x24b8550_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x24b8620_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x24b8550_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2480c50;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x24b8550_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24b8550_0, 4, 5;
    %wait E_0x2480c50;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x24b8550_0, 0;
    %wait E_0x2480c50;
    %vpi_func 3 64 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x24b8550_0, 0;
    %wait E_0x2480c50;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2488a30;
T_2 ;
Ewait_0 .event/or E_0x2481c70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x24b8120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x24b7d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x24b7dc0_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x24b7dc0_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x24b7dc0_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x24b7d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x24b7dc0_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2488a30;
T_3 ;
    %wait E_0x2480c50;
    %load/vec4 v0x24b8060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x24b7dc0_0;
    %assign/vec4 v0x24b8120_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2488a30;
T_4 ;
    %wait E_0x2480c50;
    %load/vec4 v0x24b7f80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x24b7c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x24b7f80_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24b8740;
T_5 ;
    %wait E_0x2480c50;
    %load/vec4 v0x24b91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b92b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x24b90e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x24b8fb0_0;
    %assign/vec4 v0x24b92b0_0, 0;
    %load/vec4 v0x24b92b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x24b8ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %load/vec4 v0x24b8ec0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24b90e0_0, 4, 5;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x24b8ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %load/vec4 v0x24b8ec0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24b90e0_0, 4, 5;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x24b8c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x24b8ec0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24b90e0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x24b8ec0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24b90e0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b8c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8e20_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x24888a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24b9be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ba1c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24888a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24b9be0_0;
    %inv;
    %store/vec4 v0x24b9be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24888a0;
T_8 ;
    %vpi_call/w 3 105 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b8490_0, v0x24ba340_0, v0x24b9be0_0, v0x24b9e50_0, v0x24ba060_0, v0x24b9f90_0, v0x24b9ef0_0, v0x24b9d20_0, v0x24b9c80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24888a0;
T_9 ;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 149 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 150 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24888a0;
T_10 ;
    %wait E_0x2484770;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ba100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
    %load/vec4 v0x24ba280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ba100_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24b9f90_0;
    %load/vec4 v0x24b9f90_0;
    %load/vec4 v0x24b9ef0_0;
    %xor;
    %load/vec4 v0x24b9f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24b9d20_0;
    %load/vec4 v0x24b9d20_0;
    %load/vec4 v0x24b9c80_0;
    %xor;
    %load/vec4 v0x24b9d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24ba100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba100_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_ps2data/fsm_ps2data_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/fsm_ps2data/iter0/response15/top_module.sv";
