
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 409.203 ; gain = 95.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:34]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-614] signal 'clk_status' is read in the process but is not in the sensitivity list [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element Clk_out_reg was removed.  [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'PC' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/PC.vhd:5' bound to instance 'PC_0' of component 'PC' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/PC.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/PC.vhd:16]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/ROM.vhd:6' bound to instance 'ROM_0' of component 'ROM' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (5#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:33' bound to instance 'Add_Sub_Unit_0' of component 'Add_Sub_Unit' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:44]
INFO: [Synth 8-3491] module 'CLA_Adder' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:34' bound to instance 'CLA_Adder_0' of component 'CLA_Adder' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'CLA_Adder' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:68]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:75]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'CLA_Adder' (8#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (9#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Mux_2W_4B' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:34' bound to instance 'Mux_2W_4B_0' of component 'Mux_2W_4B' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2W_4B' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2W_4B' (10#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:41]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:34' bound to instance 'Reg_bank_0' of component 'Reg_bank' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_4_0' of component 'Decoder_3_to_8' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg1' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:80]
INFO: [Synth 8-638] synthesizing module 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'register4' (12#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:42]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg2' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:81]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg3' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:82]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg4' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:83]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg5' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:84]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg6' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:85]
INFO: [Synth 8-3491] module 'register4' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg7' of component 'register4' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (13#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Reg_bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8W_4B' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:34' bound to instance 'Mux_8_A' of component 'Mux_8W_4B' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8W_4B' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_0' of component 'Mux_8_to_1' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (14#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_1' of component 'Mux_8_to_1' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_2' of component 'Mux_8_to_1' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:87]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_3' of component 'Mux_8_to_1' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Mux_8W_4B' (15#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8W_4B' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:34' bound to instance 'Mux_8_B' of component 'Mux_8W_4B' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:231]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'Seven_segment' of component 'LUT_16_7' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:239]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (16#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [D:/finall with comments/finall with comments/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:34]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.309 ; gain = 151.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.309 ; gain = 151.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.309 ; gain = 151.473
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/finall with comments/finall with comments/nano_processor.srcs/constrs_1/imports/finall with comments/Basys3Labs1.xdc]
Finished Parsing XDC File [D:/finall with comments/finall with comments/nano_processor.srcs/constrs_1/imports/finall with comments/Basys3Labs1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/finall with comments/finall with comments/nano_processor.srcs/constrs_1/imports/finall with comments/Basys3Labs1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 798.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Flg_Overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NanoProcessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module CLA_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Mux_2W_4B 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module register4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Zero_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 798.520 ; gain = 484.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 812.168 ; gain = 498.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg1/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg1/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg1/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg1/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg4/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg4/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg4/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg4/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg6/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg6/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg6/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_0/Reg6/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     1|
|4     |LUT3   |     6|
|5     |LUT4   |    27|
|6     |LUT5   |    10|
|7     |LUT6   |     8|
|8     |FDCE   |     3|
|9     |FDRE   |    45|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   128|
|2     |  PC_0       |PC          |    34|
|3     |  Reg_bank_0 |Reg_bank    |    22|
|4     |    Reg2     |register4   |     4|
|5     |    Reg3     |register4_0 |     4|
|6     |    Reg7     |register4_1 |    14|
|7     |  Slow_Clk_0 |Slow_Clk    |    52|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 813.469 ; gain = 166.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 813.469 ; gain = 499.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 813.469 ; gain = 512.602
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/finall with comments/finall with comments/nano_processor.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 813.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 25 15:10:47 2025...
