<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P00_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_vhdl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_vtb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_vtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_vtb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_vtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1378128745" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1378128745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378128870" xil_pn:in_ck="5527336183527859883" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1378128870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test.vhd"/>
      <outfile xil_pn:name="Test_vtb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1378128874" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-561780239672152607" xil_pn:start_ts="1378128874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378128874" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6828178702554774051" xil_pn:start_ts="1378128874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378128745" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5175096482433837231" xil_pn:start_ts="1378128745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378128874" xil_pn:in_ck="5527336183527859883" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1378128874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test.vhd"/>
      <outfile xil_pn:name="Test_vtb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1378128878" xil_pn:in_ck="5527336183527859883" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8588048915069523396" xil_pn:start_ts="1378128874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_vtb_beh.prj"/>
      <outfile xil_pn:name="Test_vtb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1378128879" xil_pn:in_ck="6037872377893559290" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1577922802015722289" xil_pn:start_ts="1378128878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_vtb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6989539340470673339" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5175096482433837231" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7120462962806509187" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378126402" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7376043253835045433" xil_pn:start_ts="1378126402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378162519" xil_pn:in_ck="3715027397104" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7916147723741337516" xil_pn:start_ts="1378162512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test.lso"/>
      <outfile xil_pn:name="Test.ngc"/>
      <outfile xil_pn:name="Test.ngr"/>
      <outfile xil_pn:name="Test.prj"/>
      <outfile xil_pn:name="Test.stx"/>
      <outfile xil_pn:name="Test.syr"/>
      <outfile xil_pn:name="Test.xst"/>
      <outfile xil_pn:name="Test_vhdl.prj"/>
      <outfile xil_pn:name="Test_vtb_beh.prj"/>
      <outfile xil_pn:name="Test_vtb_stx_beh.prj"/>
      <outfile xil_pn:name="Test_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
