Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 53491e678fba4c4ba58d29c3cfa9948e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab7_behav xil_defaultlib.TB_Lab7 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate2 [and_gate2_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate3 [or_gate3_default]
Compiling architecture behavioral of entity xil_defaultlib.Lab_7 [lab_7_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab7
Built simulation snapshot TB_Lab7_behav
