
---------- Begin Simulation Statistics ----------
final_tick                               1190212693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68067592                       # Number of bytes of host memory used
host_seconds                                  3325.86                       # Real time elapsed on the host
host_tick_rate                              357866493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  1.190213                       # Number of seconds simulated
sim_ticks                                1190212693500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 151036817                       # number of cc regfile reads
system.cpu.cc_regfile_writes                120070681                       # number of cc regfile writes
system.cpu.committedInsts::0                 99999874                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199999874                       # Number of Instructions Simulated
system.cpu.committedOps::0                  199834957                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  199835209                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              399670166                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                           23.804284                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                           23.804254                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.902134                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                 258427852                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13774                       # number of floating regfile writes
system.cpu.idleCycles                           57400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              15101814                       # Number of branches executed
system.cpu.iew.exec_branches::1              15101378                       # Number of branches executed
system.cpu.iew.exec_branches::total          30203192                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.174889                       # Inst execution rate
system.cpu.iew.exec_refs::0                 117435975                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                 117417154                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             234853129                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0               117347323                       # Number of stores executed
system.cpu.iew.exec_stores::1               117328826                       # Number of stores executed
system.cpu.iew.exec_stores::total           234676149                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2348479                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                190061                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            238273734                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           420130376                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0              88652                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1              88328                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         176980                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21870                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             416309586                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    580                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              57082711                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 457326                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              57083264                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            188                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11579                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5352                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              106880241                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              106365089                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          213245330                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  203939066                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  203935277                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              407874343                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.647338                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.651787                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.649557                       # average fanout of values written-back
system.cpu.iew.wb_producers::0               69187640                       # num instructions producing a value
system.cpu.iew.wb_producers::1               69327381                       # num instructions producing a value
system.cpu.iew.wb_producers::total          138515021                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.085673                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.085672                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                0.171345                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   208157465                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   208135204                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               416292669                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                699843135                       # number of integer regfile reads
system.cpu.int_regfile_writes               151398572                       # number of integer regfile writes
system.cpu.ipc::0                            0.042009                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.042009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.084019                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6125      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              90723375     41.20%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1114      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1677      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 719      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  509      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1633      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1276      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1173      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                112      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                90974      0.04%     41.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               98783      0.04%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2496      0.00%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      129252738     58.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              220182756                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass              6030      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              90720153     41.22%     41.22% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                 1108      0.00%     41.22% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1679      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                 692      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  517      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1571      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 1269      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                1183      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                112      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     41.23% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                90744      0.04%     41.27% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               98570      0.04%     41.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead            2576      0.00%     41.32% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite      129153192     58.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              220079448                       # Type of FU issued
system.cpu.iq.FU_type::total                440262204      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               258438075                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           520448372                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    226077855                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          250102414                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 48515075                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 54931197                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            103446272                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.110196                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.124769                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.234965                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               103028753     99.60%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     33      0.00%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   15700      0.02%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1128      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    31      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    934      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1604      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     36      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1911      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1806      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 189197      0.18%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                205017      0.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              388307861                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2950581032                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    181796488                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         190488358                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  420130258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 440262204                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 118                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20460208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3641122                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     48765472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2380367988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.184956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.599194                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2099537770     88.20%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           180707984      7.59%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61101354      2.57%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            22789636      0.96%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14660657      0.62%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              636657      0.03%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              151309      0.01%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12131      0.00%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              770490      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2380367988                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.184951                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7535                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7081                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                95567                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           119177626                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              7144                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             6934                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                94494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores           119096108                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               319230603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                       2380425388                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   35                       # Number of system calls
system.cpu.workload1.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28229004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56497263                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28271849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56544320                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            251                       # Total number of snoops made to the snoop filter.
sim_insts                                   199999874                       # Number of instructions simulated
sim_ops                                     399670166                       # Number of ops (including micro ops) simulated
host_inst_rate                                  60135                       # Simulator instruction rate (inst/s)
host_op_rate                                   120171                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                31635746                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31531389                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17166                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31345211                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31341643                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988617                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6750                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                418                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1872                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          526                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        19862307                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15354                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2380366198                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.167903                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.638629                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2158869511     90.69%     90.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       135023312      5.67%     96.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        26865028      1.13%     97.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        35460491      1.49%     98.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        21136338      0.89%     99.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          962517      0.04%     99.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          570591      0.02%     99.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           73438      0.00%     99.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1404972      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2380366198                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99999874                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199999874                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           199834957                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           199835209                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       399670166                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                113191031                       # Number of memory references committed
system.cpu.commit.memRefs::1                113191175                       # Number of memory references committed
system.cpu.commit.memRefs::total            226382206                       # Number of memory references committed
system.cpu.commit.loads::0                      65801                       # Number of loads committed
system.cpu.commit.loads::1                      65801                       # Number of loads committed
system.cpu.commit.loads::total                 131602                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        8                       # Number of memory barriers committed
system.cpu.commit.membars::1                        8                       # Number of memory barriers committed
system.cpu.commit.membars::total                   16                       # Number of memory barriers committed
system.cpu.commit.branches::0                14429673                       # Number of branches committed
system.cpu.commit.branches::1                14429691                       # Number of branches committed
system.cpu.commit.branches::total            28859364                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0               113036230                       # Number of committed floating point instructions.
system.cpu.commit.floating::1               113036374                       # Number of committed floating point instructions.
system.cpu.commit.floating::total           226072604                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                199827206                       # Number of committed integer instructions.
system.cpu.commit.integer::1                199827458                       # Number of committed integer instructions.
system.cpu.commit.integer::total            399654664                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           5384                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     86632941     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite    113030777     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    199834957                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     86633049     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite    113030921     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    199835209                       # Class of committed instruction
system.cpu.commit.committedInstType::total    399670166      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1404972                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    198109957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        198109957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    198109957                       # number of overall hits
system.cpu.dcache.overall_hits::total       198109957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28287045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28287045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28287045                       # number of overall misses
system.cpu.dcache.overall_misses::total      28287045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2162962443858                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2162962443858                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2162962443858                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2162962443858                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    226397002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    226397002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    226397002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    226397002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76464.771907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76464.771907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76464.771907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76464.771907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        63835                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             866                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.712471                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     28269389                       # number of writebacks
system.cpu.dcache.writebacks::total          28269389                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     28269499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28269499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     28269499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28269499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2133780426858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2133780426858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2133780426858                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2133780426858                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75479.951974                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75479.951974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75479.951974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75479.951974                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.expired                    28269360                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       121470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          121470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24966                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1250069000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1250069000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       146436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       146436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.170491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.170491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50070.856365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50070.856365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    330565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    330565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44484.658862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44484.658862                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    197988487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      197988487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     28262079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28262079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2161712374858                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2161712374858                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    226250566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    226250566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76488.087619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76488.087619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     28262068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     28262068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2133449861358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2133449861358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75488.101626                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75488.101626                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.178560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           226379455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28269498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.007905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.178560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.209333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1839445514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1839445514                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 39004365                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            4633774715                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16164907                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              71334663                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 457326                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30050263                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1973                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              422788021                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 72713                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      166785                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   238263240                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4762                       # TLB misses on read requests
system.cpu.dtb.wrMisses                      23926005                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             398146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      221043100                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31635746                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31348811                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2379872430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  459258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        505                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  133                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  94652857                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1911                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      226                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples          2380367988                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.499939                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.500081                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                    96774      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                1190135638     50.00%     50.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                1190135576     50.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total            2380367988                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples         2380367988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.185402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.871609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               2259666477     94.93%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 16479064      0.69%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10093594      0.42%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 16626169      0.70%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 52554377      2.21%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5525072      0.23%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 19169403      0.81%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   109032      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   144800      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2380367988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013290                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.092859                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     94648926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94648926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94648926                       # number of overall hits
system.cpu.icache.overall_hits::total        94648926                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3927                       # number of overall misses
system.cpu.icache.overall_misses::total          3927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232658000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232658000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232658000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232658000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94652853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94652853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94652853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94652853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59245.734657                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59245.734657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59245.734657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59245.734657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          856                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    95.111111                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2460                       # number of writebacks
system.cpu.icache.writebacks::total              2460                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          955                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          955                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          955                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          955                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185489000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185489000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62412.180350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62412.180350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62412.180350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62412.180350                       # average overall mshr miss latency
system.cpu.icache.replacements                   2460                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     94648926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94648926                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232658000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94652853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94652853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59245.734657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59245.734657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          955                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          955                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185489000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185489000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62412.180350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62412.180350                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94651898                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31847.879542                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         757225796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        757225796                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    94653210                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           655                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        9750                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   29766                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  92                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6052396                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        9667                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   28693                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  96                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                5970732                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    398                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1190212693500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 457326                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 84824426                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                59858875                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3172                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  49943842                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            4565648335                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              420167009                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 36297                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               1635                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               1992                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           3627                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               15146                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               15860                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           31006                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  61                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0          2307779410                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1          2253971089                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total      4561750499                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        12741                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        13799                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        26540                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           271854427                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1347969228                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                659597063                       # Number of integer rename lookups
system.cpu.rename.fpLookups                 238099712                       # Number of floating rename lookups
system.cpu.rename.committedMaps             259250548                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12603879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      77                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 290514141                       # count of insts added to the skid buffer
system.cpu.rob.reads                       3318524553                       # The number of ROB reads
system.cpu.rob.writes                       841784695                       # The number of ROB writes
system.cpu.thread21981.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21981.numOps               199835209                       # Number of Ops committed
system.cpu.thread21981.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3865                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4242                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 377                       # number of overall hits
system.l2.overall_hits::.cpu.data                3865                       # number of overall hits
system.l2.overall_hits::total                    4242                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           28265634                       # number of demand (read+write) misses
system.l2.demand_misses::total               28268228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2594                       # number of overall misses
system.l2.overall_misses::.cpu.data          28265634                       # number of overall misses
system.l2.overall_misses::total              28268228                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    179660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2091335317500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2091514978000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    179660500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2091335317500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2091514978000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         28269499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28272470                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        28269499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28272470                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69260.023130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73988.622279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73988.188365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69260.023130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73988.622279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73988.188365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            28226498                       # number of writebacks
system.l2.writebacks::total                  28226498                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      28265634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28268228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     28265634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28268259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    164096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1921741513500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1921905610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    164096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1921741513500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1910967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1921907520967                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999851                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63260.023130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67988.622279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67988.188365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63260.023130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67988.622279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61644.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67988.181408                       # average overall mshr miss latency
system.l2.replacements                       28229256                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks     28263787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28263787                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28263787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28263787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8045                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8045                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8045                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8045                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           31                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             31                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1910967                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1910967                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61644.096774                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61644.096774                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   674                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        28261396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            28261396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2091042946500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2091042946500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      28262070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          28262070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73989.372163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73989.372163                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     28261396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       28261396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1921474570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1921474570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67989.372163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67989.372163                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    179660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69260.023130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69260.023130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    164096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164096500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63260.023130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63260.023130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    292371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    292371000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.570467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.570467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 68987.966022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 68987.966022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    266943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    266943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.570467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.570467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62987.966022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62987.966022                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      31                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  31                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 38967.750604                       # Cycle average of tags in use
system.l2.tags.total_refs                    56544333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28268259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1248.077278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     37688.675636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.997690                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.575084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.594601                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         38972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000473                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.594666                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 932977091                       # Number of tag accesses
system.l2.tags.data_accesses                932977091                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples  14113245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples  14132831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000473031652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       817883                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       817883                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           41297216                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          13316424                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   14134140                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  14113245                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 14134140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                14113245                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.80                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     57.65                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             14134140                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            14113245                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8299699                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5834168                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     69                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                425839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                511477                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                794814                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                818453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                819075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                820254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                820633                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                820708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                821606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                823720                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                824271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                837762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                857499                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                841954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                820295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                818367                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                817883                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                817883                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                   705                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples       817883                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     17.281367                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    17.230111                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.365232                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511       817881    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       817883                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       817883                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.255763                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.224507                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.035729                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          295179     36.09%     36.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           84006     10.27%     46.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          373033     45.61%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           65665      8.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       817883                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys              904584960                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           903247680                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   760.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   758.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 1190212666000                       # Total gap between requests
system.mem_ctrls0.avgGap                     42135.32                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        82816                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data    904501184                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          960                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks    903244480                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 69580.840846577645                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 759949199.785609602928                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 806.578526042245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 758893334.723118543625                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1294                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data     14132831                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           15                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks     14113245                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     32861986                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data 431699576735                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       332381                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 66841034962124                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25395.66                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     30545.87                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     22158.73                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks   4736050.07                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        82816                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data    904501184                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total    904584960                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks    903247680                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total    903247680                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1294                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data     14132831                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total      14134140                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks     14113245                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total     14113245                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst        69581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    759949200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher          807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       760019587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst        69581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total        69581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    758896023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      758896023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    758896023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst        69581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    759949200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher          807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total     1518915611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts            14134140                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts           14113195                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0       441816                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1       441731                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2       441825                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3       441941                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4       441813                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5       441719                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6       441806                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7       441930                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8       441859                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9       441780                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10       441790                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11       441814                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12       441702                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13       441650                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14       441556                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15       441626                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16       441546                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17       441486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18       441528                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19       441541                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20       441554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21       441628                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22       441566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23       441647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24       441658                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25       441607                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26       441633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27       441709                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28       441619                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29       441633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30       441679                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31       441748                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0       440992                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1       441002                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2       441128                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3       441160                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4       441062                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5       441030                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6       441094                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7       441112                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8       441105                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9       441112                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10       441111                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11       441115                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12       441044                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13       441041                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14       440975                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15       441035                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16       441012                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17       440984                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18       440990                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19       440981                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20       441024                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21       441032                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22       441007                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23       441062                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24       441086                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25       441000                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26       441001                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27       441023                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28       441004                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29       440943                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30       440947                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31       440981                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat           184498394222                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat          47094954480                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat      431732771102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               13053.39                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          30545.39                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits           12599043                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits           9116945                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           89.14                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          64.60                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples      6531343                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   276.792813                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   176.315961                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   290.040798                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127      2047301     31.35%     31.35% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255      2114155     32.37%     63.72% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383       785780     12.03%     75.75% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511       418925      6.41%     82.16% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639       275736      4.22%     86.38% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767       152240      2.33%     88.71% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895       102438      1.57%     90.28% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023        81800      1.25%     91.53% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151       552968      8.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total      6531343                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead            904584960                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten         903244480                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             760.019587                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             758.893335                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   7.91                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              3.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   10187060345.279278                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   13543557833.033663                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  29731753003.810570                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 26524149774.532425                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 211779907114.468201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 833886540480.543579                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 136244464982.153839                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1261897433534.197754                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1060.228512                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 197156132271                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF  53503800000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 939552761229                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   10182591173.663513                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   13537616126.667358                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  29720917531.733799                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 26520237180.195606                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 211779907114.468201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 832854012808.894043                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 137037819577.328735                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1261633101513.308838                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1060.006424                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 198363853578                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF  53503800000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 938345039922                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples  14113252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples  14132803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000457535652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       817657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       817657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           41284194                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          13316913                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   14134119                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  14113252                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14134119                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14113252                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.82                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     57.59                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14134119                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14113252                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8130251                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6003586                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    205                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     69                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                426140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                512533                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                793620                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                818357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                818888                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                820053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                820320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                820457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                821381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                823615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                824138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                838193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                858666                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                842459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                820126                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                818178                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                817657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                817657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                   767                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples       817657                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     17.286118                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    17.234972                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.339620                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       817655    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       817657                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       817657                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.260537                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.229218                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.036886                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          293531     35.90%     35.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           84814     10.37%     46.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          372063     45.50%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           67249      8.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       817657                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys              904583616                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           903248128                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   760.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   758.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 1190212521000                       # Total gap between requests
system.mem_ctrls1.avgGap                     42135.34                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        83200                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data    904499392                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         1024                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks    903244736                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 69903.472256994544                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 759947694.172361016273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 860.350427778394                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 758893549.810725569725                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1300                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data     14132803                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           16                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks     14113252                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     33911502                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data 432372761898                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       409018                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 66783662289075                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     26085.77                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     30593.56                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     25563.62                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks   4731982.56                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        83200                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data    904499392                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total    904583616                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks    903248128                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total    903248128                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1300                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data     14132803                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total      14134119                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks     14113252                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total     14113252                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst        69903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    759947694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher          860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       760018458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst        69903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total        69903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    758896400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      758896400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    758896400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst        69903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    759947694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher          860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total     1518914858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts            14134119                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts           14113199                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0       441810                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1       441733                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2       441812                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3       441940                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4       441814                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5       441721                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6       441810                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7       441933                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8       441858                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9       441781                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10       441792                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11       441810                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12       441704                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13       441642                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14       441557                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15       441632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16       441552                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17       441486                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18       441533                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19       441541                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20       441554                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21       441628                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22       441566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23       441652                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24       441656                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25       441603                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26       441634                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27       441707                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28       441615                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29       441632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30       441675                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31       441736                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0       440996                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1       441019                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2       441128                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3       441149                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4       441064                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5       441058                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6       441086                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7       441100                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8       441098                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9       441097                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10       441121                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11       441126                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12       441064                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13       440999                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14       441005                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15       441018                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16       441008                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17       440967                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18       440991                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19       440991                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20       441022                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21       441002                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22       441016                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23       441076                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24       441101                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25       441015                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26       440991                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27       441011                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28       440984                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29       440977                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30       440919                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31       441000                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat           185173072870                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat          47094884508                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat      432407082418                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               13101.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          30593.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits           12596899                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits           9116535                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           89.12                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          64.60                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples      6533881                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   276.685169                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   176.286331                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   289.911260                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127      2047340     31.33%     31.33% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255      2117415     32.41%     63.74% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383       783756     12.00%     75.74% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511       420263      6.43%     82.17% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639       276890      4.24%     86.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767       151282      2.32%     88.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895       103042      1.58%     90.30% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023        81100      1.24%     91.54% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151       552793      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total      6533881                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead            904583616                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten         903244736                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             760.018458                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             758.893550                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   7.91                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              3.95                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   10191682335.743336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   13549702710.099205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  29731715146.959194                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 26524187359.491730                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 211779907114.468201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 833244421243.019409                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 136737844735.279846                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1261759460645.448975                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1060.112590                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 197895322125                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF  53503800000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 938813571375                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   10185881457.023397                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   13541994662.552044                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  29720867055.932228                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 26520214629.219646                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 211779907114.468201                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 833038536517.868164                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 136896038648.394119                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1261683440085.820312                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1060.048718                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 198144083668                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF  53503800000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 938564809832                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28226497                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2507                       # Transaction distribution
system.membus.trans_dist::ReadExReq          28261396                       # Transaction distribution
system.membus.trans_dist::ReadExResp         28261396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6863                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port     42382781                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port     42382741                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     84765522                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               84765522                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port   1807832640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port   1807831744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   3615664384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              3615664384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28268259                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28268259    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28268259                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy         87555465033                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.4                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         87522550404                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       149698791398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56490285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2758                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         28262070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        28262069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7429                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84808386                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              84816789                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       347584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3618488768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3618836352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        28229306                       # Total snoops (count)
system.tol2bus.snoopTraffic                1806495936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56501776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56501507    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    269      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56501776                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1190212693500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        56544009000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4468978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42404247998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
