INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/FIFO/FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/FIFO/FIFO.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_tb'
