716 22.2 0.4 2:06.69
716 5.3 0.4 2:06.74
716 4.5 0.4 2:06.79
716 11.1 0.4 2:06.85
716 5.6 0.4 2:06.88
716 4.3 0.4 2:06.94
716 11.1 0.4 2:07.00
716 11.1 0.4 2:07.05
716 5.6 0.4 2:07.10
716 11.1 0.4 2:07.16
716 16.7 0.4 2:07.22
716 4.5 0.4 2:07.28
716 0.0 0.4 2:07.32
716 11.1 0.4 2:07.38
716 4.5 0.4 2:07.42
14407 16.7 0.5 0:19.06
716 11.1 0.4 2:07.53
716 11.1 0.4 2:07.60
716 4.5 0.4 2:07.66
716 4.5 0.4 2:07.71
716 11.1 0.4 2:07.76
14407 11.1 0.5 0:19.18
716 5.9 0.4 2:07.87
716 5.3 0.4 2:07.91
716 4.3 0.4 2:07.97
14407 10.0 0.5 0:19.27
716 5.6 0.4 2:08.08
716 11.1 0.4 2:08.13
716 5.6 0.4 2:08.18
716 11.1 0.4 2:08.25
716 4.8 0.4 2:08.30
716 4.5 0.4 2:08.35
716 5.6 0.4 2:08.40
716 9.5 0.4 2:08.46
716 5.3 0.4 2:08.51
716 11.1 0.4 2:08.57
716 5.6 0.4 2:08.62
716 11.1 0.4 2:08.68
KiB used, 384960 buff/cache
14407 15.8 0.5 0:19.57
716 4.5 0.4 2:08.84
716 5.6 0.4 2:08.89
716 10.5 0.4 2:08.96
14407 17.6 0.5 0:19.65
716 5.6 0.4 2:09.07
716 5.6 0.4 2:09.12
716 10.5 0.4 2:09.17
716 5.6 0.4 2:09.23
716 0.0 0.4 2:09.28
716 11.8 0.4 2:09.34
716 4.5 0.4 2:09.39
716 5.6 0.4 2:09.44
716 5.6 0.4 2:09.49
716 11.1 0.4 2:09.55
716 11.1 0.4 2:09.60
716 11.1 0.4 2:09.66
716 10.5 0.4 2:09.71
716 5.6 0.4 2:09.77
716 5.3 0.4 2:09.81
716 10.5 0.4 2:09.87
716 11.1 0.4 2:09.93
716 0.0 0.4 2:09.98
716 11.1 0.4 2:10.04
716 5.3 0.4 2:10.10
716 8.7 0.4 2:10.18
716 10.5 0.4 2:10.24
716 5.6 0.4 2:10.30
716 11.1 0.4 2:10.37
716 11.1 0.4 2:10.42
716 5.6 0.4 2:10.48
716 16.7 0.4 2:10.54
716 10.5 0.4 2:10.60
716 5.6 0.4 2:10.65
716 11.1 0.4 2:10.70
716 11.1 0.4 2:10.76
716 5.6 0.4 2:10.82
716 5.6 0.4 2:10.87
716 11.1 0.4 2:10.94
716 5.6 0.4 2:10.98
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
716 0.0 0.4 2:10.99
KiB 1531716 avail Mem
716 0.0 0.4 2:10.99
