Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  8 11:09:27 2023
| Host         : LAPTOP-D88VNJP2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Atg_ram_wrapper_control_sets_placed.rpt
| Design       : Atg_ram_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             440 |          184 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           49 |
| Yes          | No                    | No                     |             479 |          146 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                     Enable Signal                                                    |                                                 Set/Reset Signal                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data[3][3]_i_1_n_0                                                |                                                                                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data[2]_2                                                         |                                                                                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data[1][3]_i_1_n_0                                                |                                                                                                                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                  |                                                                                                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/rom_ptr_ff[4]_i_1_n_0         |                                                                                                                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_0/U0/p_4_in                                                                              |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_2/U0/p_4_in                                                                              |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_1/U0/p_4_in                                                                              |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/countB                                                                |                                                                                                                  |                2 |              6 |         3.00 |
|  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_2_n_0 |                                                                                                                      | Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0                                                              |                6 |              7 |         1.17 |
|  Atg_ram_i/op_choser_0/U0/value_out_1_reg[3]_i_2_n_0 |                                                                                                                      |                                                                                                                  |                4 |              7 |         1.75 |
|  Atg_ram_i/op_choser_0/U0/button_state_out_3         |                                                                                                                      | Atg_ram_i/op_choser_0/U0/value_out_3_reg[3]_i_2_n_0                                                              |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                  |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/p_1_in[3]                                                             |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                  |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/p_1_in[15]                                                            |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/p_1_in[23]                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/p_1_in[31]                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                  |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                   |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                  |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                  |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                  |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                  |                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                   |                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                  |                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                  |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                   |                                                                                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_0/U0/clear                                                                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_2/U0/clear                                                                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                                                                                      | Atg_ram_i/operator_full_1/U0/clear                                                                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                 |                                                                                                                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                |                                                                                                                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0               | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0      |                                                                                                                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0 |                                                                                                                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                          |                                                                                                                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/operator_full_2/U0/pwm_state_reg_i_1_n_0                                                                   |                                                                                                                  |               16 |             33 |         2.06 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/operator_full_0/U0/pwm_state_reg_i_1_n_0                                                                   |                                                                                                                  |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/operator_full_1/U0/pwm_state_reg_i_1_n_0                                                                   |                                                                                                                  |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG                                       | Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                 |                                                                                                                  |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG                                       |                                                                                                                      |                                                                                                                  |              180 |            542 |         3.01 |
+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


