// Seed: 2981921706
module module_0 (
    output tri id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    output wand id_9,
    input uwire id_10,
    output wand id_11,
    output tri0 id_12,
    input supply1 id_13
    , id_17,
    input wor id_14,
    input tri0 id_15
);
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri id_10
);
  module_0(
      id_9,
      id_3,
      id_1,
      id_2,
      id_8,
      id_1,
      id_8,
      id_8,
      id_3,
      id_10,
      id_3,
      id_9,
      id_6,
      id_3,
      id_4,
      id_4
  );
  assign id_7 = id_1;
  rtran (id_0, id_2);
endmodule
