Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 09:44:00 2025
| Host         : meow running 64-bit Debian GNU/Linux 13 (trixie)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         13          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCC-8     Warning   User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.018        0.000                      0                   94        0.200        0.000                      0                   94        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.018        0.000                      0                   94        0.200        0.000                      0                   94        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.952ns (21.165%)  route 3.546ns (78.835%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.072    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  uart_tx/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.340    uart_tx/counter_reg[5]
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.080    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.491    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.615 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.846    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.970 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.600     9.570    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[0]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    uart_tx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.952ns (21.165%)  route 3.546ns (78.835%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.072    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  uart_tx/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.340    uart_tx/counter_reg[5]
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.080    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.491    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.615 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.846    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.970 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.600     9.570    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[1]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    uart_tx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.952ns (21.165%)  route 3.546ns (78.835%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.072    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  uart_tx/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.340    uart_tx/counter_reg[5]
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.080    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.491    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.615 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.846    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.970 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.600     9.570    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[2]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    uart_tx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.952ns (21.165%)  route 3.546ns (78.835%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.072    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  uart_tx/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.340    uart_tx/counter_reg[5]
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.080    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.491    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.615 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.846    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.970 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.600     9.570    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y23         FDRE (Setup_fdre_C_R)       -0.429    14.588    uart_tx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.952ns (21.422%)  route 3.492ns (78.578%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.538     9.518    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.777    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    uart_tx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.952ns (21.422%)  route 3.492ns (78.578%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.538     9.518    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.777    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    uart_tx/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.952ns (21.422%)  route 3.492ns (78.578%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.538     9.518    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.777    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    uart_tx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.952ns (21.422%)  route 3.492ns (78.578%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.538     9.518    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.777    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDRE (Setup_fdre_C_R)       -0.429    14.573    uart_tx/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.434%)  route 3.489ns (78.566%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.535     9.516    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_R)       -0.429    14.575    uart_tx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.952ns (21.434%)  route 3.489ns (78.566%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.820     6.351    uart_tx/counter_reg[3]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  uart_tx/tx_i_4/O
                         net (fo=1, routed)           0.616     7.091    uart_tx/tx_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.215 f  uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.286     7.501    uart_tx/tx_i_3_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.625 r  uart_tx/tx_i_2/O
                         net (fo=6, routed)           1.231     8.857    uart_tx/tx_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.981 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.535     9.516    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438    14.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_R)       -0.429    14.575    uart_tx/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_tx/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uart_tx/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.148     1.728    uart_tx/shift_reg_reg_n_0_[2]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  uart_tx/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    uart_tx/shift_reg[1]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y22         FDSE (Hold_fdse_C_D)         0.121     1.573    uart_tx/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_tx/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.240%)  route 0.169ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  uart_tx/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.169     1.772    uart_tx/shift_reg_reg_n_0_[0]
    SLICE_X57Y22         FDSE                                         r  uart_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y22         FDSE                                         r  uart_tx/tx_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X57Y22         FDSE (Hold_fdse_C_D)         0.070     1.543    uart_tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_tx/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uart_tx/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.136     1.716    calc/shift_reg_reg[2]_0[0]
    SLICE_X55Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  calc/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    uart_tx/D[0]
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.092     1.531    uart_tx/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart_tx/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.698    uart_tx/counter_reg[11]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  uart_tx/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    uart_tx/counter_reg[8]_i_1__0_n_4
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[11]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    uart_tx/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uart_tx/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.700    uart_tx/counter_reg[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  uart_tx/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.808    uart_tx/counter_reg[0]_i_2_n_4
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    uart_tx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart_tx/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.699    uart_tx/counter_reg[7]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  uart_tx/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    uart_tx/counter_reg[4]_i_1__0_n_4
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[7]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    uart_tx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart_tx/counter_reg[8]/Q
                         net (fo=2, routed)           0.114     1.693    uart_tx/counter_reg[8]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  uart_tx/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.808    uart_tx/counter_reg[8]_i_1__0_n_7
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[8]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    uart_tx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uart_tx/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uart_tx/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.224     1.804    uart_tx/shift_reg_reg_n_0_[9]
    SLICE_X54Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  uart_tx/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_tx/shift_reg[8]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y22         FDSE (Hold_fdse_C_D)         0.131     1.583    uart_tx/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  uart_tx/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.700    uart_tx/counter_reg[10]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  uart_tx/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.811    uart_tx/counter_reg[8]_i_1__0_n_5
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  uart_tx/counter_reg[10]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    uart_tx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uart_tx/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.697    uart_tx/counter_reg[12]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  uart_tx/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.812    uart_tx/counter_reg[12]_i_1__0_n_7
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    uart_tx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  led_clk_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y22   calc/result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   calc/result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   calc/result_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   calc/result_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   calc/result_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   calc/result_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   calc/result_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   calc/result_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y18   driver/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y22   calc/result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y22   calc/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   calc/result_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   calc/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   calc/result_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   calc/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   calc/result_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   calc/result_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   calc/result_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   calc/result_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y22   calc/result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y22   calc/result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   calc/result_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   calc/result_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   calc/result_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y23   calc/result_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   calc/result_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   calc/result_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   calc/result_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   calc/result_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.551ns  (logic 2.707ns (31.653%)  route 5.845ns (68.347%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.242     6.693    calc/led_a_OBUF[0]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.843 r  calc/product__2_carry__0_i_8/O
                         net (fo=3, routed)           0.648     7.491    calc/pp0[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.817 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.715     8.532    calc/product__2_carry__0_i_3_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.656 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.656    calc/mul/S[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.188 r  calc/mul/product__2_carry__0/CO[3]
                         net (fo=1, routed)           1.240    10.427    calc/mul/product[7]
    SLICE_X52Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.551 r  calc/mul/result[7]_i_1/O
                         net (fo=1, routed)           0.000    10.551    calc/p_0_in[7]
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    calc/led_clk_OBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[7]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 2.721ns (32.130%)  route 5.747ns (67.870%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=2 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.242     6.693    calc/led_a_OBUF[0]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.843 r  calc/product__2_carry__0_i_8/O
                         net (fo=3, routed)           0.648     7.491    calc/pp0[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.817 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.715     8.532    calc/product__2_carry__0_i_3_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.656 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.656    calc/mul/S[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.903 r  calc/mul/product__2_carry__0/O[0]
                         net (fo=2, routed)           0.462     9.365    calc/mul/product[4]
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.299     9.664 r  calc/mul/result[4]_i_3/O
                         net (fo=1, routed)           0.680    10.344    calc/mul/result[4]_i_3_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124    10.468 r  calc/mul/result[4]_i_1/O
                         net (fo=1, routed)           0.000    10.468    calc/p_0_in[4]
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    calc/led_clk_OBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[4]/C

Slack:                    inf
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 2.376ns (28.500%)  route 5.960ns (71.500%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 r  a[2] (IN)
                         net (fo=0)                   0.000     2.000    a[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     3.450 r  a_IBUF[2]_inst/O
                         net (fo=23, routed)          3.378     6.827    calc/mul/led_a_OBUF[2]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.951 r  calc/mul/product__2_carry_i_1/O
                         net (fo=2, routed)           0.965     7.917    calc/mul/product__2_carry_i_1_n_0
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.041 r  calc/mul/product__2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.041    calc/mul/product__2_carry_i_4_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.289 r  calc/mul/product__2_carry/O[3]
                         net (fo=1, routed)           0.812     9.101    calc/mul/product[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.306     9.407 r  calc/mul/result[3]_i_4/O
                         net (fo=1, routed)           0.805    10.212    calc/mul/result[3]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.336 r  calc/mul/result[3]_i_1/O
                         net (fo=1, routed)           0.000    10.336    calc/p_0_in[3]
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.440     4.781    calc/led_clk_OBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.128ns  (logic 2.929ns (36.031%)  route 5.200ns (63.969%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.242     6.693    calc/led_a_OBUF[0]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.843 r  calc/product__2_carry__0_i_8/O
                         net (fo=3, routed)           0.648     7.491    calc/pp0[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.817 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.715     8.532    calc/product__2_carry__0_i_3_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.656 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.656    calc/mul/S[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.203 r  calc/mul/product__2_carry__0/O[2]
                         net (fo=1, routed)           0.595     9.797    calc/mul/product[6]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.331    10.128 r  calc/mul/result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.128    calc/p_0_in[6]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.778    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.045ns  (logic 2.778ns (34.529%)  route 5.267ns (65.471%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.242     6.693    calc/led_a_OBUF[0]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.150     6.843 r  calc/product__2_carry__0_i_8/O
                         net (fo=3, routed)           0.648     7.491    calc/pp0[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.817 r  calc/product__2_carry__0_i_3/O
                         net (fo=2, routed)           0.715     8.532    calc/product__2_carry__0_i_3_n_0
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.656 r  calc/product__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.656    calc/mul/S[0]
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.080 r  calc/mul/product__2_carry__0/O[1]
                         net (fo=1, routed)           0.662     9.742    calc/mul/product[5]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.303    10.045 r  calc/mul/result[5]_i_1/O
                         net (fo=1, routed)           0.000    10.045    calc/p_0_in[5]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.778    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.365ns  (logic 2.548ns (34.595%)  route 4.817ns (65.405%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.925     7.376    calc/mul/led_a_OBUF[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.500 r  calc/mul/product__2_carry_i_7/O
                         net (fo=1, routed)           0.000     7.500    calc/mul/product__2_carry_i_7_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.047 r  calc/mul/product__2_carry/O[2]
                         net (fo=1, routed)           0.726     8.774    calc/mul/product[2]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.302     9.076 r  calc/mul/result[2]_i_4/O
                         net (fo=1, routed)           0.165     9.241    calc/mul/result[2]_i_4_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.365 r  calc/mul/result[2]_i_1/O
                         net (fo=1, routed)           0.000     9.365    calc/p_0_in[2]
    SLICE_X52Y23         FDRE                                         r  calc/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.778    calc/led_clk_OBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  calc/result_reg[2]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.282ns  (logic 1.947ns (26.734%)  route 5.335ns (73.266%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.865     7.315    calc/led_a_OBUF[0]
    SLICE_X52Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.439 r  calc/result[0]_i_5/O
                         net (fo=1, routed)           0.286     7.726    calc/result[0]_i_5_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  calc/result[0]_i_3/O
                         net (fo=1, routed)           0.732     8.582    calc/result[0]_i_3_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.706 r  calc/result[0]_i_2/O
                         net (fo=1, routed)           0.452     9.158    calc/mul/result_reg[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.282 r  calc/mul/result[0]_i_1/O
                         net (fo=1, routed)           0.000     9.282    calc/p_0_in[0]
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    calc/led_clk_OBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 2.511ns (34.702%)  route 4.724ns (65.298%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 MUXF7=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W15                                               0.000     2.000 r  a[0] (IN)
                         net (fo=0)                   0.000     2.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     3.451 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          3.925     7.376    calc/mul/led_a_OBUF[0]
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.500 r  calc/mul/product__2_carry_i_7/O
                         net (fo=1, routed)           0.000     7.500    calc/mul/product__2_carry_i_7_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.924 r  calc/mul/product__2_carry/O[1]
                         net (fo=1, routed)           0.799     8.723    calc/mul/product[1]
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.303     9.026 r  calc/mul/result[1]_i_2/O
                         net (fo=1, routed)           0.000     9.026    calc/mul/result[1]_i_2_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.235 r  calc/mul/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.235    calc/p_0_in[1]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.778    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.943ns  (logic 1.925ns (27.730%)  route 5.018ns (72.270%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     3.441 r  rst_IBUF_inst/O
                         net (fo=38, routed)          3.671     7.112    uart_tx/rst_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.153     7.265 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     8.264    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     8.595 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     8.943    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.943ns  (logic 1.925ns (27.730%)  route 5.018ns (72.270%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     3.441 r  rst_IBUF_inst/O
                         net (fo=38, routed)          3.671     7.112    uart_tx/rst_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.153     7.265 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     8.264    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     8.595 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     8.943    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.277ns (22.305%)  route 0.964ns (77.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R3                                                0.000     1.000 f  b[3] (IN)
                         net (fo=0)                   0.000     1.000    b[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     1.232 f  b_IBUF[3]_inst/O
                         net (fo=16, routed)          0.964     2.196    calc/mul/led_b_OBUF[3]
    SLICE_X52Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.241 r  calc/mul/result[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    calc/p_0_in[2]
    SLICE_X52Y23         FDRE                                         r  calc/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    calc/led_clk_OBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  calc/result_reg[2]/C

Slack:                    inf
  Source:                 b[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.327ns (25.062%)  route 0.979ns (74.938%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  b[1] (IN)
                         net (fo=0)                   0.000     1.000    b[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     1.220 r  b_IBUF[1]_inst/O
                         net (fo=30, routed)          0.979     2.199    calc/mul/led_b_OBUF[1]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.045     2.244 r  calc/mul/result[1]_i_2/O
                         net (fo=1, routed)           0.000     2.244    calc/mul/result[1]_i_2_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     2.306 r  calc/mul/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.306    calc/p_0_in[1]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[1]/C

Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.313ns (22.858%)  route 1.055ns (77.142%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 f  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 f  b_IBUF[0]_inst/O
                         net (fo=21, routed)          0.911     2.133    calc/led_b_OBUF[0]
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.178 r  calc/result[7]_i_2/O
                         net (fo=4, routed)           0.144     2.323    calc/mul/result_reg[4]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.368 r  calc/mul/result[5]_i_1/O
                         net (fo=1, routed)           0.000     2.368    calc/p_0_in[5]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/C

Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.317ns (23.083%)  route 1.055ns (76.917%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 f  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 f  b_IBUF[0]_inst/O
                         net (fo=21, routed)          0.911     2.133    calc/led_b_OBUF[0]
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.178 r  calc/result[7]_i_2/O
                         net (fo=4, routed)           0.144     2.323    calc/mul/result_reg[4]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.049     2.372 r  calc/mul/result[6]_i_1/O
                         net (fo=1, routed)           0.000     2.372    calc/p_0_in[6]
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C

Slack:                    inf
  Source:                 b[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.277ns (19.935%)  route 1.112ns (80.064%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R3                                                0.000     1.000 r  b[3] (IN)
                         net (fo=0)                   0.000     1.000    b[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     1.232 r  b_IBUF[3]_inst/O
                         net (fo=16, routed)          1.112     2.344    calc/mul/led_b_OBUF[3]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.389 r  calc/mul/result[3]_i_1/O
                         net (fo=1, routed)           0.000     2.389    calc/p_0_in[3]
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    calc/led_clk_OBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/C

Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.268ns (19.095%)  route 1.134ns (80.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 r  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 r  b_IBUF[0]_inst/O
                         net (fo=21, routed)          1.134     2.356    calc/mul/led_b_OBUF[0]
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.401 r  calc/mul/result[0]_i_1/O
                         net (fo=1, routed)           0.000     2.401    calc/p_0_in[0]
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    calc/led_clk_OBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.210ns (14.904%)  route 1.196ns (85.096%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=38, routed)          1.196     2.406    calc/rst_IBUF
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    calc/led_clk_OBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  calc/result_reg[3]/C

Slack:                    inf
  Source:                 b[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.277ns (19.330%)  route 1.155ns (80.670%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R3                                                0.000     1.000 r  b[3] (IN)
                         net (fo=0)                   0.000     1.000    b[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     1.232 r  b_IBUF[3]_inst/O
                         net (fo=16, routed)          1.155     2.387    calc/mul/led_b_OBUF[3]
    SLICE_X52Y22         LUT5 (Prop_lut5_I3_O)        0.045     2.432 r  calc/mul/result[4]_i_1/O
                         net (fo=1, routed)           0.000     2.432    calc/p_0_in[4]
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    calc/led_clk_OBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.210ns (14.167%)  route 1.269ns (85.833%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  rst (IN)
                         net (fo=0)                   0.000     1.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     1.210 r  rst_IBUF_inst/O
                         net (fo=38, routed)          1.269     2.479    calc/rst_IBUF
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    calc/led_clk_OBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  calc/result_reg[0]/C

Slack:                    inf
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.313ns (20.463%)  route 1.215ns (79.537%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V2                                                0.000     1.000 f  b[0] (IN)
                         net (fo=0)                   0.000     1.000    b[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     1.223 f  b_IBUF[0]_inst/O
                         net (fo=21, routed)          0.911     2.133    calc/led_b_OBUF[0]
    SLICE_X52Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.178 r  calc/result[7]_i_2/O
                         net (fo=4, routed)           0.304     2.483    calc/mul/result_reg[4]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.528 r  calc/mul/result[7]_i_1/O
                         net (fo=1, routed)           0.000     2.528    calc/p_0_in[7]
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    calc/led_clk_OBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  calc/result_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.359ns  (logic 4.910ns (43.228%)  route 6.449ns (56.772%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  calc/result_reg[6]/Q
                         net (fo=9, routed)           1.327     6.879    calc/result[6]
    SLICE_X53Y23         LUT5 (Prop_lut5_I2_O)        0.296     7.175 r  calc/shift_reg[4]_i_4/O
                         net (fo=4, routed)           0.990     8.165    calc/shift_reg[4]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  calc/shift_reg[2]_i_2/O
                         net (fo=2, routed)           0.805     9.094    calc/shift_reg[2]_i_2_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.218 f  calc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.263    10.481    calc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.154    10.635 r  calc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    12.699    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    16.434 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.434    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 4.650ns (42.119%)  route 6.391ns (57.881%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  calc/result_reg[6]/Q
                         net (fo=9, routed)           1.327     6.879    calc/result[6]
    SLICE_X53Y23         LUT5 (Prop_lut5_I2_O)        0.296     7.175 r  calc/shift_reg[4]_i_4/O
                         net (fo=4, routed)           0.990     8.165    calc/shift_reg[4]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  calc/shift_reg[2]_i_2/O
                         net (fo=2, routed)           0.805     9.094    calc/shift_reg[2]_i_2_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.218 f  calc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.263    10.481    calc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.605 r  calc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.006    12.611    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.115 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.115    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.929ns  (logic 4.911ns (44.936%)  route 6.018ns (55.064%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  calc/result_reg[6]/Q
                         net (fo=9, routed)           1.327     6.879    calc/result[6]
    SLICE_X53Y23         LUT5 (Prop_lut5_I2_O)        0.296     7.175 r  calc/shift_reg[4]_i_4/O
                         net (fo=4, routed)           0.990     8.165    calc/shift_reg[4]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.289 f  calc/shift_reg[2]_i_2/O
                         net (fo=2, routed)           0.805     9.094    calc/shift_reg[2]_i_2_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.218 r  calc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.069    10.287    calc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.152    10.439 r  calc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.828    12.266    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    16.004 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.004    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 5.577ns (51.399%)  route 5.273ns (48.601%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  calc/result_reg[5]/Q
                         net (fo=10, routed)          1.139     6.732    calc/result[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.856 r  calc/hundreds__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.856    driver/S[3]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  driver/hundreds__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    driver/hundreds__0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.528 f  driver/hundreds__0_carry__0/CO[0]
                         net (fo=2, routed)           1.027     8.555    calc/CO[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.373     8.928 r  calc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.269    10.197    calc/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.152    10.349 r  calc/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.837    12.186    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.924 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.924    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 4.666ns (43.443%)  route 6.074ns (56.557%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  calc/result_reg[6]/Q
                         net (fo=9, routed)           1.327     6.879    calc/result[6]
    SLICE_X53Y23         LUT5 (Prop_lut5_I2_O)        0.296     7.175 r  calc/shift_reg[4]_i_4/O
                         net (fo=4, routed)           0.990     8.165    calc/shift_reg[4]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  calc/shift_reg[2]_i_2/O
                         net (fo=2, routed)           0.805     9.094    calc/shift_reg[2]_i_2_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.218 f  calc/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.069    10.287    calc/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.411 r  calc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.884    12.295    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.814 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.814    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 5.322ns (50.219%)  route 5.275ns (49.781%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  calc/result_reg[5]/Q
                         net (fo=10, routed)          1.139     6.732    calc/result[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.856 r  calc/hundreds__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.856    driver/S[3]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  driver/hundreds__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.257    driver/hundreds__0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.528 r  driver/hundreds__0_carry__0/CO[0]
                         net (fo=2, routed)           1.027     8.555    calc/CO[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.373     8.928 f  calc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.269    10.197    calc/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.321 r  calc/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.840    12.161    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.671 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.671    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 4.911ns (46.686%)  route 5.608ns (53.314%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.074    calc/led_clk_OBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  calc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  calc/result_reg[6]/Q
                         net (fo=9, routed)           1.327     6.879    calc/result[6]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.324     7.203 r  calc/shift_reg[4]_i_3/O
                         net (fo=4, routed)           0.449     7.652    calc/shift_reg[4]_i_3_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.326     7.978 r  calc/shift_reg[3]_i_2/O
                         net (fo=2, routed)           0.771     8.749    calc/result_reg[2]_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  calc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.124     9.997    calc/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.121 r  calc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.937    12.059    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.594 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.594    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 5.076ns (50.921%)  route 4.892ns (49.079%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          2.926    11.447    led_clk_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.968 f  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000    14.968    led_clk
    L1                                                                f  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 3.974ns (41.505%)  route 5.600ns (58.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.075    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y22         FDSE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDSE (Prop_fdse_C_Q)         0.456     5.531 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           5.600    11.132    serial_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.649 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.649    serial_tx
    A18                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.964ns (46.184%)  route 5.785ns (53.816%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R3                                                0.000     2.000 r  b[3] (IN)
                         net (fo=0)                   0.000     2.000    b[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     3.464 r  b_IBUF[3]_inst/O
                         net (fo=16, routed)          5.785     9.249    led_b_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.749 r  led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.749    led_b[3]
    V14                                                               r  led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.475ns (51.723%)  route 1.377ns (48.277%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.745     1.629    led_clk_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.851 r  led_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.851    led_clk
    L1                                                                r  led_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.425ns (75.826%)  route 0.454ns (24.174%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  a[0] (IN)
                         net (fo=0)                   0.000     1.000    a[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     1.219 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          0.454     1.673    led_a_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.879 r  led_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.879    led_a[0]
    U16                                                               r  led_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_op[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.426ns (73.252%)  route 0.521ns (26.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V17                                               0.000     1.000 r  op[0] (IN)
                         net (fo=0)                   0.000     1.000    op[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     1.221 r  op_IBUF[0]_inst/O
                         net (fo=9, routed)           0.521     1.742    led_op_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.947 r  led_op_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.947    led_op[0]
    V13                                                               r  led_op[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.437ns (72.531%)  route 0.544ns (27.469%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  a[3] (IN)
                         net (fo=0)                   0.000     1.000    a[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     1.227 r  a_IBUF[3]_inst/O
                         net (fo=21, routed)          0.544     1.771    led_a_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.981 r  led_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.981    led_a[3]
    V19                                                               r  led_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.420ns (70.154%)  route 0.604ns (29.846%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  a[2] (IN)
                         net (fo=0)                   0.000     1.000    a[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     1.218 r  a_IBUF[2]_inst/O
                         net (fo=23, routed)          0.604     1.822    led_a_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.024 r  led_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.024    led_a[2]
    U19                                                               r  led_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.465ns (65.655%)  route 0.766ns (34.345%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  a[1] (IN)
                         net (fo=0)                   0.000     1.000    a[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     1.234 r  a_IBUF[1]_inst/O
                         net (fo=26, routed)          0.766     2.000    led_a_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.231 r  led_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.231    led_a[1]
    E19                                                               r  led_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.409ns (60.363%)  route 0.925ns (39.637%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    driver/led_clk_OBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.445     2.050    driver/an_sel[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.095 r  driver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.576    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.776 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.776    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.492ns (62.823%)  route 0.883ns (37.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    driver/led_clk_OBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.445     2.050    driver/an_sel[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.042     2.092 r  driver/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.530    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.816 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.816    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.466ns (61.358%)  route 0.923ns (38.642%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    driver/led_clk_OBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.233     1.838    calc/an_sel[0]
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.883 f  calc/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.286     2.169    calc/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.214 r  calc/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.618    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.830 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.830    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.488ns (62.084%)  route 0.909ns (37.916%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    driver/led_clk_OBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  driver/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  driver/counter_reg[14]/Q
                         net (fo=8, routed)           0.233     1.838    driver/an_sel[0]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.047     1.885 r  driver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.676     2.561    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.838 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.838    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X54Y22         FDSE                                         r  uart_tx/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.904ns (36.489%)  route 3.314ns (63.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.968     3.424    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT3 (Prop_lut3_I2_O)        0.117     3.541 r  uart_tx/bit_counter[3]_i_1/O
                         net (fo=5, routed)           0.999     4.540    uart_tx/bit_counter[3]_i_1_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I5_O)        0.331     4.871 r  uart_tx/shift_reg[9]_i_1/O
                         net (fo=10, routed)          0.348     5.219    uart_tx/shift_reg[9]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          1.438     4.779    uart_tx/led_clk_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  uart_tx/shift_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.269ns (21.035%)  route 1.011ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           1.011     1.235    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.280 r  uart_tx/state_i_1/O
                         net (fo=1, routed)           0.000     1.280    uart_tx/state_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  uart_tx/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  uart_tx/state_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.269ns (20.907%)  route 1.019ns (79.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.148     1.288    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.269ns (20.907%)  route 1.019ns (79.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.148     1.288    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.269ns (20.907%)  route 1.019ns (79.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.148     1.288    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.269ns (20.907%)  route 1.019ns (79.093%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.148     1.288    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  uart_tx/counter_reg[7]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.269ns (20.045%)  route 1.074ns (79.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.203     1.343    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.269ns (20.045%)  route 1.074ns (79.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.203     1.343    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.269ns (20.045%)  route 1.074ns (79.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.203     1.343    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.269ns (20.045%)  route 1.074ns (79.955%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.203     1.343    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  uart_tx/counter_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            uart_tx/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.269ns (19.684%)  route 1.099ns (80.316%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=3, routed)           0.871     1.095    uart_tx/enable_IBUF
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.140 r  uart_tx/counter[0]_i_1/O
                         net (fo=14, routed)          0.228     1.368    uart_tx/counter[0]_i_1_n_0
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    led_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  led_clk_OBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    uart_tx/led_clk_OBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  uart_tx/counter_reg[12]/C





