%TF.GenerationSoftware,KiCad,Pcbnew,8.0.8*%
%TF.CreationDate,2025-02-20T21:51:01-07:00*%
%TF.ProjectId,my actual macropad,6d792061-6374-4756-916c-206d6163726f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.8) date 2025-02-20 21:51:01*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,2.000000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,3.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD17C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD18C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,Net-(D1-DIN)*%
X124455000Y-71736250D03*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X124455000Y-74276250D03*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X124455000Y-76816250D03*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X124455000Y-79356250D03*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X124455000Y-81896250D03*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X124455000Y-84436250D03*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X124455000Y-86976250D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(D10-K)*%
X139695000Y-86976250D03*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(D7-K)*%
X139695000Y-84436250D03*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(D5-K)*%
X139695000Y-81896250D03*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,unconnected-(U1-GPIO3{slash}MOSI-Pad11)*%
X139695000Y-79356250D03*
%TO.P,U1,12,3V3*%
%TO.N,unconnected-(U1-3V3-Pad12)*%
X139695000Y-76816250D03*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X139695000Y-74276250D03*
%TO.P,U1,14,VBUS*%
%TO.N,+5V*%
X139695000Y-71736250D03*
%TD*%
D11*
%TO.P,SW9,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-135413750D03*
%TO.P,SW9,2,2*%
%TO.N,Net-(D12-A)*%
X146208750Y-137953750D03*
%TD*%
%TO.P,SW8,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-135413750D03*
%TO.P,SW8,2,2*%
%TO.N,Net-(D11-A)*%
X127158750Y-137953750D03*
%TD*%
%TO.P,SW7,1,1*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X114458750Y-135413750D03*
%TO.P,SW7,2,2*%
%TO.N,Net-(D10-A)*%
X108108750Y-137953750D03*
%TD*%
%TO.P,SW6,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-116363750D03*
%TO.P,SW6,2,2*%
%TO.N,Net-(D7-A)*%
X146208750Y-118903750D03*
%TD*%
%TO.P,SW5,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-116363750D03*
%TO.P,SW5,2,2*%
%TO.N,Net-(D8-A)*%
X127158750Y-118903750D03*
%TD*%
%TO.P,SW4,1,1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-97313750D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(D5-A)*%
X146208750Y-99853750D03*
%TD*%
%TO.P,SW3,1,1*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-97313750D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(D6-A)*%
X127158750Y-99853750D03*
%TD*%
%TO.P,SW2,1,1*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X114458750Y-116363750D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(D9-A)*%
X108108750Y-118903750D03*
%TD*%
D12*
%TO.P,SW1,A,A*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X104668750Y-99893750D03*
D13*
%TO.P,SW1,B,B*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X104668750Y-104893750D03*
%TO.P,SW1,C,C*%
%TO.N,GND*%
X104668750Y-102393750D03*
D14*
%TO.P,SW1,MP*%
%TO.N,N/C*%
X112168750Y-96793750D03*
X112168750Y-107993750D03*
D13*
%TO.P,SW1,S1,S1*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X119168750Y-104893750D03*
%TO.P,SW1,S2,S2*%
%TO.N,GND*%
X119168750Y-99893750D03*
%TD*%
D15*
%TO.P,D11,1,K*%
%TO.N,Net-(D10-K)*%
X140493750Y-144303750D03*
D16*
%TO.P,D11,2,A*%
%TO.N,Net-(D11-A)*%
X140493750Y-136683750D03*
%TD*%
D15*
%TO.P,D9,1,K*%
%TO.N,Net-(D7-K)*%
X121443750Y-125253750D03*
D16*
%TO.P,D9,2,A*%
%TO.N,Net-(D9-A)*%
X121443750Y-117633750D03*
%TD*%
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X140493750Y-98583750D03*
D15*
%TO.P,D6,1,K*%
%TO.N,Net-(D5-K)*%
X140493750Y-106203750D03*
%TD*%
%TO.P,D7,1,K*%
%TO.N,Net-(D7-K)*%
X159543750Y-125253750D03*
D16*
%TO.P,D7,2,A*%
%TO.N,Net-(D7-A)*%
X159543750Y-117633750D03*
%TD*%
D15*
%TO.P,D5,1,K*%
%TO.N,Net-(D5-K)*%
X159543750Y-106203750D03*
D16*
%TO.P,D5,2,A*%
%TO.N,Net-(D5-A)*%
X159543750Y-98583750D03*
%TD*%
D15*
%TO.P,D12,1,K*%
%TO.N,Net-(D10-K)*%
X159543750Y-144303750D03*
D16*
%TO.P,D12,2,A*%
%TO.N,Net-(D12-A)*%
X159543750Y-136683750D03*
%TD*%
D15*
%TO.P,D8,1,K*%
%TO.N,Net-(D7-K)*%
X140493750Y-125253750D03*
D16*
%TO.P,D8,2,A*%
%TO.N,Net-(D8-A)*%
X140493750Y-117633750D03*
%TD*%
D15*
%TO.P,D10,1,K*%
%TO.N,Net-(D10-K)*%
X121443750Y-144303750D03*
D16*
%TO.P,D10,2,A*%
%TO.N,Net-(D10-A)*%
X121443750Y-136683750D03*
%TD*%
D17*
%TO.N,Net-(D5-K)*%
X153900000Y-104300000D03*
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X100500000Y-90700000D03*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X119500000Y-86200000D03*
X117100000Y-93400000D03*
%TO.N,GND*%
X121900000Y-90100000D03*
%TO.N,+5V*%
X102400000Y-95100000D03*
%TO.N,Net-(D1-DIN)*%
X106100000Y-93800000D03*
%TO.N,GND*%
X96100000Y-104500000D03*
%TO.N,+5V*%
X167500000Y-98200000D03*
%TO.N,GND*%
X165900000Y-96200000D03*
%TD*%
D18*
%TO.N,Net-(D5-K)*%
X153898750Y-104298750D02*
X153900000Y-104300000D01*
X155200000Y-96652399D02*
X153898750Y-97953649D01*
X147100000Y-83000000D02*
X155200000Y-91100000D01*
X141300000Y-83000000D02*
X147100000Y-83000000D01*
X140798750Y-83000000D02*
X141300000Y-83000000D01*
X155200000Y-91100000D02*
X155200000Y-96652399D01*
X153898750Y-97953649D02*
X153898750Y-104298750D01*
X139695000Y-81896250D02*
X140798750Y-83000000D01*
X156298750Y-90798750D02*
X156298750Y-102958750D01*
X156298750Y-102958750D02*
X159543750Y-106203750D01*
X147396250Y-81896250D02*
X156298750Y-90798750D01*
X139695000Y-81896250D02*
X147396250Y-81896250D01*
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X98200000Y-90900000D02*
X98400000Y-90700000D01*
X92500000Y-104500000D02*
X92500000Y-96600000D01*
X102300000Y-106700000D02*
X94700000Y-106700000D01*
X98400000Y-90700000D02*
X100500000Y-90700000D01*
X94700000Y-106700000D02*
X92500000Y-104500000D01*
X102862500Y-106700000D02*
X102300000Y-106700000D01*
X92500000Y-96600000D02*
X98200000Y-90900000D01*
X104668750Y-104893750D02*
X102862500Y-106700000D01*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X117100000Y-93400000D02*
X117100000Y-88600000D01*
X117100000Y-88600000D02*
X119500000Y-86200000D01*
%TO.N,GND*%
X119168750Y-92831250D02*
X121900000Y-90100000D01*
X119168750Y-99893750D02*
X119168750Y-92831250D01*
%TO.N,+5V*%
X108000000Y-70100000D02*
X138058750Y-70100000D01*
X102400000Y-95100000D02*
X102400000Y-75700000D01*
X138058750Y-70100000D02*
X139695000Y-71736250D01*
X102400000Y-75700000D02*
X108000000Y-70100000D01*
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X120126250Y-84436250D02*
X124455000Y-84436250D01*
X104668750Y-99893750D02*
X120126250Y-84436250D01*
%TO.N,Net-(D1-DIN)*%
X106100000Y-93800000D02*
X106100000Y-90091250D01*
X106100000Y-90091250D02*
X124455000Y-71736250D01*
%TO.N,GND*%
X98206250Y-102393750D02*
X96100000Y-104500000D01*
X104668750Y-102393750D02*
X98206250Y-102393750D01*
X105868750Y-101193750D02*
X104668750Y-102393750D01*
X117868750Y-101193750D02*
X105868750Y-101193750D01*
X119168750Y-99893750D02*
X117868750Y-101193750D01*
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X124455000Y-99607500D02*
X124455000Y-86976250D01*
X119168750Y-104893750D02*
X124455000Y-99607500D01*
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-85870000D02*
X124455000Y-76816250D01*
X133508750Y-97313750D02*
X133508750Y-85870000D01*
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X147492500Y-97313750D02*
X124455000Y-74276250D01*
X152558750Y-97313750D02*
X147492500Y-97313750D01*
%TO.N,+5V*%
X142284779Y-71736250D02*
X139695000Y-71736250D01*
X167500000Y-96951471D02*
X142284779Y-71736250D01*
X167500000Y-98200000D02*
X167500000Y-96951471D01*
%TO.N,GND*%
X165900000Y-96200000D02*
X143976250Y-74276250D01*
X143976250Y-74276250D02*
X139695000Y-74276250D01*
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X114458750Y-116363750D02*
X114458750Y-135413750D01*
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X152558750Y-97313750D02*
X152558750Y-135413750D01*
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X133508750Y-97313750D02*
X133508750Y-135413750D01*
%TD*%
M02*
