Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 15:59:06 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/workspace/SOC_lab/caravel-soc_fpga-lab/lab-exmem_fir/testbench/counter_la_fir/lab4_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (63)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: wb_clk_i (HIGH)

delay_reg[0]/C
delay_reg[1]/C
delay_reg[2]/C
delay_reg[3]/C
ready_reg/C
user_bram/RAM_reg_0/CLKARDCLK
user_bram/RAM_reg_0/CLKBWRCLK
user_bram/RAM_reg_1/CLKARDCLK
user_bram/RAM_reg_1/CLKBWRCLK


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

delay_reg[0]/CLR
delay_reg[0]/D
delay_reg[1]/CLR
delay_reg[1]/D
delay_reg[2]/CLR
delay_reg[2]/D
delay_reg[3]/CLR
delay_reg[3]/D
ready_reg/CLR
ready_reg/D
user_bram/RAM_reg_0/ADDRARDADDR[10]
user_bram/RAM_reg_0/ADDRARDADDR[11]
user_bram/RAM_reg_0/ADDRARDADDR[12]
user_bram/RAM_reg_0/ADDRARDADDR[13]
user_bram/RAM_reg_0/ADDRARDADDR[14]
user_bram/RAM_reg_0/ADDRARDADDR[4]
user_bram/RAM_reg_0/ADDRARDADDR[5]
user_bram/RAM_reg_0/ADDRARDADDR[6]
user_bram/RAM_reg_0/ADDRARDADDR[7]
user_bram/RAM_reg_0/ADDRARDADDR[8]
user_bram/RAM_reg_0/ADDRARDADDR[9]
user_bram/RAM_reg_0/ADDRBWRADDR[10]
user_bram/RAM_reg_0/ADDRBWRADDR[11]
user_bram/RAM_reg_0/ADDRBWRADDR[12]
user_bram/RAM_reg_0/ADDRBWRADDR[13]
user_bram/RAM_reg_0/ADDRBWRADDR[14]
user_bram/RAM_reg_0/ADDRBWRADDR[4]
user_bram/RAM_reg_0/ADDRBWRADDR[5]
user_bram/RAM_reg_0/ADDRBWRADDR[6]
user_bram/RAM_reg_0/ADDRBWRADDR[7]
user_bram/RAM_reg_0/ADDRBWRADDR[8]
user_bram/RAM_reg_0/ADDRBWRADDR[9]
user_bram/RAM_reg_0/DIADI[0]
user_bram/RAM_reg_0/DIADI[10]
user_bram/RAM_reg_0/DIADI[11]
user_bram/RAM_reg_0/DIADI[12]
user_bram/RAM_reg_0/DIADI[13]
user_bram/RAM_reg_0/DIADI[14]
user_bram/RAM_reg_0/DIADI[15]
user_bram/RAM_reg_0/DIADI[1]
user_bram/RAM_reg_0/DIADI[2]
user_bram/RAM_reg_0/DIADI[3]
user_bram/RAM_reg_0/DIADI[4]
user_bram/RAM_reg_0/DIADI[5]
user_bram/RAM_reg_0/DIADI[6]
user_bram/RAM_reg_0/DIADI[7]
user_bram/RAM_reg_0/DIADI[8]
user_bram/RAM_reg_0/DIADI[9]
user_bram/RAM_reg_0/ENARDEN
user_bram/RAM_reg_0/RSTRAMB
user_bram/RAM_reg_0/WEA[0]
user_bram/RAM_reg_0/WEA[1]
user_bram/RAM_reg_1/ADDRARDADDR[10]
user_bram/RAM_reg_1/ADDRARDADDR[11]
user_bram/RAM_reg_1/ADDRARDADDR[12]
user_bram/RAM_reg_1/ADDRARDADDR[13]
user_bram/RAM_reg_1/ADDRARDADDR[14]
user_bram/RAM_reg_1/ADDRARDADDR[4]
user_bram/RAM_reg_1/ADDRARDADDR[5]
user_bram/RAM_reg_1/ADDRARDADDR[6]
user_bram/RAM_reg_1/ADDRARDADDR[7]
user_bram/RAM_reg_1/ADDRARDADDR[8]
user_bram/RAM_reg_1/ADDRARDADDR[9]
user_bram/RAM_reg_1/ADDRBWRADDR[10]
user_bram/RAM_reg_1/ADDRBWRADDR[11]
user_bram/RAM_reg_1/ADDRBWRADDR[12]
user_bram/RAM_reg_1/ADDRBWRADDR[13]
user_bram/RAM_reg_1/ADDRBWRADDR[14]
user_bram/RAM_reg_1/ADDRBWRADDR[4]
user_bram/RAM_reg_1/ADDRBWRADDR[5]
user_bram/RAM_reg_1/ADDRBWRADDR[6]
user_bram/RAM_reg_1/ADDRBWRADDR[7]
user_bram/RAM_reg_1/ADDRBWRADDR[8]
user_bram/RAM_reg_1/ADDRBWRADDR[9]
user_bram/RAM_reg_1/DIADI[0]
user_bram/RAM_reg_1/DIADI[10]
user_bram/RAM_reg_1/DIADI[11]
user_bram/RAM_reg_1/DIADI[12]
user_bram/RAM_reg_1/DIADI[13]
user_bram/RAM_reg_1/DIADI[14]
user_bram/RAM_reg_1/DIADI[15]
user_bram/RAM_reg_1/DIADI[1]
user_bram/RAM_reg_1/DIADI[2]
user_bram/RAM_reg_1/DIADI[3]
user_bram/RAM_reg_1/DIADI[4]
user_bram/RAM_reg_1/DIADI[5]
user_bram/RAM_reg_1/DIADI[6]
user_bram/RAM_reg_1/DIADI[7]
user_bram/RAM_reg_1/DIADI[8]
user_bram/RAM_reg_1/DIADI[9]
user_bram/RAM_reg_1/ENARDEN
user_bram/RAM_reg_1/RSTRAMB
user_bram/RAM_reg_1/WEA[0]
user_bram/RAM_reg_1/WEA[1]

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (63)
-------------------------------
 There are 63 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  127          inf        0.000                      0                  127           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[10]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[11]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[12]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[13]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[14]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_0/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.454 r  user_bram/RAM_reg_0/DOBDO[15]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  user_bram/RAM_reg_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  user_bram/RAM_reg_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 5.099ns (86.443%)  route 0.800ns (13.557%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         RAMB36E1                     0.000     0.000 r  user_bram/RAM_reg_1/CLKBWRCLK
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     3.254    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.645     5.899 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.899    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.242ns (63.151%)  route 0.141ns (36.849%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  delay_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  delay_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.282    delay[2]
                                                                      f  ready_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     0.383 r  ready_i_1/O
                         net (fo=1, unplaced)         0.000     0.383    next_ready
                         FDCE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.239ns (44.964%)  route 0.293ns (55.036%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  delay_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  delay_reg[0]/Q
                         net (fo=5, unplaced)         0.293     0.434    delay[0]
                                                                      f  delay[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.532 r  delay[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.532    delay[0]_i_1_n_0
                         FDCE                                         r  delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 f  wb_rst_i_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.548    wb_rst_i_IBUF
                         FDCE                                         f  delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 f  wb_rst_i_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.548    wb_rst_i_IBUF
                         FDCE                                         f  delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 f  wb_rst_i_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.548    wb_rst_i_IBUF
                         FDCE                                         f  delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 f  wb_rst_i_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.548    wb_rst_i_IBUF
                         FDCE                                         f  delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            ready_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 f  wb_rst_i_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.548    wb_rst_i_IBUF
                         FDCE                                         f  ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[6]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[6] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[6]
                                                                      r  wbs_adr_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  wbs_adr_i_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.548    user_bram/wbs_adr_i_IBUF[6]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.548    user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            user_bram/RAM_reg_0/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.337     0.548    user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  user_bram/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





