TOOL:	xrun	24.03-s005: Started on Apr 22, 2025 at 17:00:49 EDT
TOOL:	xrun(64)	24.03-s005: Started on Apr 22, 2025 at 17:00:49 EDT
xrun(64): 24.03-s005: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
Loading snapshot worklib.sc_main:sc_module .................... Done
----------------------------------------------
Setting start to 0 and mem_we to 0 at 0 s
Start up with 1 cycle
Instruction cycle start time - 0 s
xcelium> database -open waves -into waves.shm -default -event
Created default SHM database waves
xcelium> probe -create -shm sc_main -all -depth all
Created probe 1
xcelium> run
----------------------------------------------
Run reset test
Instruction cycle start time - 10 ns
Reset test PASSED
----------------------------------------------
----------------------------------------------
Eight cycles of memory writes (addresses 0-5 and 32-33)
----------------------------------------------
0x7220 written to Memory[0] - nothing in datapath
Instruction cycle start time - 20 ns
0x8002 written to Memory[1] - nothing in datapath
Instruction cycle start time - 30 ns
0x8112 written to Memory[2] - nothing in datapath
Instruction cycle start time - 40 ns
0x0001 written to Memory[3] - nothing in datapath
Instruction cycle start time - 50 ns
0x9202 written to Memory[4] - nothing in datapath
Instruction cycle start time - 60 ns
0xF000 written to Memory[5] - nothing in datapath
Instruction cycle start time - 70 ns
0x0003 written to Memory[32] - nothing in datapath
Instruction cycle start time - 80 ns
0x0004 written to Memory[33] - nothing in datapath
Instruction cycle start time - 90 ns
----------------------------------------------
Clearing reset and starting datapath tests
This test includes the six instructions from PLPD pg. 296
A compiling for the following C code:
int main(){
    A[0] = 2;
    A[1] = 3;
    A[2] = A[1] + A[0];
    return 0;
}
----------------------------------------------
Testing Start Signal
Instruction cycle start time - 100 ns
Expected PC Register value of 0000000000000000
Start Test Passed
----------------------------------------------
Testing 0x7220 - ldi $2 32
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 110 ns
in_data_in 0000000000000000 115 ns
0000 115 ns
Got expected PC Address of 0000000000000000... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 120 ns
in_data_in 0111001000100000 125 ns
0000 125 ns
Got expected opcode of 0111... IFETCH2 test passed
----------------------------------------------
Instruction Decode Cycle
Instruction cycle start time - 130 ns
in_data_in 0111001000100000 135 ns
0000 135 ns
Got expected values of 0000000000000000 and 0000000000000000
Instruction Decode PASSED
----------------------------------------------
Execute Cycle
Instruction cycle start time - 140 ns
in_data_in 0111001000100000 145 ns
0111 145 ns
Got expected alu_result reg of 0000000000100000
... Execution Stage Test Passed!
----------------------------------------------
Write Back Cycle - WB_ALU
Instruction cycle start time - 150 ns
in_data_in 0111001000100000 155 ns
1010 155 ns
Got expected register_file[2] = 0000000000100000
Got expected alu_result reg of 0000000000000001
... Load/Store Test Passed!
----------------------------------------------
Testing 0x8002 - ld $r0 $r2 0
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 160 ns
in_data_in 0111001000100000 165 ns
0000 165 ns
Got expected PC Address of 0000000000000001... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 170 ns
in_data_in 1000000000000010 175 ns
0000 175 ns
Got expected opcode of 1000... IFETCH2 test passed
----------------------------------------------
Instruction Decode Cycle
Instruction cycle start time - 180 ns
in_data_in 1000000000000010 185 ns
0000 185 ns
Got expected values of 0000000000000000 and 0000000000100000
Instruction Decode PASSED
----------------------------------------------
Execution Cycle
Instruction cycle start time - 190 ns
in_data_in 1000000000000010 195 ns
1000 195 ns
Got expected alu_result reg of 0000000000100000
... Execution Stage Test Passed!
----------------------------------------------
Load/Store Cycle - MEM_LD
Instruction cycle start time - 200 ns
in_data_in 1000000000000010 205 ns
1000 205 ns
Got expected addr_out = 0000000000100000
... MEM_LD Stage Test Passed!
----------------------------------------------
Load/Store Cycle - MEM_LD2
Instruction cycle start time - 210 ns
in_data_in 0000000000000011 215 ns
1000 215 ns
in_enable_mdr 0000000000000011 0000000000000011
The mdr_reg contains the expected value of 0000000000000011
MEM_LD2 Test Passed
----------------------------------------------
Write Back Cycle - WB_LD
Instruction cycle start time - 220 ns
in_data_in 0000000000000011 225 ns
1010 225 ns
The register_file[0] is the expected value of 0000000000000011
The PC is the expected value of 0000000000000010
WB_LD Test PASSED
----------------------------------------------
Testing 0x8112 - ld $r1 $r3 1
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 230 ns
in_data_in 0000000000000011 235 ns
0000 235 ns
Got expected PC Address of 0000000000000010... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 240 ns
in_data_in 1000000100010010 245 ns
0000 245 ns
Got expected opcode of 1000... IFETCH2 test passed
----------------------------------------------
Instruction Decode Cycle
Instruction cycle start time - 250 ns
in_data_in 1000000100010010 255 ns
0000 255 ns
Got expected values of 0000000000000000 and 0000000000100000
Instruction Decode PASSED
----------------------------------------------
Execution Cycle
Instruction cycle start time - 260 ns
in_data_in 1000000100010010 265 ns
1000 265 ns
Got expected alu_result reg of 0000000000100001
... Execution Stage Test Passed!
----------------------------------------------
Load/Store Cycle - MEM_LD
Instruction cycle start time - 270 ns
in_data_in 1000000100010010 275 ns
1000 275 ns
Got expected addr_out = 0000000000100001
... MEM_LD Stage Test Passed!
----------------------------------------------
Load/Store Cycle - MEM_LD2
Instruction cycle start time - 280 ns
in_data_in 0000000000000100 285 ns
1000 285 ns
in_enable_mdr 0000000000000100 0000000000000100
The mdr_reg contains the expected value of 0000000000000100
MEM_LD2 Test Passed
----------------------------------------------
Write Back Cycle - WB_LD
Instruction cycle start time - 290 ns
in_data_in 0000000000000100 295 ns
1010 295 ns
The register_file[1] is the expected value of 0000000000000100
----------------------------------------------
Testing 0x0001 - add $r0 $r0 $r1
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 300 ns
in_data_in 0000000000000100 305 ns
0000 305 ns
Got expected PC Address of 0000000000000011... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 310 ns
in_data_in 0000000000000001 315 ns
0000 315 ns
Got expected opcode of 0000... IFETCH2 test passed
----------------------------------------------
Instruction Decode Cycle
Instruction cycle start time - 320 ns
in_data_in 0000000000000001 325 ns
0000 325 ns
Got expected values of 0000000000000011 and 0000000000000100
Instruction Decode PASSED
----------------------------------------------
Execute Cycle
Instruction cycle start time - 330 ns
in_data_in 0000000000000001 335 ns
0000 335 ns
Got expected alu_result reg of 0000000000000111
... Execution Stage Test Passed!
----------------------------------------------
Instruction cycle start time - 340 ns
Write Back - WB_ALU
Instruction cycle start time - 340 ns
in_data_in 0000000000000001 345 ns
1010 345 ns
Got expected alu_result reg of 0000000000000100
Got expected register_file[0] of 0000000000000111
... Write Back Test Passed!
----------------------------------------------
Testing 0x9202 - st $r0 2($r2)
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 350 ns
in_data_in 0000000000000001 355 ns
0000 355 ns
Got expected PC Address of 0000000000000100... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 360 ns
in_data_in 1001001000000010 365 ns
0000 365 ns
Got expected opcode of 1001... IFETCH2 test passed
----------------------------------------------
Instruction Decode Cycle
Instruction cycle start time - 370 ns
in_data_in 1001001000000010 375 ns
0000 375 ns
Got the expected values of alu_a = 0000000000000111 and alu_b = 0000000000100000
----------------------------------------------
Execute Cycle
Instruction cycle start time - 380 ns
in_data_in 1001001000000010 385 ns
1001 385 ns
Got expected alu_result reg of 0000000000100010
... Execution Stage Test Passed!
----------------------------------------------
Load/Store Cycle - MEM_ST
Instruction cycle start time - 390 ns
in_data_in 1001001000000010 395 ns
1010 395 ns
Expected value of data_out = 0000000000000111
Load/Store Cycle - MEM_ST2
Instruction cycle start time - 400 ns
in_data_in 1001001000000010 405 ns
0000 405 ns
Writing to memory map. No Test
----------------------------------------------
Testing 0xF000 - quit
----------------------------------------------
Instruction Fetch Cycle IFETCH
Instruction cycle start time - 410 ns
in_data_in 1001001000000010 415 ns
0000 415 ns
Got expected PC Address of 0000000000000101... IFETCH test passed
----------------------------------------------
Instruction Fetch Cycle IFETCH2
Instruction cycle start time - 420 ns
in_data_in 1111000000000000 425 ns
0000 425 ns
Got expected opcode of 1111... IFETCH2 test passed
----------------------------------------------
Running a reset test
----------------------------------------------
Run reset test
Instruction cycle start time - 430 ns
Reset test PASSED
----------------------------------------------
----------------------------------------------
Datapath Test completed successfully
----------------------------------------------
----------------------------------------------
TOOL:	xrun(64)	24.03-s005: Exiting on Apr 22, 2025 at 17:00:50 EDT  (total: 00:00:01)
