Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 16 13:09:04 2024
| Host         : gonzo-VirtualBox running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpt -pb xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.pb -rpx xilinx_core_v_mini_mcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_core_v_mini_mcu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       244         
DPIR-1     Warning           Asynchronous driver check                                         32          
HPDR-1     Warning           Port pin direction inconsistency                                  2           
LUTAR-1    Warning           LUT drives async reset alert                                      5           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-16  Warning           Large setup violation                                             799         
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (531)
5. checking no_input_delay (45)
6. checking no_output_delay (48)
7. checking multiple_clock (28203)
8. checking generated_clocks (0)
9. checking loops (26)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (249)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/TCK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff1_q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_reg_top_i/u_control_rx_start_channel/q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (531)
--------------------------------------------------
 There are 531 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (45)
-------------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (28203)
----------------------------------
 There are 28203 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (26)
----------------------
 There are 26 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.747    -4993.926                    875                72649        0.048        0.000                      0                72649        1.000        0.000                       0                 28212  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
clk_i                                       {0.000 4.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0    {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                                 {0.000 5.000}        8.000           125.000         
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 33.333}       66.667          15.000          
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0         -7.747    -4993.926                    875                62958        0.208        0.000                      0                62958       32.833        0.000                       0                 28208  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                   1.000        0.000                       0                     1  
  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       -7.734    -4982.971                    873                62958        0.208        0.000                      0                62958       32.833        0.000                       0                 28208  
  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0         -7.747    -4993.926                    875                62958        0.048        0.000                      0                62958  
clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       -7.747    -4993.926                    875                62958        0.048        0.000                      0                62958  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                ----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0         22.278        0.000                      0                 9691        0.580        0.000                      0                 9691  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0         22.278        0.000                      0                 9691        0.421        0.000                      0                 9691  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       22.278        0.000                      0                 9691        0.421        0.000                      0                 9691  
**async_default**                         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1       22.291        0.000                      0                 9691        0.580        0.000                      0                 9691  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                                                                        
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0                                              
(none)                                    clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1                                            
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0    
(none)                                                                              clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :          875  Failing Endpoints,  Worst Slack       -7.747ns,  Total Violation    -4993.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.747ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 67.892 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.055    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.536    67.892    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/C
                         clock pessimism              0.897    68.789    
                         clock uncertainty           -0.159    68.629    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205    68.424    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.747    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.557%)  route 0.137ns (45.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.602    -0.630    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X92Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/Q
                         net (fo=4, routed)           0.137    -0.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req[be][3]
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.869    -0.871    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/clk_out1_0
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/C
                         clock pessimism              0.275    -0.596    
    SLICE_X90Y21         FDCE (Hold_fdce_C_D)         0.059    -0.537    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X59Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/Q
                         net (fo=1, routed)           0.158    -0.350    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.852    -0.888    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/C
                         clock pessimism              0.255    -0.633    
    SLICE_X57Y3          FDCE (Hold_fdce_C_D)         0.075    -0.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.410%)  route 0.142ns (38.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1_0
    SLICE_X103Y12        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.128    -0.493 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/Q
                         net (fo=1, routed)           0.142    -0.350    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1]_267[4]
    SLICE_X104Y11        LUT5 (Prop_lut5_I2_O)        0.098    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.121    -0.462    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X37Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/Q
                         net (fo=2, routed)           0.173     0.762    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]_0[13]
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/C
                         clock pessimism             -0.092     0.478    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.075     0.553    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.545     0.447    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/clk_cg
    SLICE_X48Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     0.588 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/Q
                         net (fo=2, routed)           0.127     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[1]_0[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/serial_q_i_1__35/O
                         net (fo=1, routed)           0.000     0.760    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg_1
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/clk_cg
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.111     0.459    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.091     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.641    -0.591    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/clk_out1_0
    SLICE_X112Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.297    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][0][q]
    SLICE_X109Y42        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]_2
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/clk_out1_0
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.462    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.602     0.504    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X103Y69        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.645 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/Q
                         net (fo=66, routed)          0.135     0.780    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[0][31]_0[1]
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.869     0.629    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/C
                         clock pessimism             -0.112     0.517    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.052     0.569    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.608    -0.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X94Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/Q
                         net (fo=16, routed)          0.106    -0.353    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][31]_0[24]
    SLICE_X95Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/wr_en_data_arb/q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[31]_2[24]
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.876    -0.864    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/clk_out1_0
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X95Y33         FDCE (Hold_fdce_C_D)         0.091    -0.520    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.585    -0.647    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X66Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.483 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/Q
                         net (fo=8, routed)           0.106    -0.376    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_fsm/bit_cntr_q[2]
    SLICE_X67Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/i___214/O
                         net (fo=1, routed)           0.000    -0.331    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.853    -0.887    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/C
                         clock pessimism              0.253    -0.634    
    SLICE_X67Y44         FDCE (Hold_fdce_C_D)         0.091    -0.543    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.142%)  route 0.158ns (45.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/clk_cg
    SLICE_X37Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/Q
                         net (fo=4, routed)           0.158     0.747    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata_reg[31]_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata[17]_i_1__1/O
                         net (fo=1, routed)           0.000     0.792    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[31]_2[17]
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/clk_cg
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/C
                         clock pessimism             -0.110     0.460    
    SLICE_X36Y74         FDCE (Hold_fdce_C_D)         0.120     0.580    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y5      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y5      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.000       1.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :          873  Failing Endpoints,  Worst Slack       -7.734ns,  Total Violation    -4982.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.734ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 67.892 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.055    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.536    67.892    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/C
                         clock pessimism              0.897    68.789    
                         clock uncertainty           -0.147    68.642    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205    68.437    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]
  -------------------------------------------------------------------
                         required time                         68.437    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.734    

Slack (VIOLATED) :        -7.696ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.147    68.644    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.475    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         68.475    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.696    

Slack (VIOLATED) :        -7.696ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.147    68.644    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.475    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]
  -------------------------------------------------------------------
                         required time                         68.475    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.696    

Slack (VIOLATED) :        -7.696ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.147    68.644    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.475    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]
  -------------------------------------------------------------------
                         required time                         68.475    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.696    

Slack (VIOLATED) :        -7.594ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.147    67.904    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.491    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.491    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.594    

Slack (VIOLATED) :        -7.594ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.147    67.904    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.491    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.491    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.594    

Slack (VIOLATED) :        -7.594ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.147    67.904    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.491    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         67.491    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.594    

Slack (VIOLATED) :        -7.594ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.147    67.904    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.491    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         67.491    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.594    

Slack (VIOLATED) :        -7.588ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.147    65.367    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.162    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]
  -------------------------------------------------------------------
                         required time                         65.162    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.588    

Slack (VIOLATED) :        -7.588ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.147    65.367    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.162    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         65.162    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.557%)  route 0.137ns (45.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.602    -0.630    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X92Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/Q
                         net (fo=4, routed)           0.137    -0.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req[be][3]
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.869    -0.871    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/clk_out1_0
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/C
                         clock pessimism              0.275    -0.596    
    SLICE_X90Y21         FDCE (Hold_fdce_C_D)         0.059    -0.537    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X59Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/Q
                         net (fo=1, routed)           0.158    -0.350    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.852    -0.888    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/C
                         clock pessimism              0.255    -0.633    
    SLICE_X57Y3          FDCE (Hold_fdce_C_D)         0.075    -0.558    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.410%)  route 0.142ns (38.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1_0
    SLICE_X103Y12        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.128    -0.493 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/Q
                         net (fo=1, routed)           0.142    -0.350    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1]_267[4]
    SLICE_X104Y11        LUT5 (Prop_lut5_I2_O)        0.098    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.121    -0.462    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X37Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/Q
                         net (fo=2, routed)           0.173     0.762    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]_0[13]
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/C
                         clock pessimism             -0.092     0.478    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.075     0.553    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.545     0.447    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/clk_cg
    SLICE_X48Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     0.588 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/Q
                         net (fo=2, routed)           0.127     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[1]_0[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/serial_q_i_1__35/O
                         net (fo=1, routed)           0.000     0.760    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg_1
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/clk_cg
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.111     0.459    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.091     0.550    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.641    -0.591    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/clk_out1_0
    SLICE_X112Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.297    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][0][q]
    SLICE_X109Y42        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]_2
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/clk_out1_0
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.462    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.602     0.504    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X103Y69        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.645 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/Q
                         net (fo=66, routed)          0.135     0.780    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[0][31]_0[1]
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.869     0.629    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/C
                         clock pessimism             -0.112     0.517    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.052     0.569    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.608    -0.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X94Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/Q
                         net (fo=16, routed)          0.106    -0.353    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][31]_0[24]
    SLICE_X95Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/wr_en_data_arb/q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[31]_2[24]
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.876    -0.864    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/clk_out1_0
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X95Y33         FDCE (Hold_fdce_C_D)         0.091    -0.520    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.585    -0.647    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X66Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.483 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/Q
                         net (fo=8, routed)           0.106    -0.376    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_fsm/bit_cntr_q[2]
    SLICE_X67Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/i___214/O
                         net (fo=1, routed)           0.000    -0.331    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.853    -0.887    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/C
                         clock pessimism              0.253    -0.634    
    SLICE_X67Y44         FDCE (Hold_fdce_C_D)         0.091    -0.543    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.142%)  route 0.158ns (45.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/clk_cg
    SLICE_X37Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/Q
                         net (fo=4, routed)           0.158     0.747    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata_reg[31]_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata[17]_i_1__1/O
                         net (fo=1, routed)           0.000     0.792    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[31]_2[17]
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/clk_cg
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/C
                         clock pessimism             -0.110     0.460    
    SLICE_X36Y74         FDCE (Hold_fdce_C_D)         0.120     0.580    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y4      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y5      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y5      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X3Y1      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y0      x_heep_system_i/core_v_mini_mcu_i/memory_subsystem_i/ram0_i/tc_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y105   clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y107   clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X113Y108   clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :          875  Failing Endpoints,  Worst Slack       -7.747ns,  Total Violation    -4993.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.747ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 67.892 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.055    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.536    67.892    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/C
                         clock pessimism              0.897    68.789    
                         clock uncertainty           -0.159    68.629    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205    68.424    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.747    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.557%)  route 0.137ns (45.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.602    -0.630    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X92Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/Q
                         net (fo=4, routed)           0.137    -0.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req[be][3]
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.869    -0.871    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/clk_out1_0
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/C
                         clock pessimism              0.275    -0.596    
                         clock uncertainty            0.159    -0.436    
    SLICE_X90Y21         FDCE (Hold_fdce_C_D)         0.059    -0.377    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X59Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/Q
                         net (fo=1, routed)           0.158    -0.350    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.852    -0.888    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/C
                         clock pessimism              0.255    -0.633    
                         clock uncertainty            0.159    -0.473    
    SLICE_X57Y3          FDCE (Hold_fdce_C_D)         0.075    -0.398    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.410%)  route 0.142ns (38.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1_0
    SLICE_X103Y12        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.128    -0.493 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/Q
                         net (fo=1, routed)           0.142    -0.350    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1]_267[4]
    SLICE_X104Y11        LUT5 (Prop_lut5_I2_O)        0.098    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.159    -0.423    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.121    -0.302    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X37Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/Q
                         net (fo=2, routed)           0.173     0.762    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]_0[13]
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/C
                         clock pessimism             -0.092     0.478    
                         clock uncertainty            0.159     0.637    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.075     0.712    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.545     0.447    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/clk_cg
    SLICE_X48Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     0.588 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/Q
                         net (fo=2, routed)           0.127     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[1]_0[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/serial_q_i_1__35/O
                         net (fo=1, routed)           0.000     0.760    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg_1
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/clk_cg
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.111     0.459    
                         clock uncertainty            0.159     0.618    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.091     0.709    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.641    -0.591    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/clk_out1_0
    SLICE_X112Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.297    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][0][q]
    SLICE_X109Y42        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]_2
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/clk_out1_0
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.159    -0.394    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.302    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.602     0.504    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X103Y69        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.645 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/Q
                         net (fo=66, routed)          0.135     0.780    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[0][31]_0[1]
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.869     0.629    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/C
                         clock pessimism             -0.112     0.517    
                         clock uncertainty            0.159     0.676    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.052     0.728    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.608    -0.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X94Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/Q
                         net (fo=16, routed)          0.106    -0.353    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][31]_0[24]
    SLICE_X95Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/wr_en_data_arb/q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[31]_2[24]
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.876    -0.864    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/clk_out1_0
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.159    -0.451    
    SLICE_X95Y33         FDCE (Hold_fdce_C_D)         0.091    -0.360    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.585    -0.647    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X66Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.483 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/Q
                         net (fo=8, routed)           0.106    -0.376    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_fsm/bit_cntr_q[2]
    SLICE_X67Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/i___214/O
                         net (fo=1, routed)           0.000    -0.331    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.853    -0.887    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/C
                         clock pessimism              0.253    -0.634    
                         clock uncertainty            0.159    -0.474    
    SLICE_X67Y44         FDCE (Hold_fdce_C_D)         0.091    -0.383    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.142%)  route 0.158ns (45.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/clk_cg
    SLICE_X37Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/Q
                         net (fo=4, routed)           0.158     0.747    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata_reg[31]_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata[17]_i_1__1/O
                         net (fo=1, routed)           0.000     0.792    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[31]_2[17]
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/clk_cg
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/C
                         clock pessimism             -0.110     0.460    
                         clock uncertainty            0.159     0.619    
    SLICE_X36Y74         FDCE (Hold_fdce_C_D)         0.120     0.739    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :          875  Failing Endpoints,  Worst Slack       -7.747ns,  Total Violation    -4993.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.747ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 67.892 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.055    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.536    67.892    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X59Y62         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]/C
                         clock pessimism              0.897    68.789    
                         clock uncertainty           -0.159    68.629    
    SLICE_X59Y62         FDCE (Setup_fdce_C_CE)      -0.205    68.424    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][6]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.747    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][13]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        73.698ns  (logic 9.869ns (13.391%)  route 63.829ns (86.609%))
  Logic Levels:           56  (CARRY4=10 LUT2=5 LUT3=6 LUT4=5 LUT5=7 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 67.894 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.734    62.331    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X72Y25         LUT5 (Prop_lut5_I3_O)        0.124    62.455 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[16]_i_2/O
                         net (fo=14, routed)          0.849    63.304    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]_0
    SLICE_X67Y21         LUT6 (Prop_lut6_I0_O)        0.124    63.428 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_43/O
                         net (fo=6, routed)           1.200    64.627    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2_0[0]
    SLICE_X62Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    65.177 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.177    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_8_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.294 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_2/CO[3]
                         net (fo=5, routed)           1.102    66.397    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o218_in
    SLICE_X72Y22         LUT4 (Prop_lut4_I2_O)        0.150    66.547 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11/O
                         net (fo=1, routed)           0.819    67.366    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_11_n_0
    SLICE_X71Y22         LUT6 (Prop_lut6_I0_O)        0.326    67.692 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_8__0/O
                         net (fo=9, routed)           1.233    68.924    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/FSM_sequential_state_reg[1]
    SLICE_X73Y24         LUT6 (Prop_lut6_I3_O)        0.124    69.048 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/mem_q[0][we]_i_2__0/O
                         net (fo=3, routed)           3.944    72.993    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/peripheral_slave_req[req]
    SLICE_X73Y32         LUT4 (Prop_lut4_I0_O)        0.124    73.117 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q[0][we]_i_1__0/O
                         net (fo=69, routed)          3.054    76.171    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/E[0]
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.027    65.525    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.625 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.640    66.265    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.356 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.538    67.894    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]/C
                         clock pessimism              0.897    68.791    
                         clock uncertainty           -0.159    68.631    
    SLICE_X54Y58         FDCE (Setup_fdce_C_CE)      -0.169    68.462    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][14]
  -------------------------------------------------------------------
                         required time                         68.462    
                         arrival time                         -76.171    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        72.611ns  (logic 9.973ns (13.735%)  route 62.638ns (86.265%))
  Logic Levels:           59  (CARRY4=12 LUT2=5 LUT3=7 LUT4=4 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 67.598 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.966    67.672    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y23         LUT5 (Prop_lut5_I3_O)        0.124    67.796 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/tc_ram_i_i_7__0/O
                         net (fo=4, routed)           1.263    69.059    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/outstanding_addr_req[1]_i_3_0
    SLICE_X73Y22         LUT6 (Prop_lut6_I1_O)        0.124    69.183 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_4/O
                         net (fo=6, routed)           1.432    70.614    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg
    SLICE_X73Y22         LUT6 (Prop_lut6_I2_O)        0.124    70.738 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_1/O
                         net (fo=5, routed)           2.119    72.857    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_instr_resp[gnt]
    SLICE_X69Y25         LUT3 (Prop_lut3_I2_O)        0.150    73.007 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___214/O
                         net (fo=30, routed)          2.078    75.085    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]_1[0]
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    65.352    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    65.452 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    65.964    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.055 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.543    67.598    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/clk
    SLICE_X71Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/C
                         clock pessimism              0.452    68.051    
                         clock uncertainty           -0.159    67.891    
    SLICE_X71Y28         FDCE (Setup_fdce_C_CE)      -0.413    67.478    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         67.478    
                         arrival time                         -75.085    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][8]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        70.276ns  (logic 10.270ns (14.614%)  route 60.006ns (85.386%))
  Logic Levels:           60  (CARRY4=12 LUT2=6 LUT3=6 LUT4=4 LUT5=8 LUT6=23 MUXF7=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 65.061 - 66.667 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.901     2.473    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X55Y113        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.456     2.929 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/gen_normal_fifo.fifo_wptr_reg[3]/Q
                         net (fo=55, routed)          0.911     3.841    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/Q[3]
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.124     3.965 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos/u_rx_fifo/i___196_i_2__1/O
                         net (fo=2, routed)           0.667     4.632    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_data_fifos_n_154
    SLICE_X60Y114        LUT4 (Prop_lut4_I1_O)        0.124     4.756 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___196/O
                         net (fo=2, routed)           0.395     5.151    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/gen_normal_fifo.fifo_empty
    SLICE_X63Y114        LUT5 (Prop_lut5_I0_O)        0.124     5.275 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_spi_core/u_merge/u_packer/i___128_i_1__0/O
                         net (fo=35, routed)          0.869     6.144    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/u_rx_fifo/gen_normal_fifo.empty
    SLICE_X64Y101        LUT2 (Prop_lut2_I0_O)        0.124     6.268 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi_host_dma_i/i___128/O
                         net (fo=2, routed)           2.483     8.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/spi_rx_valid
    SLICE_X84Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_10/O
                         net (fo=1, routed)           0.876     9.751    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_4
    SLICE_X81Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.875 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/mem_q[0][we]_i_8/O
                         net (fo=1, routed)           1.151    11.026    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/gen_several_outputs.bank_sel_q_reg[0]
    SLICE_X81Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][we]_i_4/O
                         net (fo=42, routed)          1.724    12.874    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_2
    SLICE_X73Y13         LUT2 (Prop_lut2_I0_O)        0.118    12.992 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/mem_q[0][addr][1]_i_4/O
                         net (fo=5, routed)           0.931    13.923    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/q_reg[1]_1
    SLICE_X75Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.249 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_slot_tx_trigger_slot/idx_o2_carry_i_8__2/O
                         net (fo=1, routed)           0.000    14.249    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_1[0]
    SLICE_X75Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.781 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.781    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry_n_0
    SLICE_X75Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.895 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.895    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X75Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.009 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.009    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X75Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.123 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[4].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           0.813    15.936    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_10_0[0]
    SLICE_X73Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.060 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12/O
                         net (fo=2, routed)           2.126    18.186    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_12_n_0
    SLICE_X74Y16         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_buf[23]_i_7/O
                         net (fo=118, routed)         1.546    19.856    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_1
    SLICE_X74Y22         LUT3 (Prop_lut3_I1_O)        0.150    20.006 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry__2_i_12/O
                         net (fo=17, routed)          0.920    20.926    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_2_0
    SLICE_X66Y22         LUT6 (Prop_lut6_I3_O)        0.326    21.252 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q[2]_i_9/O
                         net (fo=5, routed)           2.284    23.535    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_arbiter.rr_q_reg[2]_1[3]
    SLICE_X66Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[2]_i_4/CO[3]
                         net (fo=5, routed)           2.281    26.212    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_0[0]
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[1]_i_1/O
                         net (fo=9, routed)           1.032    27.368    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q_reg[2]_i_5_0
    SLICE_X74Y24         LUT6 (Prop_lut6_I1_O)        0.124    27.492 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/i___214_i_5/O
                         net (fo=7, routed)           2.112    29.604    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/gen_one_output.valid_inflight_q_reg_11
    SLICE_X71Y23         LUT6 (Prop_lut6_I3_O)        0.124    29.728 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0/O
                         net (fo=1, routed)           2.893    32.621    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_3__0_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124    32.745 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/cnt_q[1]_i_2/O
                         net (fo=7, routed)           3.419    36.165    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/core_data_resp[gnt]
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.152    36.317 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_6/O
                         net (fo=1, routed)           1.279    37.596    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/lsu_ready_ex
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.332    37.928 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/load_store_unit_i/i___81_i_4/O
                         net (fo=1, routed)           0.771    38.699    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1_2
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.823 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3/O
                         net (fo=2, routed)           0.450    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___81_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.397 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___289_i_1/O
                         net (fo=12, routed)          0.778    40.175    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/data_req_ex_o_reg
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    40.299 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26/O
                         net (fo=1, routed)           0.343    40.642    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_26_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.124    40.766 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11/O
                         net (fo=1, routed)           0.406    41.172    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_11_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.124    41.296 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i___34_i_2/O
                         net (fo=4, routed)           0.952    42.248    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q_reg[31]_i_2
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    42.372 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/gen_x_disp.x_disp_i/instr_q[31]_i_3/O
                         net (fo=48, routed)          1.173    43.545    fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/ext_if\\.issue_valid
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.124    43.669 f  fpu_ss_wrapper_i/fpu_ss_i/fpu_ss_controller_i/x_issue_ready_o_i_30/O
                         net (fo=1, routed)           0.630    44.300    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I2_O)        0.124    44.424 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14/O
                         net (fo=1, routed)           0.582    45.005    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_14_n_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    45.129 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/x_issue_ready_o_i_4/O
                         net (fo=2, routed)           0.879    46.008    fpu_ss_wrapper_i/fpu_ss_i/dep_rs
    SLICE_X59Y11         LUT4 (Prop_lut4_I3_O)        0.124    46.132 f  fpu_ss_wrapper_i/fpu_ss_i/x_issue_ready_o/O
                         net (fo=5, routed)           1.298    47.430    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/ext_if\\.issue_ready
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.554 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___232_i_1/O
                         net (fo=15, routed)          0.903    48.457    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/instr_valid_id_o_reg_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.581 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/i___32_i_1/O
                         net (fo=2, routed)           0.664    49.245    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i_n_159
    SLICE_X66Y35         LUT6 (Prop_lut6_I4_O)        0.124    49.369 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___35/O
                         net (fo=2, routed)           0.932    50.301    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0_0
    SLICE_X66Y36         LUT6 (Prop_lut6_I0_O)        0.124    50.425 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3/O
                         net (fo=1, routed)           0.000    50.425    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_3_n_0
    SLICE_X66Y36         MUXF7 (Prop_muxf7_I0_O)      0.209    50.634 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/controller_i/i__i_1__0/O
                         net (fo=98, routed)          3.239    53.872    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/flush_cnt_q_reg[1]_1
    SLICE_X67Y26         LUT5 (Prop_lut5_I1_O)        0.297    54.169 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[12]_i_1/O
                         net (fo=2, routed)           1.567    55.737    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/D[3]
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.124    55.861 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[12]_i_1/O
                         net (fo=4, routed)           0.722    56.582    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/core_instr_req[addr][12]
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.124    56.706 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/idx_o2_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    56.706    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_1[2]
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.104 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    57.104    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__0_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.218 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    57.218    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__1_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.332 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/gen_demux_xbar[0].demux_xbar_i/u_addr_decode/idx_o2_carry__2/CO[3]
                         net (fo=3, routed)           1.083    58.416    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_several_outputs.bank_sel_q_reg[0]_1[0]
    SLICE_X70Y24         LUT3 (Prop_lut3_I2_O)        0.124    58.540 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/i___214_i_8/O
                         net (fo=2, routed)           0.309    58.848    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_reg_0
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.972 f  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/state_q_i_2/O
                         net (fo=7, routed)           1.500    60.473    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_one_output.valid_inflight_q_reg_5
    SLICE_X71Y17         LUT3 (Prop_lut3_I0_O)        0.124    60.597 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_n_to_one_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/i___214_i_7/O
                         net (fo=73, routed)          1.752    62.349    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/mem_q_reg[0][addr][7]_0
    SLICE_X67Y22         LUT5 (Prop_lut5_I3_O)        0.124    62.473 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/addr_buf[2]_i_2/O
                         net (fo=11, routed)          0.969    63.442    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry
    SLICE_X73Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.566 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/idx_o3_carry_i_3/O
                         net (fo=1, routed)           1.186    64.752    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/DI[1]
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    65.259 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry/CO[3]
                         net (fo=1, routed)           0.000    65.259    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.373 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    65.373    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__0_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.487 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    65.487    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__1_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.601 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_addr_decode/idx_o3_carry__2/CO[3]
                         net (fo=2, routed)           0.981    66.582    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_sram[1].ram_valid_q_reg[1]_3[0]
    SLICE_X71Y22         LUT4 (Prop_lut4_I1_O)        0.124    66.706 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6/O
                         net (fo=4, routed)           0.894    67.600    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_6_n_0
    SLICE_X72Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.724 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/dma_subsystem_i/dma_i_gen[0].dma_i/dma_reg_top_i/u_mode/gen_several_outputs.bank_sel_q[2]_i_1/O
                         net (fo=6, routed)           0.529    68.253    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/slave_idx[2]
    SLICE_X76Y22         LUT5 (Prop_lut5_I3_O)        0.124    68.377 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/addr_q[4]_i_1/O
                         net (fo=12, routed)          0.438    68.816    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.valid_inflight_q_reg_6
    SLICE_X79Y23         LUT2 (Prop_lut2_I1_O)        0.120    68.936 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5/O
                         net (fo=2, routed)           1.308    70.243    x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_5_n_0
    SLICE_X93Y6          LUT6 (Prop_lut6_I1_O)        0.327    70.570 r  x_heep_system_i/core_v_mini_mcu_i/system_bus_i/system_xbar_i/gen_xbar_1toM.xbar_varlat_one_to_n_i/u_xbar_varlat/gen_inputs[0].i_addr_dec_resp_mux/data_q[1][31]_i_3/O
                         net (fo=74, routed)          1.003    71.573    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_valid
    SLICE_X103Y5         LUT6 (Prop_lut6_I1_O)        0.124    71.697 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_q[0][31]_i_1/O
                         net (fo=32, routed)          1.053    72.750    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][31]_1[0]
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.563    65.061    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X89Y3          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]/C
                         clock pessimism              0.452    65.514    
                         clock uncertainty           -0.159    65.354    
    SLICE_X89Y3          FDCE (Setup_fdce_C_CE)      -0.205    65.149    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/data_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                         65.149    
                         arrival time                         -72.750    
  -------------------------------------------------------------------
                         slack                                 -7.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.557%)  route 0.137ns (45.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.602    -0.630    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X92Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][be][3]/Q
                         net (fo=4, routed)           0.137    -0.329    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req[be][3]
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.869    -0.871    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/clk_out1_0
    SLICE_X90Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]/C
                         clock pessimism              0.275    -0.596    
                         clock uncertainty            0.159    -0.436    
    SLICE_X90Y21         FDCE (Hold_fdce_C_D)         0.059    -0.377    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[be][3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.583    -0.649    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X59Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]/Q
                         net (fo=1, routed)           0.158    -0.350    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/gen_input_pipeline[0].inp_pipe_tag_q_reg[1][addr][4]
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.852    -0.888    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/clk_out1_0
    SLICE_X57Y3          FDCE                                         r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]/C
                         clock pessimism              0.255    -0.633    
                         clock uncertainty            0.159    -0.473    
    SLICE_X57Y3          FDCE (Hold_fdce_C_D)         0.075    -0.398    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_th/result_tag_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.410%)  route 0.142ns (38.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.611    -0.621    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/clk_out1_0
    SLICE_X103Y12        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDCE (Prop_fdce_C_Q)         0.128    -0.493 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1][4]/Q
                         net (fo=1, routed)           0.142    -0.350    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q_reg[1]_267[4]
    SLICE_X104Y11        LUT5 (Prop_lut5_I2_O)        0.098    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.159    -0.423    
    SLICE_X104Y11        FDRE (Hold_fdre_C_D)         0.121    -0.302    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X37Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[14]/Q
                         net (fo=2, routed)           0.173     0.762    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]_0[13]
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/clk_cg
    SLICE_X40Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]/C
                         clock pessimism             -0.092     0.478    
                         clock uncertainty            0.159     0.637    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.075     0.712    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/i2c_core/scl_rx_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.519%)  route 0.127ns (40.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.545     0.447    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/clk_cg
    SLICE_X48Y76         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     0.588 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[0]/Q
                         net (fo=2, routed)           0.127     0.715    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/q_reg[1]_0[0]
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_0_mode_4/serial_q_i_1__35/O
                         net (fo=1, routed)           0.000     0.760    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg_1
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/clk_cg
    SLICE_X48Y75         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg/C
                         clock pessimism             -0.111     0.459    
                         clock uncertainty            0.159     0.618    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.091     0.709    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/gen_gpios[4].i_sync_gpio_input/serial_q_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.641    -0.591    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/clk_out1_0
    SLICE_X112Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_en_intrpt_lvl_high_en_0/q_reg[0]/Q
                         net (fo=3, routed)           0.130    -0.297    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/s_reg2hw[intrpt_lvl_high_en][0][q]
    SLICE_X109Y42        LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]_2
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.911    -0.829    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/clk_out1_0
    SLICE_X109Y42        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.159    -0.394    
    SLICE_X109Y42        FDCE (Hold_fdce_C_D)         0.092    -0.302    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/gpio_ao_i/i_reg_file/u_intrpt_lvl_high_status_intrpt_lvl_high_status_0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.602     0.504    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/clk_cg
    SLICE_X103Y69        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.645 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_merge/u_packer/data_q_reg[1]/Q
                         net (fo=66, routed)          0.135     0.780    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[0][31]_0[1]
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.869     0.629    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/clk_cg
    SLICE_X102Y70        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]/C
                         clock pessimism             -0.112     0.517    
                         clock uncertainty            0.159     0.676    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.052     0.728    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_data_fifos/u_rx_fifo/gen_normal_fifo.storage_reg[42][1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.608    -0.624    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_out1_0
    SLICE_X94Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][24]/Q
                         net (fo=16, routed)          0.106    -0.353    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][31]_0[24]
    SLICE_X95Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.308 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/wr_en_data_arb/q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[31]_2[24]
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.876    -0.864    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/clk_out1_0
    SLICE_X95Y33         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.159    -0.451    
    SLICE_X95Y33         FDCE (Hold_fdce_C_D)         0.091    -0.360    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_reg_top_i/u_cpu_switch_off_counter/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.585    -0.647    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X66Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.483 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_cntr_q_reg[2]/Q
                         net (fo=8, routed)           0.106    -0.376    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_fsm/bit_cntr_q[2]
    SLICE_X67Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/i___214/O
                         net (fo=1, routed)           0.000    -0.331    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.853    -0.887    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/clk_out1_0
    SLICE_X67Y44         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg/C
                         clock pessimism              0.253    -0.634    
                         clock uncertainty            0.159    -0.474    
    SLICE_X67Y44         FDCE (Hold_fdce_C_D)         0.091    -0.383    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_fsm/bit_shifting_cpha0_q_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.142%)  route 0.158ns (45.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.795    -0.436    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.391 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.267    -0.124    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.546     0.448    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/clk_cg
    SLICE_X37Y73         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.141     0.589 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_timing4_t_buf/q_reg[1]/Q
                         net (fo=4, routed)           0.158     0.747    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata_reg[31]_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/rdata[17]_i_1__1/O
                         net (fo=1, routed)           0.000     0.792    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[31]_2[17]
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.810     0.570    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/clk_cg
    SLICE_X36Y74         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]/C
                         clock pessimism             -0.110     0.460    
                         clock uncertainty            0.159     0.619    
    SLICE_X36Y74         FDCE (Hold_fdce_C_D)         0.120     0.739    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2c_i/u_reg/u_reg_if/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 0.642ns (6.325%)  route 9.508ns (93.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.719     9.236    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X52Y83         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             25.656ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.461%)  route 9.294ns (93.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 34.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.505     9.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X59Y84         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.163    32.552    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.652 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.510    33.162    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.253 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.534    34.787    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.240    
                         clock uncertainty           -0.159    35.080    
    SLICE_X59Y84         FDCE (Recov_fdce_C_CLR)     -0.402    34.678    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.678    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 25.656    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.209ns (9.358%)  route 2.024ns (90.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.452     1.602    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X76Y30         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y30         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/C
                         clock pessimism              0.509     1.114    
    SLICE_X76Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X62Y69         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X62Y69         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/C
                         clock pessimism              0.509     1.109    
    SLICE_X62Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.042    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[31]_1
    SLICE_X63Y69         FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/clk_cg
    SLICE_X63Y69         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/C
                         clock pessimism              0.509     1.109    
    SLICE_X63Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.014    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/C
                         clock pessimism              0.509     1.114    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/C
                         clock pessimism              0.509     1.114    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.209ns (9.001%)  route 2.113ns (90.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.540     1.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X54Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.846     0.606    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.509     1.115    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.643    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 0.642ns (6.325%)  route 9.508ns (93.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.719     9.236    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X52Y83         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             25.656ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.461%)  route 9.294ns (93.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 34.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.505     9.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X59Y84         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.163    32.552    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.652 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.510    33.162    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.253 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.534    34.787    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.240    
                         clock uncertainty           -0.159    35.080    
    SLICE_X59Y84         FDCE (Recov_fdce_C_CLR)     -0.402    34.678    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.678    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 25.656    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.209ns (9.358%)  route 2.024ns (90.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.452     1.602    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X76Y30         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y30         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X76Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X62Y69         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X62Y69         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/C
                         clock pessimism              0.509     1.109    
                         clock uncertainty            0.159     1.268    
    SLICE_X62Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[31]_1
    SLICE_X63Y69         FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/clk_cg
    SLICE_X63Y69         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/C
                         clock pessimism              0.509     1.109    
                         clock uncertainty            0.159     1.268    
    SLICE_X63Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.209ns (9.001%)  route 2.113ns (90.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.540     1.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X54Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.846     0.606    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.509     1.115    
                         clock uncertainty            0.159     1.274    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.207    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.278ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 0.642ns (6.325%)  route 9.508ns (93.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.719     9.236    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X52Y83         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.159    31.916    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.402    31.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.514    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 22.278    

Slack (MET) :             25.656ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.461%)  route 9.294ns (93.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 34.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.505     9.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X59Y84         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.163    32.552    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.652 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.510    33.162    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.253 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.534    34.787    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.240    
                         clock uncertainty           -0.159    35.080    
    SLICE_X59Y84         FDCE (Recov_fdce_C_CLR)     -0.402    34.678    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.678    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 25.656    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.518ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.115    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.115    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.518    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    

Slack (MET) :             41.604ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.159    65.520    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.201    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg
  -------------------------------------------------------------------
                         required time                         65.201    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.209ns (9.358%)  route 2.024ns (90.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.452     1.602    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X76Y30         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y30         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X76Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/C
                         clock pessimism              0.509     1.118    
                         clock uncertainty            0.159     1.277    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.185    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X62Y69         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X62Y69         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/C
                         clock pessimism              0.509     1.109    
                         clock uncertainty            0.159     1.268    
    SLICE_X62Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.201    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[31]_1
    SLICE_X63Y69         FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/clk_cg
    SLICE_X63Y69         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/C
                         clock pessimism              0.509     1.109    
                         clock uncertainty            0.159     1.268    
    SLICE_X63Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.173    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/C
                         clock pessimism              0.509     1.114    
                         clock uncertainty            0.159     1.273    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.181    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.209ns (9.001%)  route 2.113ns (90.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.540     1.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X54Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.846     0.606    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.509     1.115    
                         clock uncertainty            0.159     1.274    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.207    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.291ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 0.642ns (6.325%)  route 9.508ns (93.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.623 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.719     9.236    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg_0
    SLICE_X52Y83         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.459    31.623    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    32.076    
                         clock uncertainty           -0.147    31.929    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.402    31.527    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg
  -------------------------------------------------------------------
                         required time                         31.527    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 22.291    

Slack (MET) :             25.669ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall@33.333ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.642ns (6.461%)  route 9.294ns (93.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 34.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          2.790     2.393    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/ndmreset_o
    SLICE_X92Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.517 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        6.505     9.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_2
    SLICE_X59Y84         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.133    30.298    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    30.389 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.163    32.552    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.100    32.652 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.510    33.162    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    33.253 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.534    34.787    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
                         clock pessimism              0.452    35.240    
                         clock uncertainty           -0.147    35.093    
    SLICE_X59Y84         FDCE (Recov_fdce_C_CLR)     -0.402    34.691    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg
  -------------------------------------------------------------------
                         required time                         34.691    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 25.669    

Slack (MET) :             41.531ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.127    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_overflow/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.127    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.531    

Slack (MET) :             41.531ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.127    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_intr_state_rx_parity_err/q_reg[0]
  -------------------------------------------------------------------
                         required time                         65.127    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.531    

Slack (MET) :             41.531ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.127    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_timeout/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.127    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.531    

Slack (MET) :             41.531ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X103Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/clk_out1_0
    SLICE_X103Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X103Y20        FDCE (Recov_fdce_C_CLR)     -0.405    65.127    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_watermark/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.127    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.531    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.213    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_break_err/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.213    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]_1
    SLICE_X102Y20        FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/clk_out1_0
    SLICE_X102Y20        FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.319    65.213    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/intr_hw_rx_overflow/gen_flop_intr_output.intr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         65.213    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.213    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q1_reg
  -------------------------------------------------------------------
                         required time                         65.213    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.617    

Slack (MET) :             41.617ns  (required time - arrival time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@66.667ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        24.511ns  (logic 0.642ns (2.619%)  route 23.869ns (97.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 65.112 - 66.667 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.802    -0.914    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/clk_out1_0
    SLICE_X98Y4          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.396 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dm_obi_top_i/i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=18, routed)          4.392     3.996    x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/ndmreset_o
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.120 f  x_heep_system_i/rstgen_i/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xilinx_i_clk_mux2_i/q[31]_i_9__3/O
                         net (fo=3285, routed)       19.477    23.597    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/sreg_q_reg[0]
    SLICE_X102Y20        FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  clk_i (INOUT)
                         net (fo=0)                   0.000    66.667    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    68.047 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.209    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    61.395 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    63.407    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    63.498 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.614    65.112    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/clk_out1_0
    SLICE_X102Y20        FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg/C
                         clock pessimism              0.567    65.679    
                         clock uncertainty           -0.147    65.532    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.319    65.213    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/uart_core/rx_sync_q2_reg
  -------------------------------------------------------------------
                         required time                         65.213    
                         arrival time                         -23.597    
  -------------------------------------------------------------------
                         slack                                 41.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.209ns (9.358%)  route 2.024ns (90.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.452     1.602    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X76Y30         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y30         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]/C
                         clock pessimism              0.509     1.114    
    SLICE_X76Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][22]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.336%)  route 2.030ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.609ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.457     1.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/status_cnt_q_reg[0]_3
    SLICE_X60Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.849     0.609    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/clk_cg
    SLICE_X60Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]/C
                         clock pessimism              0.509     1.118    
    SLICE_X60Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.026    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_resp_fifo_i/mem_q_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X62Y69         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X62Y69         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]/C
                         clock pessimism              0.509     1.109    
    SLICE_X62Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.042    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/consumer_data_req_q_reg[wdata][16]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.209ns (9.196%)  route 2.064ns (90.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.491     1.641    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[31]_1
    SLICE_X63Y69         FDPE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.840     0.600    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/clk_cg
    SLICE_X63Y69         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]/C
                         clock pessimism              0.509     1.109    
    SLICE_X63Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.014    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/rv_timer_2_3_i/u_reg/u_compare_lower0_0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]/C
                         clock pessimism              0.509     1.114    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/status_cnt_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.209ns (9.122%)  route 2.082ns (90.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.510     1.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/status_cnt_q_reg[0]_0
    SLICE_X73Y32         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.845     0.605    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/clk_cg
    SLICE_X73Y32         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg/C
                         clock pessimism              0.509     1.114    
    SLICE_X73Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.022    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/producer_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.209ns (9.001%)  route 2.113ns (90.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.600    -0.632    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/clk_out1_0
    SLICE_X92Y23         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/switch_onoff_signal_q_reg/Q
                         net (fo=5, routed)           0.573     0.105    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/peripheral_subsystem_pwr_ctrl_out[rst_n]
    SLICE_X92Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.150 f  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/power_manager_i/power_manager_sequence_periph_reset_i/q[31]_i_4__13/O
                         net (fo=3469, routed)        1.540     1.690    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_1
    SLICE_X54Y58         FDCE                                         f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.114    -0.626    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.570 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.301    -0.269    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.240 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       0.846     0.606    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X54Y58         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]/C
                         clock pessimism              0.509     1.115    
    SLICE_X54Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][wdata][12]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.643    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           523 Endpoints
Min Delay           523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 5.277ns (46.390%)  route 6.099ns (53.610%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  uart_rx_i (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  uart_rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.412     3.910    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_rx_i
    SLICE_X109Y25        LUT3 (Prop_lut3_I0_O)        0.124     4.034 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/uart_i/u_reg/u_ctrl_llpbk/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.687     7.721    uart_tx_o_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.376 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.376    uart_tx_o
    W14                                                               r  uart_tx_o (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rst_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 5.213ns (52.412%)  route 4.733ns (47.588%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  rst_i (INOUT)
                         net (fo=0)                   0.000     0.000    rst_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rst_i_IBUF_inst/O
                         net (fo=1515, routed)        2.910     4.418    rst_i_IBUF
    SLICE_X112Y102       LUT1 (Prop_lut1_I0_O)        0.124     4.542 r  rst_led_o_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.822     6.364    rst_led_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.945 r  rst_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.945    rst_led_o
    M14                                                               r  rst_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 0.571ns (6.242%)  route 8.577ns (93.758%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.223     9.024    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X106Y9         LUT3 (Prop_lut3_I1_O)        0.124     9.148 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_12/O
                         net (fo=1, routed)           0.000     9.148    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][20]
    SLICE_X106Y9         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 0.571ns (6.392%)  route 8.362ns (93.608%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          2.008     8.809    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X106Y7         LUT3 (Prop_lut3_I1_O)        0.124     8.933 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_31/O
                         net (fo=1, routed)           0.000     8.933    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][1]
    SLICE_X106Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 0.571ns (6.443%)  route 8.291ns (93.557%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.937     8.738    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X104Y12        LUT3 (Prop_lut3_I1_O)        0.124     8.862 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_4/O
                         net (fo=1, routed)           0.000     8.862    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][28]
    SLICE_X104Y12        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 0.571ns (6.536%)  route 8.166ns (93.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.812     8.613    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X106Y0         LUT3 (Prop_lut3_I1_O)        0.124     8.737 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_4/O
                         net (fo=1, routed)           0.000     8.737    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr][3]
    SLICE_X106Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 0.571ns (6.551%)  route 8.146ns (93.449%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.792     8.593    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X105Y11        LUT3 (Prop_lut3_I1_O)        0.124     8.717 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_7/O
                         net (fo=1, routed)           0.000     8.717    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][25]
    SLICE_X105Y11        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 0.571ns (6.601%)  route 8.079ns (93.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.725     8.526    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X104Y12        LUT3 (Prop_lut3_I1_O)        0.124     8.650 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_5/O
                         net (fo=1, routed)           0.000     8.650    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][27]
    SLICE_X104Y12        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 0.571ns (6.707%)  route 7.943ns (93.293%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.589     8.390    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X106Y0         LUT3 (Prop_lut3_I1_O)        0.124     8.514 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_5/O
                         net (fo=1, routed)           0.000     8.514    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr][2]
    SLICE_X106Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 0.571ns (6.722%)  route 7.924ns (93.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 f  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/i_tap_dtmcs/RESET
                         net (fo=10, routed)          4.953     4.953    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X109Y1         LUT4 (Prop_lut4_I0_O)        0.120     5.073 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_jtag_tap/FSM_sequential_initiator_state_q[3]_i_3/O
                         net (fo=50, routed)          1.401     6.474    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_1
    SLICE_X108Y4         LUT6 (Prop_lut6_I0_O)        0.327     6.801 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3/O
                         net (fo=42, routed)          1.570     8.371    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/req_src_d_inferred_i_3_n_0
    SLICE_X105Y0         LUT3 (Prop_lut3_I1_O)        0.124     8.495 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr]_inferred_i_1/O
                         net (fo=1, routed)           0.000     8.495    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[addr][6]
    SLICE_X105Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
    SLICE_X111Y0         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X111Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
    SLICE_X109Y6         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X109Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y4         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C
    SLICE_X108Y4         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.059     0.207    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q[0]
    SLICE_X108Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
    SLICE_X112Y6         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
    SLICE_X112Y1         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X112Y1         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
    SLICE_X109Y6         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[1]
    SLICE_X109Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y4         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
    SLICE_X106Y4         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/Q
                         net (fo=2, routed)           0.062     0.203    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][15]
    SLICE_X107Y4         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[15]_i_1__5/O
                         net (fo=1, routed)           0.000     0.248    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[15]
    SLICE_X107Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[3]/C
    SLICE_X107Y7         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[3]/Q
                         net (fo=2, routed)           0.070     0.211    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[3]
    SLICE_X106Y7         LUT3 (Prop_lut3_I0_O)        0.045     0.256 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_29/O
                         net (fo=1, routed)           0.000     0.256    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][3]
    SLICE_X106Y7         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y9         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[20]/C
    SLICE_X107Y9         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[20]/Q
                         net (fo=2, routed)           0.070     0.211    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[20]
    SLICE_X106Y9         LUT3 (Prop_lut3_I0_O)        0.045     0.256 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_12/O
                         net (fo=1, routed)           0.000     0.256    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][20]
    SLICE_X106Y9         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y2         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C
    SLICE_X104Y2         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/Q
                         net (fo=2, routed)           0.062     0.226    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][11]
    SLICE_X105Y2         LUT6 (Prop_lut6_I3_O)        0.045     0.271 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_q[11]_i_1__5/O
                         net (fo=1, routed)           0.000     0.271    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_d[11]
    SLICE_X105Y2         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.517ns  (logic 4.669ns (30.089%)  route 10.848ns (69.911%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.631    32.248    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.459    32.707 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.877    34.584    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    34.708 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.720    35.427    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.528 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.674    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.775 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.497    38.272    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.152    38.424 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           5.609    44.033    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.732    47.765 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    47.765    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.108ns (43.052%)  route 5.434ns (56.948%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.497    33.361    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    33.485 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.576    34.061    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    34.162 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.708    35.870    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.459    36.329 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.510    36.840    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.964 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           4.924    41.887    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    45.412 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    45.412    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.124ns  (logic 4.331ns (42.780%)  route 5.793ns (57.220%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.724    32.341    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X81Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDRE (Prop_fdre_C_Q)         0.459    32.800 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.684    33.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X81Y28         LUT5 (Prop_lut5_I0_O)        0.124    33.608 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           1.011    34.619    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X81Y36         LUT5 (Prop_lut5_I0_O)        0.124    34.743 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.098    38.841    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.465 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.465    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.280ns (43.474%)  route 5.565ns (56.526%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.729    32.346    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X80Y32         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y32         FDRE (Prop_fdre_C_Q)         0.459    32.805 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.675    33.480    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X81Y32         LUT5 (Prop_lut5_I0_O)        0.124    33.604 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.307    34.910    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X75Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.034 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.584    38.618    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.192 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.192    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 4.265ns (43.917%)  route 5.447ns (56.083%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.722    32.339    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X79Y29         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDRE (Prop_fdre_C_Q)         0.459    32.798 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.493    33.291    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.124    33.415 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.119    34.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.658 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           3.834    38.493    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.558    42.051 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.051    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.252ns (48.316%)  route 4.549ns (51.684%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.724    32.341    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X81Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDRE (Prop_fdre_C_Q)         0.459    32.800 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.433    33.233    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.124    33.357 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           0.771    34.128    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X81Y36         LUT5 (Prop_lut5_I0_O)        0.124    34.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.345    37.597    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.142 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.142    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.551ns  (logic 6.758ns (19.561%)  route 27.792ns (80.439%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.609    27.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I1_O)        0.124    28.019 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_3__4/O
                         net (fo=1, routed)           1.851    29.870    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/spi2_sd_1_oe_x
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.994 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/xilinx_iobuf_i_i_2__16/O
                         net (fo=1, routed)           3.275    33.269    x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    36.842 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.842    spi2_sd_io[1]
    V18                                                               r  spi2_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.188ns  (logic 6.766ns (19.791%)  route 27.422ns (80.209%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.618    27.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.028 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_4__3/O
                         net (fo=1, routed)           1.233    29.262    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/spi2_sd_0_oe_x
    SLICE_X59Y70         LUT5 (Prop_lut5_I4_O)        0.124    29.386 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/xilinx_iobuf_i_i_2__15/O
                         net (fo=1, routed)           3.513    32.898    x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    36.480 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.480    spi2_sd_io[0]
    V17                                                               r  spi2_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.607ns  (logic 6.729ns (20.021%)  route 26.879ns (79.979%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.762    28.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.172 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.192    29.365    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/spi2_sd_3_oe_x
    SLICE_X57Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.489 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/xilinx_iobuf_i_i_2__17/O
                         net (fo=1, routed)           2.867    32.355    x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.544    35.899 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    35.899    spi2_sd_io[3]
    R17                                                               r  spi2_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.594ns  (logic 6.785ns (20.198%)  route 26.808ns (79.802%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.762    28.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.172 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.342    29.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/spi2_sd_3_oe_x
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.124    29.638 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/xilinx_iobuf_i_i_1__41/O
                         net (fo=1, routed)           2.647    32.285    x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/T
    T16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.600    35.885 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    35.885    spi2_sd_io[2]
    T16                                                               r  spi2_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.505ns  (logic 0.367ns (72.658%)  route 0.138ns (27.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1_0
    SLICE_X113Y6         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDPE (Prop_fdpe_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.138    -0.961    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.674ns  (logic 0.385ns (57.090%)  route 0.289ns (42.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDCE (Prop_fdce_C_Q)         0.385    -1.083 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.289    -0.794    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X108Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.518ns (65.860%)  route 0.269ns (34.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.269    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[8]
    SLICE_X104Y4         LUT5 (Prop_lut5_I4_O)        0.100    -0.756 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000    -0.756    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][8]
    SLICE_X104Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.732ns  (logic 0.367ns (50.118%)  route 0.365ns (49.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1_0
    SLICE_X111Y3         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDPE (Prop_fdpe_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.365    -0.734    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X111Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.467ns (61.734%)  route 0.289ns (38.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1_0
    SLICE_X110Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.289    -0.810    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[1]
    SLICE_X110Y3         LUT6 (Prop_lut6_I2_O)        0.100    -0.710 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1_n_0
    SLICE_X110Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.367ns (48.461%)  route 0.390ns (51.539%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y6         FDCE (Prop_fdce_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.390    -0.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/D[0]
    SLICE_X109Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.789ns  (logic 0.467ns (59.179%)  route 0.322ns (40.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=2, routed)           0.322    -0.779    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X108Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.679 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_1/O
                         net (fo=1, routed)           0.000    -0.679    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][1]
    SLICE_X108Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.883ns  (logic 0.518ns (58.654%)  route 0.365ns (41.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.620    -1.548    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y13        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDRE (Prop_fdre_C_Q)         0.418    -1.130 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=2, routed)           0.365    -0.765    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[23]
    SLICE_X105Y12        LUT5 (Prop_lut5_I4_O)        0.100    -0.665 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_9/O
                         net (fo=1, routed)           0.000    -0.665    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][23]
    SLICE_X105Y12        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.367ns (45.293%)  route 0.443ns (54.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.701    -1.467    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X113Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDCE (Prop_fdce_C_Q)         0.367    -1.100 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.443    -0.657    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.821ns  (logic 0.467ns (56.875%)  route 0.354ns (43.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.354    -0.747    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[10]
    SLICE_X107Y3         LUT5 (Prop_lut5_I4_O)        0.100    -0.647 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_22/O
                         net (fo=1, routed)           0.000    -0.647    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][10]
    SLICE_X107Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.517ns  (logic 4.669ns (30.089%)  route 10.848ns (69.911%))
  Logic Levels:           5  (BUFGCTRL=2 LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.631    32.248    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/clk_out1_0
    SLICE_X52Y83         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.459    32.707 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/t_ff2_q_reg/Q
                         net (fo=2, routed)           1.877    34.584    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_2
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    34.708 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.720    35.427    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/odd_clk
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    35.528 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=1, routed)           0.146    35.674    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/generated_clock
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    35.775 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.497    38.272    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.152    38.424 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/xilinx_iobuf_i_i_1__30/O
                         net (fo=1, routed)           5.609    44.033    x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/I
    B19                  OBUFT (Prop_obuft_I_O)       3.732    47.765 r  x_heep_system_i/pad_ring_i/pad_i2s_sck_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    47.765    i2s_sck_io
    B19                                                               r  i2s_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            i2s_ws_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.108ns (43.052%)  route 5.434ns (56.948%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.146    30.763    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/clk_out1_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    30.864 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX/O
                         net (fo=4, routed)           2.497    33.361    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/i_BUFGMUX_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    33.485 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_clk_gen_i/i_clk_bypass_mux/xilinx_i_clk_mux2_i/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.576    34.061    x_heep_system_i_n_365
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    34.162 f  r_counter_reg[4]_i_2/O
                         net (fo=223, routed)         1.708    35.870    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/i2s_sck_out_x
    SLICE_X59Y84         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.459    36.329 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg/Q
                         net (fo=9, routed)           0.510    36.840    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/ws_reg_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.124    36.964 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/i2s_i/i2s_core_i/i2s_ws_gen_i/xilinx_iobuf_i_i_1__29/O
                         net (fo=1, routed)           4.924    41.887    x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/I
    B20                  OBUFT (Prop_obuft_I_O)       3.525    45.412 r  x_heep_system_i/pad_ring_i/pad_i2s_ws_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    45.412    i2s_ws_io
    B20                                                               r  i2s_ws_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.124ns  (logic 4.331ns (42.780%)  route 5.793ns (57.220%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.724    32.341    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X81Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDRE (Prop_fdre_C_Q)         0.459    32.800 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io3_90_reg/Q
                         net (fo=1, routed)           0.684    33.484    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io3_90
    SLICE_X81Y28         LUT5 (Prop_lut5_I0_O)        0.124    33.608 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1/O
                         net (fo=1, routed)           1.011    34.619    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__1_n_0
    SLICE_X81Y36         LUT5 (Prop_lut5_I0_O)        0.124    34.743 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__0/O
                         net (fo=1, routed)           4.098    38.841    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/I
    Y16                  OBUFT (Prop_obuft_I_O)       3.624    42.465 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.465    spi_flash_sd_io[3]
    Y16                                                               r  spi_flash_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.280ns (43.474%)  route 5.565ns (56.526%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.729    32.346    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X80Y32         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y32         FDRE (Prop_fdre_C_Q)         0.459    32.805 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io1_90_reg/Q
                         net (fo=1, routed)           0.675    33.480    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io1_90
    SLICE_X81Y32         LUT5 (Prop_lut5_I0_O)        0.124    33.604 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3/O
                         net (fo=1, routed)           1.307    34.910    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_1
    SLICE_X75Y39         LUT6 (Prop_lut6_I4_O)        0.124    35.034 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/ot_spi_i/u_spi_core/u_shift_reg/xilinx_iobuf_i_i_1__17/O
                         net (fo=1, routed)           3.584    38.618    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/I
    Y19                  OBUFT (Prop_obuft_I_O)       3.573    42.192 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.192    spi_flash_sd_io[1]
    Y19                                                               r  spi_flash_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 4.265ns (43.917%)  route 5.447ns (56.083%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.722    32.339    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X79Y29         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDRE (Prop_fdre_C_Q)         0.459    32.798 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io0_90_reg/Q
                         net (fo=1, routed)           0.493    33.291    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io0_90
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.124    33.415 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0/O
                         net (fo=1, routed)           1.119    34.534    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__0_n_0
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.124    34.658 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1/O
                         net (fo=1, routed)           3.834    38.493    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/I
    U19                  OBUFT (Prop_obuft_I_O)       3.558    42.051 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    42.051    spi_flash_sd_io[0]
    U19                                                               r  spi_flash_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi_flash_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.252ns (48.316%)  route 4.549ns (51.684%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     33.333    33.333 f  
    H16                                               0.000    33.333 f  clk_i (INOUT)
                         net (fo=0)                   0.000    33.333    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    34.784 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    36.069    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    28.310 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    30.516    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    30.617 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.724    32.341    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/clk_out1_0
    SLICE_X81Y28         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDRE (Prop_fdre_C_Q)         0.459    32.800 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer_io2_90_reg/Q
                         net (fo=1, routed)           0.433    33.233    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xfer_io2_90
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.124    33.357 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2/O
                         net (fo=1, routed)           0.771    34.128    x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_3__2_n_0
    SLICE_X81Y36         LUT5 (Prop_lut5_I0_O)        0.124    34.252 r  x_heep_system_i/core_v_mini_mcu_i/ao_peripheral_subsystem_i/spi_subsystem_i/obi_spimemio_i/spimemio_i/xfer/xilinx_iobuf_i_i_1__1/O
                         net (fo=1, routed)           3.345    37.597    x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/I
    W18                  OBUFT (Prop_obuft_I_O)       3.545    41.142 r  x_heep_system_i/pad_ring_i/pad_spi_flash_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    41.142    spi_flash_sd_io[2]
    W18                                                               r  spi_flash_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.551ns  (logic 6.758ns (19.561%)  route 27.792ns (80.439%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.609    27.895    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I1_O)        0.124    28.019 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_3__4/O
                         net (fo=1, routed)           1.851    29.870    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/spi2_sd_1_oe_x
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.994 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_27/xilinx_iobuf_i_i_2__16/O
                         net (fo=1, routed)           3.275    33.269    x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/T
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    36.842 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_1_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.842    spi2_sd_io[1]
    V18                                                               r  spi2_sd_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.188ns  (logic 6.766ns (19.791%)  route 27.422ns (80.209%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.618    27.904    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.028 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_4__3/O
                         net (fo=1, routed)           1.233    29.262    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/spi2_sd_0_oe_x
    SLICE_X59Y70         LUT5 (Prop_lut5_I4_O)        0.124    29.386 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_26/xilinx_iobuf_i_i_2__15/O
                         net (fo=1, routed)           3.513    32.898    x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/T
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    36.480 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_0_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    36.480    spi2_sd_io[0]
    V17                                                               r  spi2_sd_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.607ns  (logic 6.729ns (20.021%)  route 26.879ns (79.979%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.762    28.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.172 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.192    29.365    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/spi2_sd_3_oe_x
    SLICE_X57Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.489 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_29/xilinx_iobuf_i_i_2__17/O
                         net (fo=1, routed)           2.867    32.355    x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.544    35.899 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_3_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    35.899    spi2_sd_io[3]
    R17                                                               r  spi2_sd_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            spi2_sd_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.594ns  (logic 6.785ns (20.198%)  route 26.808ns (79.802%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=2 LUT5=6 LUT6=5 OBUFT=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       2.332    -0.385    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.261 r  xilinx_clk_wizard_wrapper_i/q[31]_i_10__2/O
                         net (fo=1, routed)           0.732     0.471    xilinx_clk_wizard_wrapper_i_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.572 r  q_reg[31]_i_3__1/O
                         net (fo=14210, routed)       1.719     2.291    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/clk_cg
    SLICE_X76Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y29         FDCE (Prop_fdce_C_Q)         0.456     2.747 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][23]/Q
                         net (fo=25, routed)          2.788     5.536    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/mem_q_reg[0][addr][31]_0[23]
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.660 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199/O
                         net (fo=1, routed)           0.000     5.660    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_199_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.061 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.061    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_86_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.175 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q_reg[31]_i_26/CO[3]
                         net (fo=2, routed)           1.648     7.822    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i_addr_decode_soc_regbus_periph_xbar/idx_o32_in
    SLICE_X69Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.946 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35/O
                         net (fo=1, routed)           0.495     8.441    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_35_n_0
    SLICE_X68Y36         LUT5 (Prop_lut5_I2_O)        0.124     8.565 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1/O
                         net (fo=5, routed)           1.398     9.963    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_17__1_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6/O
                         net (fo=112, routed)         4.681    14.768    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_6__6_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.124    14.892 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/gen_normal_fifo.fifo_rptr[6]_i_4__4/O
                         net (fo=8, routed)           0.755    15.647    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/consumer_data_req_q_reg[we]_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    15.771 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10/O
                         net (fo=6, routed)           1.225    16.996    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[31]_i_4__10_n_0
    SLICE_X93Y76         LUT4 (Prop_lut4_I3_O)        0.124    17.120 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3/O
                         net (fo=5, routed)           1.487    18.607    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/q[15]_i_2__3_n_0
    SLICE_X96Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.731 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/obi_fifo_i/obi_req_fifo_i/i___179_i_2__0/O
                         net (fo=71, routed)          1.702    20.433    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/gen_normal_fifo.rdata_int1__0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    20.557 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179/O
                         net (fo=2, routed)           0.692    21.249    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___179_n_0
    SLICE_X100Y74        LUT3 (Prop_lut3_I0_O)        0.150    21.399 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/i___47/O
                         net (fo=5, routed)           0.842    22.240    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_reg_2
    SLICE_X102Y74        LUT5 (Prop_lut5_I0_O)        0.328    22.568 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/new_command_cpha1_i_2__1/O
                         net (fo=3, routed)           0.413    22.981    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_reg_1
    SLICE_X103Y74        LUT6 (Prop_lut6_I1_O)        0.124    23.105 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/u_sck_flop/gen_generic.u_impl_generic/new_command_cpha1_i_1__1/O
                         net (fo=82, routed)          1.759    24.864    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/csaat_q_reg_0
    SLICE_X97Y80         LUT3 (Prop_lut3_I1_O)        0.124    24.988 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha_q_i_1__1/O
                         net (fo=13, routed)          1.175    26.163    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/cpha
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.124    26.287 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/i___40_i_2__1/O
                         net (fo=19, routed)          1.762    28.048    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/speed_cpha1_reg[0]_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.172 r  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/spi2_host/u_spi_core/u_fsm/xilinx_iobuf_i_i_2/O
                         net (fo=2, routed)           1.342    29.514    x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/spi2_sd_3_oe_x
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.124    29.638 f  x_heep_system_i/core_v_mini_mcu_i/peripheral_subsystem_i/gpio_i/i_reg_file/u_gpio_mode_1_mode_28/xilinx_iobuf_i_i_1__41/O
                         net (fo=1, routed)           2.647    32.285    x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/T
    T16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.600    35.885 r  x_heep_system_i/pad_ring_i/pad_spi2_sd_2_i/xilinx_iobuf_i/OBUFT/O
                         net (fo=1, unset)            0.000    35.885    spi2_sd_io[2]
    T16                                                               r  spi2_sd_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.505ns  (logic 0.367ns (72.658%)  route 0.138ns (27.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1_0
    SLICE_X113Y6         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDPE (Prop_fdpe_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.138    -0.961    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.674ns  (logic 0.385ns (57.090%)  route 0.289ns (42.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X108Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDCE (Prop_fdce_C_Q)         0.385    -1.083 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.289    -0.794    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/D[0]
    SLICE_X108Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.518ns (65.860%)  route 0.269ns (34.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.626    -1.542    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X104Y6         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y6         FDRE (Prop_fdre_C_Q)         0.418    -1.124 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.269    -0.856    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[8]
    SLICE_X104Y4         LUT5 (Prop_lut5_I4_O)        0.100    -0.756 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_24/O
                         net (fo=1, routed)           0.000    -0.756    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][8]
    SLICE_X104Y4         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.732ns  (logic 0.367ns (50.118%)  route 0.365ns (49.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1_0
    SLICE_X111Y3         FDPE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y3         FDPE (Prop_fdpe_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.365    -0.734    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_0[0]
    SLICE_X111Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.467ns (61.734%)  route 0.289ns (38.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1_0
    SLICE_X110Y4         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y4         FDCE (Prop_fdce_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.289    -0.810    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[1]
    SLICE_X110Y3         LUT6 (Prop_lut6_I2_O)        0.100    -0.710 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1_n_0
    SLICE_X110Y3         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.367ns (48.461%)  route 0.390ns (51.539%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.702    -1.466    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y6         FDCE (Prop_fdce_C_Q)         0.367    -1.099 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.390    -0.709    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/D[0]
    SLICE_X109Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.789ns  (logic 0.467ns (59.179%)  route 0.322ns (40.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][1]/Q
                         net (fo=2, routed)           0.322    -0.779    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_0[1]
    SLICE_X108Y5         LUT5 (Prop_lut5_I4_O)        0.100    -0.679 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_1/O
                         net (fo=1, routed)           0.000    -0.679    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][1]
    SLICE_X108Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.883ns  (logic 0.518ns (58.654%)  route 0.365ns (41.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.620    -1.548    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X102Y13        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDRE (Prop_fdre_C_Q)         0.418    -1.130 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=2, routed)           0.365    -0.765    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[23]
    SLICE_X105Y12        LUT5 (Prop_lut5_I4_O)        0.100    -0.665 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_9/O
                         net (fo=1, routed)           0.000    -0.665    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][23]
    SLICE_X105Y12        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.367ns (45.293%)  route 0.443ns (54.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.701    -1.467    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1_0
    SLICE_X113Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDCE (Prop_fdce_C_Q)         0.367    -1.100 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.443    -0.657    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_0[0]
    SLICE_X112Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.821ns  (logic 0.467ns (56.875%)  route 0.354ns (43.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.700    -1.468    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/clk_out1_0
    SLICE_X106Y5         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y5         FDRE (Prop_fdre_C_Q)         0.367    -1.101 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.354    -0.747    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[10]
    SLICE_X107Y3         LUT5 (Prop_lut5_I4_O)        0.100    -0.647 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_22/O
                         net (fo=1, routed)           0.000    -0.647    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][10]
    SLICE_X107Y3         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk_i (INOUT)
                         net (fo=0)                   0.000    20.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    14.977 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.183    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    17.284 f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.264    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkfbout_buf_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.989ns  (logic 13.599ns (34.007%)  route 26.390ns (65.993%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.628    39.865    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o_reg[29]_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    39.989 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    39.989    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i_n_98
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.557     0.945    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.931ns  (logic 13.811ns (34.587%)  route 26.120ns (65.413%))
  Logic Levels:           58  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.358    39.595    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o_reg[29]_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I2_O)        0.124    39.719 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    39.719    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X27Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    39.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    39.931    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[25]
    SLICE_X27Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.557     0.945    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X27Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.697ns  (logic 13.599ns (34.257%)  route 26.098ns (65.743%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.336    39.573    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[29]
    SLICE_X23Y28         LUT6 (Prop_lut6_I1_O)        0.124    39.697 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    39.697    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X23Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.563     0.951    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X23Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.498ns  (logic 12.890ns (32.634%)  route 26.608ns (67.366%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.692    37.954    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/csr_access_ex_o_reg_rep
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    38.078 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_2/O
                         net (fo=2, routed)           1.296    39.374    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_2_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    39.498 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.498    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[2]
    SLICE_X30Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.554     0.942    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X30Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.384ns  (logic 12.890ns (32.729%)  route 26.494ns (67.271%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.488    37.751    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[2]
    SLICE_X43Y21         LUT6 (Prop_lut6_I3_O)        0.124    37.875 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___375/O
                         net (fo=4, routed)           1.385    39.260    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[2]
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.384 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.384    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[2]
    SLICE_X35Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.479     0.867    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.306ns  (logic 13.413ns (34.125%)  route 25.893ns (65.875%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.727    38.293    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.148    38.441 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[5].mem[5][28]_i_1/O
                         net (fo=1, routed)           0.865    39.306    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][29]_0[17]
    SLICE_X6Y31          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.645     1.033    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X6Y31          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.273ns  (logic 13.421ns (34.174%)  route 25.852ns (65.826%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.794    38.359    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.156    38.515 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[27].mem[27][28]_i_1/O
                         net (fo=1, routed)           0.758    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]_0[17]
    SLICE_X7Y35          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.650     1.038    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X7Y35          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.161ns  (logic 12.890ns (32.915%)  route 26.271ns (67.085%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.698    37.960    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/csr_access_ex_o_reg_rep
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    38.084 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o[2]_i_2/O
                         net (fo=1, routed)           0.953    39.037    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[2]_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.161 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.161    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[21]_0[2]
    SLICE_X42Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.480     0.868    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X42Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.143ns  (logic 13.513ns (34.522%)  route 25.630ns (65.478%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.044    37.609    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[28]
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    37.733 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___333/O
                         net (fo=3, routed)           1.286    39.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[28]
    SLICE_X29Y28         LUT6 (Prop_lut6_I2_O)        0.124    39.143 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[28]_i_1/O
                         net (fo=1, routed)           0.000    39.143    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[28]
    SLICE_X29Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.556     0.944    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X29Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.128ns  (logic 13.382ns (34.200%)  route 25.746ns (65.800%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.670    38.236    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.117    38.353 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[25].mem[25][28]_i_1/O
                         net (fo=1, routed)           0.776    39.128    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]_0[17]
    SLICE_X4Y36          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.650     1.038    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X4Y36          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X112Y5         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.051     0.215    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.777%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X111Y0         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.101     0.242    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y10        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
    SLICE_X105Y10        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X104Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][24]
    SLICE_X104Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=2, routed)           0.071     0.212    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X106Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.257 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_9__0/O
                         net (fo=1, routed)           0.000     0.257    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][23]
    SLICE_X106Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.910    -0.830    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X106Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.095     0.259    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.891%)  route 0.119ns (39.109%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
    SLICE_X105Y11        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=2, routed)           0.119     0.260    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[26]
    SLICE_X103Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_6__0/O
                         net (fo=1, routed)           0.000     0.305    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][26]
    SLICE_X103Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.822%)  route 0.120ns (39.178%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=2, routed)           0.120     0.261    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X103Y0         LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_3/O
                         net (fo=1, routed)           0.000     0.306    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][4]
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.885    -0.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.429%)  route 0.122ns (39.571%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=2, routed)           0.122     0.263    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X103Y0         LUT5 (Prop_lut5_I0_O)        0.045     0.308 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.308    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][5]
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.885    -0.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
    SLICE_X110Y7         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[0]
    SLICE_X111Y7         LUT6 (Prop_lut6_I2_O)        0.045     0.317 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[0]_i_1_n_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/clk_out1_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.311ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
    SLICE_X110Y7         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=9, routed)           0.132     0.273    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[0]
    SLICE_X111Y7         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1_n_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/clk_out1_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1

Max Delay          5173 Endpoints
Min Delay          5173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.989ns  (logic 13.599ns (34.007%)  route 26.390ns (65.993%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.628    39.865    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o_reg[29]_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    39.989 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    39.989    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i_n_98
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.557     0.945    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X28Y29         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.931ns  (logic 13.811ns (34.587%)  route 26.120ns (65.413%))
  Logic Levels:           58  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.358    39.595    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o_reg[29]_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I2_O)        0.124    39.719 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_b_ex_o[29]_i_2/O
                         net (fo=1, routed)           0.000    39.719    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]
    SLICE_X27Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    39.931 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_b_ex_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    39.931    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[30]_0[25]
    SLICE_X27Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.557     0.945    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X27Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_b_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.697ns  (logic 13.599ns (34.257%)  route 26.098ns (65.743%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.469 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[1]
                         net (fo=1, routed)           1.093    32.562    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[29]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.303    32.865 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][29]_i_3/O
                         net (fo=6, routed)           0.934    33.798    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.922 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_13/O
                         net (fo=1, routed)           0.960    34.883    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][29]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.116    34.999 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___65_i_7/O
                         net (fo=1, routed)           1.222    36.221    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][29]_2
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.328    36.549 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___65_i_1/O
                         net (fo=40, routed)          1.565    38.113    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[29]
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124    38.237 f  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___331/O
                         net (fo=3, routed)           1.336    39.573    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[29]
    SLICE_X23Y28         LUT6 (Prop_lut6_I1_O)        0.124    39.697 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    39.697    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[29]
    SLICE_X23Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.563     0.951    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X23Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.498ns  (logic 12.890ns (32.634%)  route 26.608ns (67.366%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.692    37.954    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/csr_access_ex_o_reg_rep
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    38.078 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_2/O
                         net (fo=2, routed)           1.296    39.374    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_2_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.124    39.498 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_a_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.498    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/p_1_in_0[2]
    SLICE_X30Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.554     0.942    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X30Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.384ns  (logic 12.890ns (32.729%)  route 26.494ns (67.271%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.488    37.751    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[2]
    SLICE_X43Y21         LUT6 (Prop_lut6_I3_O)        0.124    37.875 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___375/O
                         net (fo=4, routed)           1.385    39.260    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[2]
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    39.384 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.384    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[2]
    SLICE_X35Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.479     0.867    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X35Y22         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.306ns  (logic 13.413ns (34.125%)  route 25.893ns (65.875%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.727    38.293    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.148    38.441 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[5].mem[5][28]_i_1/O
                         net (fo=1, routed)           0.865    39.306    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][29]_0[17]
    SLICE_X6Y31          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.645     1.033    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X6Y31          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[5].mem_reg[5][28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.273ns  (logic 13.421ns (34.174%)  route 25.852ns (65.826%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.794    38.359    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.156    38.515 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[27].mem[27][28]_i_1/O
                         net (fo=1, routed)           0.758    39.273    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][29]_0[17]
    SLICE_X7Y35          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.650     1.038    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X7Y35          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[27].mem_reg[27][28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.161ns  (logic 12.890ns (32.915%)  route 26.271ns (67.085%))
  Logic Levels:           50  (CARRY4=23 DSP48E1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    30.466 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/O[2]
                         net (fo=1, routed)           1.569    32.034    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[2]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.302    32.336 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][2]_i_3/O
                         net (fo=1, routed)           0.000    32.336    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/gen_arbiter.data_nodes[1][result][2]
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    32.548 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/register_write_behavioral[31].mem_reg[31][2]_i_2/O
                         net (fo=6, routed)           1.279    33.827    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/fpu_result[2]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.325    34.152 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/i_arbiter/i___375_i_4/O
                         net (fo=1, routed)           1.784    35.936    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/mult_operand_a_ex_o_reg[23][1]
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.326    36.262 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/i___375_i_2/O
                         net (fo=38, routed)          1.698    37.960    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/csr_access_ex_o_reg_rep
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    38.084 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/alu_operand_c_ex_o[2]_i_2/O
                         net (fo=1, routed)           0.953    39.037    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o_reg[2]_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.161 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/alu_operand_c_ex_o[2]_i_1/O
                         net (fo=1, routed)           0.000    39.161    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[21]_0[2]
    SLICE_X42Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.480     0.868    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X42Y21         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/alu_operand_c_ex_o_reg[2]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.143ns  (logic 13.513ns (34.522%)  route 25.630ns (65.478%))
  Logic Levels:           57  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.044    37.609    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/core_i/regfile_alu_wdata_fw[28]
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124    37.733 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/i___333/O
                         net (fo=3, routed)           1.286    39.019    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o_reg[28]
    SLICE_X29Y28         LUT6 (Prop_lut6_I2_O)        0.124    39.143 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/if_stage_i/mult_operand_c_ex_o[28]_i_1/O
                         net (fo=1, routed)           0.000    39.143    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[31]_2[28]
    SLICE_X29Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.556     0.944    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/clk
    SLICE_X29Y28         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/mult_operand_c_ex_o_reg[28]/C

Slack:                    inf
  Source:                 fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                            (internal pin)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.128ns  (logic 13.382ns (34.200%)  route 25.746ns (65.800%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=14)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product/ACOUT[23]
                         net (fo=1, routed)           0.002     0.002    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_n_30
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      3.639     3.641 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product__0/P[2]
                         net (fo=2, routed)           1.341     4.982    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/product_shifted[21]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.106 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034/O
                         net (fo=1, routed)           0.000     5.106    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_1034_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.639 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799/CO[3]
                         net (fo=1, routed)           0.000     5.639    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_799_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.756 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988/CO[3]
                         net (fo=1, routed)           0.000     5.756    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_988_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.873 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978/CO[3]
                         net (fo=1, routed)           0.000     5.873    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_978_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.990 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895/CO[3]
                         net (fo=1, routed)           0.000     5.990    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_895_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.107 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893/CO[3]
                         net (fo=1, routed)           0.000     6.107    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_893_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.224 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898/CO[3]
                         net (fo=1, routed)           0.000     6.224    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_898_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.341 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981/CO[3]
                         net (fo=1, routed)           0.000     6.341    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_981_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.458 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983/CO[3]
                         net (fo=1, routed)           0.000     6.458    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_983_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.575 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959/CO[3]
                         net (fo=1, routed)           0.000     6.575    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_959_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.692 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692/CO[3]
                         net (fo=1, routed)           0.000     6.692    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_692_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.809 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418/CO[3]
                         net (fo=1, routed)           0.000     6.809    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_418_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.926 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189/CO[3]
                         net (fo=1, routed)           0.009     6.935    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_189_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.052 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71/CO[3]
                         net (fo=1, routed)           0.000     7.052    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_71_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26/CO[3]
                         net (fo=1, routed)           0.000     7.169    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_26_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.423 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_10/CO[0]
                         net (fo=2, routed)           0.899     8.322    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/sum_carry
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.367     8.689 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609/O
                         net (fo=114, routed)         1.459    10.147    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_609_n_0
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.152    10.299 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760/O
                         net (fo=8, routed)           0.868    11.168    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_760_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.332    11.500 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_611/O
                         net (fo=5, routed)           0.923    12.423    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/p_74_in
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.547 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_290/O
                         net (fo=8, routed)           1.003    13.549    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i_lzc/gen_lzc.sel_nodes_1
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_521/O
                         net (fo=10, routed)          1.117    14.790    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/leading_zero_count[2]
    SLICE_X14Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.914 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39/O
                         net (fo=1, routed)           0.000    14.914    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][27]_i_39_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.294 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.294    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_29_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.411 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601/CO[3]
                         net (fo=1, routed)           0.000    15.411    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_601_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.568 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287/CO[1]
                         net (fo=1, routed)           0.744    16.312    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_287_n_2
    SLICE_X9Y15          LUT4 (Prop_lut4_I0_O)        0.332    16.644 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113/O
                         net (fo=19, routed)          0.741    17.386    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_113_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I3_O)        0.124    17.510 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851/O
                         net (fo=89, routed)          1.175    18.685    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_851_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.124    18.809 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748/O
                         net (fo=4, routed)           0.858    19.666    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_748_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124    19.790 f  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448/O
                         net (fo=2, routed)           0.817    20.607    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_448_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.124    20.731 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252/O
                         net (fo=3, routed)           1.014    21.745    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_252_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99/O
                         net (fo=61, routed)          1.551    23.420    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_99_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.544 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176/O
                         net (fo=3, routed)           0.612    24.156    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_176_n_0
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    24.280 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906/O
                         net (fo=1, routed)           0.000    24.280    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_906_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617/CO[3]
                         net (fo=1, routed)           0.000    24.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_617_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.910 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291/CO[3]
                         net (fo=1, routed)           0.000    24.910    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_291_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.027 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114/CO[3]
                         net (fo=1, routed)           0.000    25.027    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_114_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.256 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_46/CO[2]
                         net (fo=49, routed)          1.003    26.259    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/of_before_round
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.310    26.569 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127/O
                         net (fo=1, routed)           0.571    27.141    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_127_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.124    27.265 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48/O
                         net (fo=2, routed)           0.516    27.780    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/i__i_48_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    27.904 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_24/O
                         net (fo=2, routed)           1.060    28.964    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/fmt_round_sticky_bits[0]_0[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.124    29.088 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18/O
                         net (fo=1, routed)           0.706    29.795    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_18_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    29.919 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13/O
                         net (fo=1, routed)           0.000    29.919    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][3]_i_13_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.451 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.451    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][3]_i_6_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.565 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.565    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][7]_i_6_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.679    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][11]_i_6_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.793    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][15]_i_6_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.907    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_8_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.021    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][23]_i_6_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.135    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][27]_i_7_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem_reg[31][30]_i_7/O[0]
                         net (fo=1, routed)           0.973    32.330    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/rounded_abs[28]
    SLICE_X26Y14         LUT6 (Prop_lut6_I4_O)        0.299    32.629 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/register_write_behavioral[31].mem[31][28]_i_3/O
                         net (fo=6, routed)           1.042    33.671    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124    33.795 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_15/O
                         net (fo=1, routed)           1.156    34.951    fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/ext_if\\.result[data][28]
    SLICE_X34Y18         LUT2 (Prop_lut2_I0_O)        0.146    35.097 r  fpu_ss_wrapper_i/fpu_ss_i/i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/i___47_i_7/O
                         net (fo=2, routed)           1.141    36.238    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[8].mem_reg[8][28]_2
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.328    36.566 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/i___47_i_2/O
                         net (fo=40, routed)          1.670    38.236    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/mult_en_ex_o_reg_9
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.117    38.353 r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/int_controller_i/gen_rf[25].mem[25][28]_i_1/O
                         net (fo=1, routed)           0.776    39.128    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][29]_0[17]
    SLICE_X4Y36          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       1.854    -1.315    xilinx_clk_wizard_wrapper_i/clk_out1_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.215 r  xilinx_clk_wizard_wrapper_i/cnt_q[1]_i_3/O
                         net (fo=1, routed)           0.512    -0.703    xilinx_clk_wizard_wrapper_i_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.612 r  cnt_q_reg[1]_i_1/O
                         net (fo=2172, routed)        1.650     1.038    x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/clk
    SLICE_X4Y36          FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/cpu_subsystem_i/gen_cv32e40px.cv32e40px_top_i/core_i/id_stage_i/register_file_i/gen_rf[25].mem_reg[25][28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y5         FDCE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
    SLICE_X112Y5         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.051     0.215    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]_1[0]
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_out1_0
    SLICE_X113Y5         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.777%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X111Y0         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.101     0.242    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.914    -0.826    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X112Y0         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y10        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
    SLICE_X105Y10        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.063     0.204    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X104Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.249 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000     0.249    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][24]
    SLICE_X104Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X104Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=2, routed)           0.071     0.212    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X106Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.257 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_9__0/O
                         net (fo=1, routed)           0.000     0.257    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][23]
    SLICE_X106Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.910    -0.830    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X106Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.095     0.259    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]_1[0]
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.913    -0.827    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_out1_0
    SLICE_X111Y6         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.891%)  route 0.119ns (39.109%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y11        FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
    SLICE_X105Y11        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=2, routed)           0.119     0.260    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[26]
    SLICE_X103Y10        LUT5 (Prop_lut5_I0_O)        0.045     0.305 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_6__0/O
                         net (fo=1, routed)           0.000     0.305    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][26]
    SLICE_X103Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.882    -0.858    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y10        FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.822%)  route 0.120ns (39.178%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=2, routed)           0.120     0.261    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X103Y0         LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_3/O
                         net (fo=1, routed)           0.000     0.306    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][4]
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.885    -0.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.429%)  route 0.122ns (39.571%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y0         FDRE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
    SLICE_X105Y0         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=2, routed)           0.122     0.263    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X103Y0         LUT5 (Prop_lut5_I0_O)        0.045     0.308 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_2/O
                         net (fo=1, routed)           0.000     0.308    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][5]
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.885    -0.855    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/clk_out1_0
    SLICE_X103Y0         FDRE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
    SLICE_X110Y7         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[0]
    SLICE_X111Y7         LUT6 (Prop_lut6_I2_O)        0.045     0.317 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[0]_i_1_n_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/clk_out1_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[0]/C

Slack:                    inf
  Source:                 x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDPE                         0.000     0.000 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/C
    SLICE_X110Y7         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[0]/Q
                         net (fo=9, routed)           0.132     0.273    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/s_dst_isolate_ack_q_reg[0]
    SLICE_X111Y7         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q[1]_i_1_n_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xilinx_clk_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (INOUT)
                         net (fo=0)                   0.000     0.000    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_in1_xilinx_clk_wizard_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clk_out1_xilinx_clk_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  xilinx_clk_wizard_wrapper_i/xilinx_clk_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11564, routed)       0.912    -0.828    x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/clk_out1_0
    SLICE_X111Y7         FDCE                                         r  x_heep_system_i/core_v_mini_mcu_i/debug_subsystem_i/dmi_jtag_i/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/receiver_phase_q_reg[1]/C





