// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pad_3_34_0_8_HH_
#define _pad_3_34_0_8_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pad_3_34_0_8 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<12> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    pad_3_34_0_8(sc_module_name name);
    SC_HAS_PROCESS(pad_3_34_0_8);

    ~pad_3_34_0_8();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > i_fu_102_p2;
    sc_signal< sc_lv<2> > i_reg_214;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > add_ln19_fu_132_p2;
    sc_signal< sc_lv<8> > add_ln19_reg_219;
    sc_signal< sc_lv<1> > icmp_ln11_fu_96_p2;
    sc_signal< sc_lv<6> > j_fu_144_p2;
    sc_signal< sc_lv<6> > j_reg_227;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > add_ln19_3_fu_179_p2;
    sc_signal< sc_lv<13> > add_ln19_3_reg_232;
    sc_signal< sc_lv<1> > icmp_ln13_fu_138_p2;
    sc_signal< sc_lv<6> > k_fu_191_p2;
    sc_signal< sc_lv<6> > k_reg_240;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln19_7_fu_206_p1;
    sc_signal< sc_lv<64> > zext_ln19_7_reg_245;
    sc_signal< sc_lv<1> > icmp_ln15_fu_185_p2;
    sc_signal< sc_lv<2> > i_0_reg_63;
    sc_signal< sc_lv<6> > j_0_reg_74;
    sc_signal< sc_lv<6> > k_0_reg_85;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<7> > tmp_fu_108_p3;
    sc_signal< sc_lv<3> > tmp_s_fu_120_p3;
    sc_signal< sc_lv<8> > zext_ln19_3_fu_128_p1;
    sc_signal< sc_lv<8> > zext_ln19_fu_116_p1;
    sc_signal< sc_lv<8> > zext_ln19_4_fu_150_p1;
    sc_signal< sc_lv<8> > add_ln19_2_fu_154_p2;
    sc_signal< sc_lv<9> > tmp_5_fu_167_p3;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_159_p3;
    sc_signal< sc_lv<13> > zext_ln19_5_fu_175_p1;
    sc_signal< sc_lv<13> > zext_ln19_6_fu_197_p1;
    sc_signal< sc_lv<13> > add_ln19_4_fu_201_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln19_2_fu_154_p2();
    void thread_add_ln19_3_fu_179_p2();
    void thread_add_ln19_4_fu_201_p2();
    void thread_add_ln19_fu_132_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_fu_102_p2();
    void thread_icmp_ln11_fu_96_p2();
    void thread_icmp_ln13_fu_138_p2();
    void thread_icmp_ln15_fu_185_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j_fu_144_p2();
    void thread_k_fu_191_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl2_cast_fu_159_p3();
    void thread_tmp_5_fu_167_p3();
    void thread_tmp_fu_108_p3();
    void thread_tmp_s_fu_120_p3();
    void thread_zext_ln19_3_fu_128_p1();
    void thread_zext_ln19_4_fu_150_p1();
    void thread_zext_ln19_5_fu_175_p1();
    void thread_zext_ln19_6_fu_197_p1();
    void thread_zext_ln19_7_fu_206_p1();
    void thread_zext_ln19_fu_116_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
