$date
	Thu Sep 24 14:32:29 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! SET [3:0] $end
$var wire 1 " T1 $end
$var wire 1 # T2 $end
$var wire 1 $ T3 $end
$var reg 4 % KEY [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module ENCRIPT $end
$var wire 4 ( KEY [3:0] $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 4 + SET [3:0] $end
$var reg 1 , T1 $end
$var reg 1 - T2 $end
$var reg 1 . T3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
bx +
1*
0)
b100 (
1'
0&
b100 %
x$
x#
x"
bx !
$end
#1
1.
1$
1-
1#
1,
1"
b100 +
b100 !
1&
1)
#2
0&
0)
#3
1&
1)
#4
b1000 +
b1000 !
0,
0"
0'
0*
0&
0)
#5
b1 +
b1 !
0-
0#
0.
0$
1&
1)
#6
0&
0)
#7
b11 +
b11 !
1-
1#
1,
1"
1&
1)
#8
0&
0)
#9
b110 +
b110 !
0-
0#
1.
1$
0,
0"
1&
1)
#10
0&
0)
#11
b1101 +
b1101 !
0.
0$
1,
1"
1&
1)
#12
0&
0)
#13
b1010 +
b1010 !
1.
1$
1&
1)
#14
0&
0)
#15
b100 +
b100 !
1-
1#
1&
1)
#16
0&
0)
#17
b1000 +
b1000 !
0,
0"
1&
1)
#18
0&
0)
#19
b1 +
b1 !
0-
0#
0.
0$
1&
1)
#20
0&
0)
#21
b11 +
b11 !
1-
1#
1,
1"
1&
1)
#22
0&
0)
#23
b110 +
b110 !
0-
0#
1.
1$
0,
0"
1&
1)
#24
0&
0)
#25
b1101 +
b1101 !
0.
0$
1,
1"
1&
1)
#26
0&
0)
#27
b1010 +
b1010 !
1.
1$
1&
1)
#28
0&
0)
#29
b100 +
b100 !
1-
1#
1&
1)
#30
0&
0)
#31
b1000 +
b1000 !
0,
0"
1&
1)
#32
0&
0)
#33
b1 +
b1 !
0-
0#
0.
0$
1&
1)
#34
0&
0)
#35
b11 +
b11 !
1-
1#
1,
1"
1&
1)
#36
0&
0)
#37
b110 +
b110 !
0-
0#
1.
1$
0,
0"
1&
1)
#38
0&
0)
#39
b1101 +
b1101 !
0.
0$
1,
1"
1&
1)
#40
0&
0)
#41
b1010 +
b1010 !
1.
1$
1&
1)
#42
0&
0)
#43
b100 +
b100 !
1-
1#
1&
1)
#44
0&
0)
#45
b1000 +
b1000 !
0,
0"
1&
1)
#46
0&
0)
