# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock", period: "10ns", uncertainty: "100ps"}
]

sim.inputs:
  defines: ["CLOCK_PERIOD=10"]
  defines_meta: "append"

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "add"
    type: toplevel
    x: 0
    y: 0
    width: 100
    height: 100
    margins:
      left: 0
      right: 0
      top: 0
      bottom: 0
