// Seed: 4252177830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_27 = 1;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign id_5 = -1'b0;
  or primCall (id_3, id_4, id_7, id_1, id_6);
  assign id_2[-1] = 1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_3,
      id_7,
      id_5,
      id_8,
      id_7,
      id_7,
      id_7,
      id_1,
      id_8,
      id_7,
      id_8,
      id_3,
      id_3,
      id_8,
      id_8,
      id_8,
      id_7,
      id_5,
      id_7,
      id_5,
      id_8,
      id_8,
      id_8
  );
  final id_5 = id_4;
  assign id_3 = id_8;
  bit id_9;
  parameter id_10 = -1;
  wor id_11;
  wire id_12, id_13, id_14, id_15;
  wire id_16;
  always id_9 <= id_11 != -1;
  tri0 id_17 = -1;
endmodule
