

================================================================
== Synthesis Summary Report of 'mlkem_top'
================================================================
+ General Information: 
    * Date:           Fri Feb 27 17:36:35 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        ml_kem_pqc
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |                   Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |         |            |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |+ mlkem_top*                                |     -|  0.05|      269|  895.770|         -|      267|     -|  dataflow|  2 (~0%)|  7 (~0%)|  1091 (~0%)|  852 (~0%)|    -|
    | + read_phase                               |     -|  0.80|      260|  865.800|         -|      260|     -|        no|        -|        -|    34 (~0%)|  146 (~0%)|    -|
    |  + read_phase_Pipeline_VITIS_LOOP_30_1     |     -|  0.80|      258|  859.140|         -|      258|     -|        no|        -|        -|    28 (~0%)|   93 (~0%)|    -|
    |   o VITIS_LOOP_30_1                        |     -|  2.43|      256|  852.480|         2|        1|   256|       yes|        -|        -|           -|          -|    -|
    | + entry_proc                               |     -|  1.22|        0|    0.000|         -|        0|     -|        no|        -|        -|     3 (~0%)|   29 (~0%)|    -|
    | + process_phase                            |     -|  0.05|      266|  885.780|         -|      266|     -|        no|        -|  7 (~0%)|   549 (~0%)|  264 (~0%)|    -|
    |  + process_phase_Pipeline_VITIS_LOOP_44_1  |     -|  0.05|      264|  879.120|         -|      264|     -|        no|        -|  7 (~0%)|   511 (~0%)|  197 (~0%)|    -|
    |   o VITIS_LOOP_44_1                        |     -|  2.43|      262|  872.460|         8|        1|   256|       yes|        -|        -|           -|          -|    -|
    | + write_phase                              |     -|  0.72|      258|  859.140|         -|      258|     -|        no|        -|        -|    12 (~0%)|   98 (~0%)|    -|
    |  o VITIS_LOOP_68_1                         |     -|  2.43|      256|  852.480|         2|        1|   256|       yes|        -|        -|           -|          -|    -|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | mode     | 0x10   | 32    | W      | Data signal of mode              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface  | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_stream  | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| out_stream | out       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------------------+
| Argument   | Direction | Datatype                                                |
+------------+-----------+---------------------------------------------------------+
| mode       | in        | int                                                     |
| in_stream  | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| out_stream | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
+------------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+------------+---------------+-----------+--------------------------------+
| Argument   | HW Interface  | HW Type   | HW Info                        |
+------------+---------------+-----------+--------------------------------+
| mode       | s_axi_control | register  | name=mode offset=0x10 range=32 |
| in_stream  | in_stream     | interface |                                |
| out_stream | out_stream    | interface |                                |
+------------+---------------+-----------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| Name                                       | DSP | Pragma | Variable     | Op    | Impl      | Latency |
+--------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| + mlkem_top                                | 7   |        |              |       |           |         |
|  + read_phase                              | 0   |        |              |       |           |         |
|   + read_phase_Pipeline_VITIS_LOOP_30_1    | 0   |        |              |       |           |         |
|     icmp_ln30_fu_83_p2                     |     |        | icmp_ln30    | seteq | auto      | 0       |
|     i_2_fu_89_p2                           |     |        | i_2          | add   | fabric    | 0       |
|  + process_phase                           | 7   |        |              |       |           |         |
|   + process_phase_Pipeline_VITIS_LOOP_44_1 | 7   |        |              |       |           |         |
|     i_fu_102_p2                            |     |        | i            | add   | fabric    | 0       |
|     mul_16s_13ns_29_1_1_U17                | 1   |        | a_2          | mul   | auto      | 0       |
|     mul_16s_13s_16_1_1_U19                 | 1   |        | u_2          | mul   | auto      | 0       |
|     mac_muladd_16s_13s_29s_29_4_1_U22      | 1   |        | mul_ln52_2   | mul   | dsp_slice | 3       |
|     mac_muladd_16s_13s_29s_29_4_1_U22      | 1   |        | t_2          | add   | dsp_slice | 3       |
|     mul_16s_12ns_28_1_1_U18                | 1   |        | a_1          | mul   | auto      | 0       |
|     mul_16s_13s_16_1_1_U20                 | 1   |        | u_1          | mul   | auto      | 0       |
|     mac_muladd_16s_13s_28s_29_4_1_U23      | 1   |        | mul_ln52_1   | mul   | dsp_slice | 3       |
|     mac_muladd_16s_13s_28s_29_4_1_U23      | 1   |        | t_1          | add   | dsp_slice | 3       |
|     mac_muladd_16s_13s_26s_29_4_1_U21      | 1   |        | mul_ln52     | mul   | dsp_slice | 3       |
|     mac_muladd_16s_13s_26s_29_4_1_U21      | 1   |        | t            | add   | dsp_slice | 3       |
|     icmp_ln44_fu_118_p2                    |     |        | icmp_ln44    | seteq | auto      | 0       |
|  + write_phase                             | 0   |        |              |       |           |         |
|    out_tmp_last_fu_95_p2                   |     |        | out_tmp_last | seteq | auto      | 0       |
|    i_fu_102_p2                             |     |        | i            | add   | fabric    | 0       |
+--------------------------------------------+-----+--------+--------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| Name              | Usage        | Type        | BRAM | URAM | Pragma | Variable      | Impl   | Latency | Bitwidth, Depth, |
|                   |              |             |      |      |        |               |        |         | Banks            |
+-------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| + mlkem_top       |              |             | 2    | 0    |        |               |        |         |                  |
|   control_s_axi_U | interface    | s_axilite   |      |      |        |               |        |         |                  |
|   mode_c_U        | fifo channel | scalar prop |      |      |        | mode_c        | srl    | 0       | 32, 3, 1         |
|   coeff_stream_U  | fifo channel | stream      | 1    |      |        | coeff_stream  | memory | 0       | 16, 256, 1       |
|   result_stream_U | fifo channel | stream      | 1    |      |        | result_stream | memory | 0       | 16, 256, 1       |
+-------------------+--------------+-------------+------+------+--------+---------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------+---------------------------------------------+
| Type      | Options                              | Location                                    |
+-----------+--------------------------------------+---------------------------------------------+
| inline    |                                      | ./mlkem_types.h:50 in montgomery_reduce     |
| inline    | off                                  | mlkem_ip.cpp:28 in read_phase               |
| pipeline  | II=1                                 | mlkem_ip.cpp:31 in read_phase               |
| inline    | off                                  | mlkem_ip.cpp:43 in process_phase            |
| pipeline  | II=1                                 | mlkem_ip.cpp:45 in process_phase            |
| inline    | off                                  | mlkem_ip.cpp:67 in write_phase              |
| pipeline  | II=1                                 | mlkem_ip.cpp:69 in write_phase              |
| interface | s_axilite port=mode bundle=control   | mlkem_ip.cpp:82 in mlkem_top, mode          |
| interface | s_axilite port=return bundle=control | mlkem_ip.cpp:83 in mlkem_top, return        |
| interface | axis port=in_stream                  | mlkem_ip.cpp:84 in mlkem_top, in_stream     |
| interface | axis port=out_stream                 | mlkem_ip.cpp:85 in mlkem_top, out_stream    |
| stream    | variable=coeff_stream depth=256      | mlkem_ip.cpp:92 in mlkem_top, coeff_stream  |
| stream    | variable=result_stream depth=256     | mlkem_ip.cpp:93 in mlkem_top, result_stream |
| dataflow  |                                      | mlkem_ip.cpp:97 in mlkem_top                |
| pipeline  | II=1                                 | ntt_engine.cpp:5 in ntt                     |
+-----------+--------------------------------------+---------------------------------------------+


