<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: dev/pcireg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>dev/pcireg.h</h1><a href="pcireg_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00041"></a>00041 <span class="comment"> *          Miguel Serrano</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="comment">/* @file</span>
<a name="l00045"></a>00045 <span class="comment"> * Device register definitions for a device&apos;s PCI config space</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __PCIREG_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __PCIREG_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;sys/types.h&gt;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="unionPCIConfig.html">00056</a> <span class="keyword">union </span><a class="code" href="unionPCIConfig.html">PCIConfig</a> {
<a name="l00057"></a><a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">00057</a>     uint8_t <a class="code" href="unionPCIConfig.html#ab0dc6e5f5cf9db340b97b1c8d75fce94">data</a>[64];
<a name="l00058"></a>00058 
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">00060</a>         uint16_t <a class="code" href="unionPCIConfig.html#af58380f8e16c47deff313058b9118726">vendor</a>;
<a name="l00061"></a><a class="code" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">00061</a>         uint16_t <a class="code" href="unionPCIConfig.html#a4347e440567f9012bdd682ea21c0ebb3">device</a>;
<a name="l00062"></a><a class="code" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">00062</a>         uint16_t <a class="code" href="unionPCIConfig.html#aa310901519713f23fe0cc9de9bbb9682">command</a>;
<a name="l00063"></a><a class="code" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">00063</a>         uint16_t <a class="code" href="unionPCIConfig.html#ad4272f92494e28c7fdcde3cf9595fc53">status</a>;
<a name="l00064"></a><a class="code" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">00064</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa20028a510661fd9081862ea98efc655">revision</a>;
<a name="l00065"></a><a class="code" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">00065</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa68ba7f5f8a61e94111d18ebf7227fe4">progIF</a>;
<a name="l00066"></a><a class="code" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">00066</a>         uint8_t <a class="code" href="unionPCIConfig.html#abd24440a49e1c487ae23e1ce7f3541bd">subClassCode</a>;
<a name="l00067"></a><a class="code" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">00067</a>         uint8_t <a class="code" href="unionPCIConfig.html#ad2564994d04407a7f966f3ac767ce4da">classCode</a>;
<a name="l00068"></a><a class="code" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">00068</a>         uint8_t <a class="code" href="unionPCIConfig.html#a1a3f976651c86fa7cb3b3d8b100f9799">cacheLineSize</a>;
<a name="l00069"></a><a class="code" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">00069</a>         uint8_t <a class="code" href="unionPCIConfig.html#abd5fe3c64487daa8aecd4048f3404c82">latencyTimer</a>;
<a name="l00070"></a><a class="code" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">00070</a>         uint8_t <a class="code" href="unionPCIConfig.html#a0ae10ecbc50866fcda6470f500e539c8">headerType</a>;
<a name="l00071"></a><a class="code" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">00071</a>         uint8_t <a class="code" href="unionPCIConfig.html#a27b32508f57c5552824bf1ff3aecc98a">bist</a>;
<a name="l00072"></a><a class="code" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">00072</a>         uint32_t <a class="code" href="unionPCIConfig.html#af113efad1fa55c2b680d067e1bc7e7cd">baseAddr</a>[6];
<a name="l00073"></a><a class="code" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">00073</a>         uint32_t <a class="code" href="unionPCIConfig.html#a13674e2fc05bc82ad2445ba12ed0837d">cardbusCIS</a>;
<a name="l00074"></a><a class="code" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">00074</a>         uint16_t <a class="code" href="unionPCIConfig.html#a12e14d12256ebecd3c950fec533f4243">subsystemVendorID</a>;
<a name="l00075"></a><a class="code" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">00075</a>         uint16_t <a class="code" href="unionPCIConfig.html#a35e82ee7191cae055a477faa1e7aa3da">subsystemID</a>;
<a name="l00076"></a><a class="code" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">00076</a>         uint32_t <a class="code" href="unionPCIConfig.html#a85ae5fab6216bfb9cb80822f9c85923b">expansionROM</a>;
<a name="l00077"></a><a class="code" href="unionPCIConfig.html#a77a5e36cd8c7d1e5897e52f61a588750">00077</a>         uint8_t <a class="code" href="unionPCIConfig.html#a77a5e36cd8c7d1e5897e52f61a588750">capabilityPtr</a>;
<a name="l00078"></a>00078         <span class="comment">// Was 8 bytes in the legacy PCI spec, but to support PCIe</span>
<a name="l00079"></a>00079         <span class="comment">// this field is now 7 bytes with PCIe&apos;s addition of the</span>
<a name="l00080"></a>00080         <span class="comment">// capability list pointer.</span>
<a name="l00081"></a><a class="code" href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">00081</a>         uint8_t <a class="code" href="unionPCIConfig.html#a73a4f44f43aa4a9cacaa25ff505e8f00">reserved</a>[7];
<a name="l00082"></a><a class="code" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">00082</a>         uint8_t <a class="code" href="unionPCIConfig.html#aa5b663df09124e887e2409307efd2468">interruptLine</a>;
<a name="l00083"></a><a class="code" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">00083</a>         uint8_t <a class="code" href="unionPCIConfig.html#a6414192cfddf3f3e92a72c09272eda5b">interruptPin</a>;
<a name="l00084"></a><a class="code" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">00084</a>         uint8_t <a class="code" href="unionPCIConfig.html#a0aa2e88fc18617c90bb00428cc4fa410">minimumGrant</a>;
<a name="l00085"></a><a class="code" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">00085</a>         uint8_t <a class="code" href="unionPCIConfig.html#a6cd3b76bbfa6b533a8fd6918d281a728">maximumLatency</a>;
<a name="l00086"></a>00086     };
<a name="l00087"></a>00087 };
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">// Common PCI offsets</span>
<a name="l00090"></a><a class="code" href="pcireg_8h.html#ae01a383ed97f2fef624e91dadb388637">00090</a> <span class="preprocessor">#define PCI_VENDOR_ID           0x00    // Vendor ID                    ro</span>
<a name="l00091"></a><a class="code" href="pcireg_8h.html#ad26cd5a9786b77d9fb9ae23cd2d7eae5">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID           0x02    // Device ID                    ro</span>
<a name="l00092"></a><a class="code" href="pcireg_8h.html#ace199ecb77d8e32d759ac065c22304b3">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_COMMAND             0x04    // Command                      rw</span>
<a name="l00093"></a><a class="code" href="pcireg_8h.html#a250f9aa7637e1c67edc266e2d36adf49">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_STATUS              0x06    // Status                       rw</span>
<a name="l00094"></a><a class="code" href="pcireg_8h.html#ad929de128f7af09f5859000ee3cff800">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_REVISION_ID         0x08    // Revision ID                  ro</span>
<a name="l00095"></a><a class="code" href="pcireg_8h.html#aeceb83f22ca5473d93fb37286277a025">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CLASS_CODE          0x09    // Class Code                   ro</span>
<a name="l00096"></a><a class="code" href="pcireg_8h.html#ac9318b91036f245b883c26723ef684cc">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_SUB_CLASS_CODE      0x0A    // Sub Class Code               ro</span>
<a name="l00097"></a><a class="code" href="pcireg_8h.html#a42e0df2aedc08b732c75f823fcd85227">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BASE_CLASS_CODE     0x0B    // Base Class Code              ro</span>
<a name="l00098"></a><a class="code" href="pcireg_8h.html#ab0714901b1972ad6700d98d11d683f04">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CACHE_LINE_SIZE     0x0C    // Cache Line Size              ro+</span>
<a name="l00099"></a><a class="code" href="pcireg_8h.html#ae2cade69be1011c19d4918689e988e2d">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_LATENCY_TIMER       0x0D    // Latency Timer                ro+</span>
<a name="l00100"></a><a class="code" href="pcireg_8h.html#a19e39e2931bb71460a3b5e1e30206d7b">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_HEADER_TYPE         0x0E    // Header Type                  ro</span>
<a name="l00101"></a><a class="code" href="pcireg_8h.html#a7e90cb70f5d4911a8126fe93cdac2147">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_BIST                0x0F    // Built in self test           rw</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">// some pci command reg bitfields</span>
<a name="l00104"></a><a class="code" href="pcireg_8h.html#a184279369796cf3813da355aff656541">00104</a> <span class="preprocessor">#define PCI_CMD_BME     0x04 // Bus master function enable</span>
<a name="l00105"></a><a class="code" href="pcireg_8h.html#a19eeefdf3c3100d9ab29182cbbcba083">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_MSE     0x02 // Memory Space Access enable</span>
<a name="l00106"></a><a class="code" href="pcireg_8h.html#a5ef611f182e4d3e653e8de20c1e5cece">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CMD_IOSE    0x01 // I/O space enable</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 <span class="comment">// Type 0 PCI offsets</span>
<a name="l00109"></a><a class="code" href="pcireg_8h.html#a39932ff1c345dd901bb659674bd48047">00109</a> <span class="preprocessor">#define PCI0_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00110"></a><a class="code" href="pcireg_8h.html#a64d335caa87a13112f58188eccfba11a">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00111"></a><a class="code" href="pcireg_8h.html#a6716bb8855d6b1ff25b62cc87027162c">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR2         0x18    // Base Address 2               rw</span>
<a name="l00112"></a><a class="code" href="pcireg_8h.html#a7c204d80c7bc7a50e5c94bd2f38e0f4d">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR3         0x1C    // Base Address 3               rw</span>
<a name="l00113"></a><a class="code" href="pcireg_8h.html#a304bb66dc75ec4c103bb9da0f49ea407">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR4         0x20    // Base Address 4               rw</span>
<a name="l00114"></a><a class="code" href="pcireg_8h.html#a47002e96fe34d8b3682b4234b3f26c1a">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_BASE_ADDR5         0x24    // Base Address 5               rw</span>
<a name="l00115"></a><a class="code" href="pcireg_8h.html#a3f233600f6bb6493b76898665d1701c9">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_CIS                0x28    // CardBus CIS Pointer          ro</span>
<a name="l00116"></a><a class="code" href="pcireg_8h.html#a8333b3eaf5d9613dd8bb9167f52b6c84">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_VENDOR_ID      0x2C    // Sub-Vendor ID                ro</span>
<a name="l00117"></a><a class="code" href="pcireg_8h.html#a185c9ea6643dcb3e5e8c786377c52d34">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_SUB_SYSTEM_ID      0x2E    // Sub-System ID                ro</span>
<a name="l00118"></a><a class="code" href="pcireg_8h.html#a4a70c485d282aee33ff0bcf87a8db2ea">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_ROM_BASE_ADDR      0x30    // Expansion ROM Base Address   rw</span>
<a name="l00119"></a><a class="code" href="pcireg_8h.html#a301b4097be4675151b3e433dc0b5e1fe">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_CAP_PTR            0x34    // Capability list pointer      ro</span>
<a name="l00120"></a><a class="code" href="pcireg_8h.html#a1bc84b06208bc0ae98469ea26240877a">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_RESERVED           0x35</span>
<a name="l00121"></a><a class="code" href="pcireg_8h.html#a2c5172494eed3f80066b8a9e201cace9">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_LINE     0x3C    // Interrupt Line               rw</span>
<a name="l00122"></a><a class="code" href="pcireg_8h.html#a0a00cf17c993aec6cdab188080f84692">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_INTERRUPT_PIN      0x3D    // Interrupt Pin                ro</span>
<a name="l00123"></a><a class="code" href="pcireg_8h.html#a1a5f87fba6c816f9dfaf67394355652c">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MINIMUM_GRANT      0x3E    // Maximum Grant                ro</span>
<a name="l00124"></a><a class="code" href="pcireg_8h.html#a33ccf25ec6904c85fcb774db09bb0f56">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI0_MAXIMUM_LATENCY    0x3F    // Maximum Latency              ro</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="comment">// Type 1 PCI offsets</span>
<a name="l00127"></a><a class="code" href="pcireg_8h.html#a92394c8afe033718f5d2e126d300842a">00127</a> <span class="preprocessor">#define PCI1_BASE_ADDR0         0x10    // Base Address 0               rw</span>
<a name="l00128"></a><a class="code" href="pcireg_8h.html#a0c67b146b1701e298f86e41f57abb01c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BASE_ADDR1         0x14    // Base Address 1               rw</span>
<a name="l00129"></a><a class="code" href="pcireg_8h.html#a05bc4e6ac67ba912c140ded70498ee73">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRI_BUS_NUM        0x18    // Primary Bus Number           rw</span>
<a name="l00130"></a><a class="code" href="pcireg_8h.html#a17dbd8cf2d59fe60f24d08cb22f7fde1">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_BUS_NUM        0x19    // Secondary Bus Number         rw</span>
<a name="l00131"></a><a class="code" href="pcireg_8h.html#a43d361802be3f6b1700e3004d527d236">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SUB_BUS_NUM        0x1A    // Subordinate Bus Number       rw</span>
<a name="l00132"></a><a class="code" href="pcireg_8h.html#a47e52e48ceb02749e182547beef59a0e">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SEC_LAT_TIMER      0x1B    // Secondary Latency Timer      ro+</span>
<a name="l00133"></a><a class="code" href="pcireg_8h.html#a5496bbaa713db54ffc76f05cf3b721eb">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE            0x1C    // I/O Base                     rw</span>
<a name="l00134"></a><a class="code" href="pcireg_8h.html#a5153cc566c02c576df37f34bb61f9e84">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT           0x1D    // I/O Limit                    rw</span>
<a name="l00135"></a><a class="code" href="pcireg_8h.html#adfd064b106440e1b6a7d58fc744c596c">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_SECONDARY_STATUS   0x1E    // Secondary Status             rw</span>
<a name="l00136"></a><a class="code" href="pcireg_8h.html#a911e017ff100d8cbf9c2f8c59c3be314">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_BASE           0x20    // Memory Base                  rw</span>
<a name="l00137"></a><a class="code" href="pcireg_8h.html#aeedf506b1f233f880db89cf010fe4ff8">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_MEM_LIMIT          0x22    // Memory Limit                 rw</span>
<a name="l00138"></a><a class="code" href="pcireg_8h.html#a0cedd0cba44a5bf7af0bf7acefb8a182">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_BASE       0x24    // Prefetchable Memory Base     rw</span>
<a name="l00139"></a><a class="code" href="pcireg_8h.html#accb94f315870af3ad26db80f72196997">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_MEM_LIMIT      0x26    // Prefetchable Memory Limit    rw</span>
<a name="l00140"></a><a class="code" href="pcireg_8h.html#a982537207402b86bb50108d982900a00">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_BASE_UPPER     0x28    // Prefetchable Base Upper 32   rw</span>
<a name="l00141"></a><a class="code" href="pcireg_8h.html#acda80f3e11c8ecbed899ffbca5af1009">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_PRF_LIMIT_UPPER    0x2C    // Prefetchable Limit Upper 32  rw</span>
<a name="l00142"></a><a class="code" href="pcireg_8h.html#ad01262a1ae68f308944b41ee72fceeae">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_BASE_UPPER      0x30    // I/O Base Upper 16 bits       rw</span>
<a name="l00143"></a><a class="code" href="pcireg_8h.html#a06879e1286d1cbd68082321dc689c340">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_IO_LIMIT_UPPER     0x32    // I/O Limit Upper 16 bits      rw</span>
<a name="l00144"></a><a class="code" href="pcireg_8h.html#a0e999bbf2e65e147ee48aaac9cf3b976">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_RESERVED           0x34    // Reserved                     ro</span>
<a name="l00145"></a><a class="code" href="pcireg_8h.html#a17b83a1762a8b2ee3c159a526ff06ac5">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_ROM_BASE_ADDR      0x38    // Expansion ROM Base Address   rw</span>
<a name="l00146"></a><a class="code" href="pcireg_8h.html#ab359a5b06ca41c532a783bb95d64be8d">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_LINE          0x3C    // Interrupt Line               rw</span>
<a name="l00147"></a><a class="code" href="pcireg_8h.html#a12c885ed6286a28461f0b69866fb8646">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_INTR_PIN           0x3D    // Interrupt Pin                ro</span>
<a name="l00148"></a><a class="code" href="pcireg_8h.html#a5f69308658a9b3d38c05e464d0ae6a5f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI1_BRIDGE_CTRL        0x3E    // Bridge Control               rw</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="comment">// Device specific offsets</span>
<a name="l00151"></a><a class="code" href="pcireg_8h.html#abb02d00821657dc348f9c78eab5f1995">00151</a> <span class="preprocessor">#define PCI_DEVICE_SPECIFIC             0x40    // 192 bytes</span>
<a name="l00152"></a><a class="code" href="pcireg_8h.html#add6c868d54860748ec4f1ecd9b53fb90">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_CONFIG_SIZE         0xFF</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="comment">// Some Vendor IDs</span>
<a name="l00155"></a><a class="code" href="pcireg_8h.html#a728f983d09f433a164b7f40c4752cd48">00155</a> <span class="preprocessor">#define PCI_VENDOR_DEC                  0x1011</span>
<a name="l00156"></a><a class="code" href="pcireg_8h.html#ae705fa509aaf829de2f69dc025d291a4">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_NCR                  0x101A</span>
<a name="l00157"></a><a class="code" href="pcireg_8h.html#abf4983b8f392643000e711557749c30d">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_QLOGIC               0x1077</span>
<a name="l00158"></a><a class="code" href="pcireg_8h.html#aaa39309c1b2d09fdeab9598c16d2a3af">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_VENDOR_SIMOS                0x1291</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="comment">// Some Product IDs</span>
<a name="l00161"></a><a class="code" href="pcireg_8h.html#af3e1c0496e511a15fc573b362f8a051c">00161</a> <span class="preprocessor">#define PCI_PRODUCT_DEC_PZA             0x0008</span>
<a name="l00162"></a><a class="code" href="pcireg_8h.html#a271cb5a19565f86694462c1ada818103">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_NCR_810             0x0001</span>
<a name="l00163"></a><a class="code" href="pcireg_8h.html#a977ba3b4b0f8bfecdb3e2b2cfe8a23e2">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_QLOGIC_ISP1020      0x1020</span>
<a name="l00164"></a><a class="code" href="pcireg_8h.html#aa07a101f340d4ed038f25f15cdcfd7f8">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_SIMOS         0x1291</span>
<a name="l00165"></a><a class="code" href="pcireg_8h.html#a0dbc15986b61ebc87dd0b46f56441ba9">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define PCI_PRODUCT_SIMOS_ETHER         0x1292</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00172"></a><a class="code" href="pcireg_8h.html#a9426b7be8feed35cad0096f345be46bb">00172</a> <span class="preprocessor">#define PMCAP_ID 0x00</span>
<a name="l00173"></a><a class="code" href="pcireg_8h.html#ab9b0608199979c9d79ce3592b0cb283a">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_PC 0x02</span>
<a name="l00174"></a><a class="code" href="pcireg_8h.html#a24ca111bfbea1b8dbfa12984bc3d1c58">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_PMCS 0x04</span>
<a name="l00175"></a><a class="code" href="pcireg_8h.html#a9bbcc7ac4cda9653a3fb9397bcfaf163">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define PMCAP_SIZE 0x06</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a><a class="code" href="pcireg_8h.html#a049ad8161a8633f28e560638c6814b6c">00177</a> <span class="preprocessor">#define MSICAP_ID 0x00</span>
<a name="l00178"></a><a class="code" href="pcireg_8h.html#acc9aac103c9ec046fe8f462c858f83e8">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MC 0x02</span>
<a name="l00179"></a><a class="code" href="pcireg_8h.html#a8870176b7d35791d81e319a3b2d49100">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MA 0x04</span>
<a name="l00180"></a><a class="code" href="pcireg_8h.html#a2134a252ec6d23e7a001c6ec8be0e48c">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MUA 0x08</span>
<a name="l00181"></a><a class="code" href="pcireg_8h.html#a4e1cf8ff2123c4b8fd8d1bbc400a43a8">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MD 0x0C</span>
<a name="l00182"></a><a class="code" href="pcireg_8h.html#abd41abd990ab5d9dfa2ed8d2711c5187">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MMASK 0x10</span>
<a name="l00183"></a><a class="code" href="pcireg_8h.html#aa177834eb753b29b125ed937be017b32">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_MPEND 0x14</span>
<a name="l00184"></a><a class="code" href="pcireg_8h.html#a36ebd2e0822cf59629e5177da0af5bd7">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define MSICAP_SIZE 0x18</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="pcireg_8h.html#ad9e87a7e7adb1d25556729a82ac4ab0b">00186</a> <span class="preprocessor">#define MSIXCAP_ID 0x00</span>
<a name="l00187"></a><a class="code" href="pcireg_8h.html#aa3c48bd17632b394022479bd54c6af7c">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MXC 0x02</span>
<a name="l00188"></a><a class="code" href="pcireg_8h.html#aef7ab42350c82b7eaa0fee0910acc80d">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MTAB 0x04</span>
<a name="l00189"></a><a class="code" href="pcireg_8h.html#a8a5dec2941bc249b8cc7cfbfb585deb5">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_MPBA 0x08</span>
<a name="l00190"></a><a class="code" href="pcireg_8h.html#a5495aa4216d53607cf7a4d0196b3ea81">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define MSIXCAP_SIZE 0x0C</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a><a class="code" href="pcireg_8h.html#a0f5b1fcf31f05ce9dc20f0ad18687e57">00192</a> <span class="preprocessor">#define PXCAP_ID 0x00</span>
<a name="l00193"></a><a class="code" href="pcireg_8h.html#a19af7dd082c983acabf0bad9310ed86b">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXCAP 0x02</span>
<a name="l00194"></a><a class="code" href="pcireg_8h.html#a0a4852b01daeaa3b054479096c02b451">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDCAP 0x04</span>
<a name="l00195"></a><a class="code" href="pcireg_8h.html#a1edde76c9d581a0bb0fd76d003a01690">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDC 0x08</span>
<a name="l00196"></a><a class="code" href="pcireg_8h.html#ac8440bf64d29dd9d798ab8692712dfe6">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDS 0x0A</span>
<a name="l00197"></a><a class="code" href="pcireg_8h.html#a226535093fe2098216216a4382f4deb5">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLCAP 0x0C</span>
<a name="l00198"></a><a class="code" href="pcireg_8h.html#a5a4c906689e67154ba361fe16305782f">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLC 0x10</span>
<a name="l00199"></a><a class="code" href="pcireg_8h.html#ab50453e2d1f8c488ad26a6b4d6c16e61">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXLS 0x12</span>
<a name="l00200"></a><a class="code" href="pcireg_8h.html#adba7afc36365d18b15fc3cd87473f3ce">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDCAP2 0x24</span>
<a name="l00201"></a><a class="code" href="pcireg_8h.html#ae4efb399b1d86d96fc26f4b671642a36">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_PXDC2 0x28</span>
<a name="l00202"></a><a class="code" href="pcireg_8h.html#aec570453eed6fb3f06dde328107593b2">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define PXCAP_SIZE 0x30</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00208"></a><a class="code" href="unionPMCAP.html">00208</a> <span class="keyword">union </span><a class="code" href="unionPMCAP.html" title="Defines the Power Management capability register and all its associated bitfields...">PMCAP</a> {
<a name="l00209"></a><a class="code" href="unionPMCAP.html#ac97f20b3ffa2c9b0482427bc31cc0cac">00209</a>     uint8_t <a class="code" href="unionPMCAP.html#ac97f20b3ffa2c9b0482427bc31cc0cac">data</a>[6];
<a name="l00210"></a>00210     <span class="keyword">struct </span>{
<a name="l00211"></a><a class="code" href="unionPMCAP.html#ae0c3b0b655ecb3a08b07b518335619e7">00211</a>         uint16_t <a class="code" href="unionPMCAP.html#ae0c3b0b655ecb3a08b07b518335619e7">pid</a>;  <span class="comment">/* 0:7  cid</span>
<a name="l00212"></a>00212 <span class="comment">                        * 8:15 next</span>
<a name="l00213"></a>00213 <span class="comment">                        */</span>
<a name="l00214"></a><a class="code" href="unionPMCAP.html#a5a62f516cb0805954ac72a440847f20e">00214</a>         uint16_t <a class="code" href="unionPMCAP.html#a5a62f516cb0805954ac72a440847f20e">pc</a>;   <span class="comment">/* 0:2   vs</span>
<a name="l00215"></a>00215 <span class="comment">                        * 3     pmec</span>
<a name="l00216"></a>00216 <span class="comment">                        * 4     reserved</span>
<a name="l00217"></a>00217 <span class="comment">                        * 5     dsi</span>
<a name="l00218"></a>00218 <span class="comment">                        * 6:8   auxc</span>
<a name="l00219"></a>00219 <span class="comment">                        * 9     d1s</span>
<a name="l00220"></a>00220 <span class="comment">                        * 10    d2s</span>
<a name="l00221"></a>00221 <span class="comment">                        * 11:15 psup</span>
<a name="l00222"></a>00222 <span class="comment">                        */</span>
<a name="l00223"></a><a class="code" href="unionPMCAP.html#a042578042bcb135c76e16d721a3776ce">00223</a>         uint16_t <a class="code" href="unionPMCAP.html#a042578042bcb135c76e16d721a3776ce">pmcs</a>; <span class="comment">/* 0:1   ps</span>
<a name="l00224"></a>00224 <span class="comment">                        * 2     reserved</span>
<a name="l00225"></a>00225 <span class="comment">                        * 3     nsfrst</span>
<a name="l00226"></a>00226 <span class="comment">                        * 4:7   reserved</span>
<a name="l00227"></a>00227 <span class="comment">                        * 8     pmee</span>
<a name="l00228"></a>00228 <span class="comment">                        * 9:12  dse</span>
<a name="l00229"></a>00229 <span class="comment">                        * 13:14 dsc</span>
<a name="l00230"></a>00230 <span class="comment">                        * 15    pmes</span>
<a name="l00231"></a>00231 <span class="comment">                        */</span>
<a name="l00232"></a>00232     };
<a name="l00233"></a>00233 };
<a name="l00234"></a>00234 
<a name="l00241"></a><a class="code" href="unionMSICAP.html">00241</a> <span class="keyword">union </span><a class="code" href="unionMSICAP.html" title="Defines the MSI Capability register and its associated bitfields for the a PCI/PCIe...">MSICAP</a> {
<a name="l00242"></a><a class="code" href="unionMSICAP.html#aaed61e7bc4a3d693b6ae915df9c9988e">00242</a>     uint8_t <a class="code" href="unionMSICAP.html#aaed61e7bc4a3d693b6ae915df9c9988e">data</a>[24];
<a name="l00243"></a>00243     <span class="keyword">struct </span>{
<a name="l00244"></a><a class="code" href="unionMSICAP.html#af4d597f84100f37eac75f48498908d5d">00244</a>         uint16_t <a class="code" href="unionMSICAP.html#af4d597f84100f37eac75f48498908d5d">mid</a>;  <span class="comment">/* 0:7  cid</span>
<a name="l00245"></a>00245 <span class="comment">                        *  8:15 next</span>
<a name="l00246"></a>00246 <span class="comment">                        */</span>
<a name="l00247"></a><a class="code" href="unionMSICAP.html#ada11145d9d7bd29d28f3c08661be5db2">00247</a>         uint16_t <a class="code" href="unionMSICAP.html#ada11145d9d7bd29d28f3c08661be5db2">mc</a>;   <span class="comment">/* 0     msie;</span>
<a name="l00248"></a>00248 <span class="comment">                        * 1:3   mmc;</span>
<a name="l00249"></a>00249 <span class="comment">                        * 4:6   mme;</span>
<a name="l00250"></a>00250 <span class="comment">                        * 7     c64;</span>
<a name="l00251"></a>00251 <span class="comment">                        * 8     pvm;</span>
<a name="l00252"></a>00252 <span class="comment">                        * 9:15  reserved;</span>
<a name="l00253"></a>00253 <span class="comment">                        */</span>
<a name="l00254"></a><a class="code" href="unionMSICAP.html#ada4e7f68e55fee3a5603a56bf6eca712">00254</a>         uint32_t <a class="code" href="unionMSICAP.html#ada4e7f68e55fee3a5603a56bf6eca712">ma</a>;   <span class="comment">/* 0:1  reserved</span>
<a name="l00255"></a>00255 <span class="comment">                        * 2:31 addr</span>
<a name="l00256"></a>00256 <span class="comment">                        */</span>
<a name="l00257"></a><a class="code" href="unionMSICAP.html#a8661efa4d071f50cbfac41a5265c2b8d">00257</a>         uint32_t <a class="code" href="unionMSICAP.html#a8661efa4d071f50cbfac41a5265c2b8d">mua</a>;
<a name="l00258"></a><a class="code" href="unionMSICAP.html#abf3908a6399249baa1a093d022c6203d">00258</a>         uint16_t <a class="code" href="unionMSICAP.html#abf3908a6399249baa1a093d022c6203d">md</a>;
<a name="l00259"></a><a class="code" href="unionMSICAP.html#a6a18d6755b6ceb544137d39636cc574d">00259</a>         uint32_t <a class="code" href="unionMSICAP.html#a6a18d6755b6ceb544137d39636cc574d">mmask</a>;
<a name="l00260"></a><a class="code" href="unionMSICAP.html#a04f253c4263e7f55de5556e5046180f2">00260</a>         uint32_t <a class="code" href="unionMSICAP.html#a04f253c4263e7f55de5556e5046180f2">mpend</a>;
<a name="l00261"></a>00261    };
<a name="l00262"></a>00262 };
<a name="l00263"></a>00263 
<a name="l00268"></a><a class="code" href="unionMSIXCAP.html">00268</a> <span class="keyword">union </span><a class="code" href="unionMSIXCAP.html">MSIXCAP</a> {
<a name="l00269"></a><a class="code" href="unionMSIXCAP.html#a7d1b5585e44ab5b6e3166b6eef349821">00269</a>     uint8_t <a class="code" href="unionMSIXCAP.html#a7d1b5585e44ab5b6e3166b6eef349821">data</a>[12];
<a name="l00270"></a>00270     <span class="keyword">struct </span>{
<a name="l00271"></a><a class="code" href="unionMSIXCAP.html#acfd8110f30afbea02017d01be11a1a21">00271</a>         uint16_t <a class="code" href="unionMSIXCAP.html#acfd8110f30afbea02017d01be11a1a21">mxid</a>; <span class="comment">/* 0:7  cid</span>
<a name="l00272"></a>00272 <span class="comment">                        *  8:15 next</span>
<a name="l00273"></a>00273 <span class="comment">                        */</span>
<a name="l00274"></a><a class="code" href="unionMSIXCAP.html#a4133d556203d2bf3f02e3a8cf9bfcd22">00274</a>         uint16_t <a class="code" href="unionMSIXCAP.html#a4133d556203d2bf3f02e3a8cf9bfcd22">mxc</a>;  <span class="comment">/* 0:10  ts;</span>
<a name="l00275"></a>00275 <span class="comment">                        * 11:13 reserved;</span>
<a name="l00276"></a>00276 <span class="comment">                        * 14    fm;</span>
<a name="l00277"></a>00277 <span class="comment">                        * 15    mxe;</span>
<a name="l00278"></a>00278 <span class="comment">                        */</span>
<a name="l00279"></a><a class="code" href="unionMSIXCAP.html#a54d200c11ff337d09510ccaa25d9b5ba">00279</a>         uint32_t <a class="code" href="unionMSIXCAP.html#a54d200c11ff337d09510ccaa25d9b5ba">mtab</a>; <span class="comment">/* 0:2   tbir;</span>
<a name="l00280"></a>00280 <span class="comment">                        * 3:31  to;</span>
<a name="l00281"></a>00281 <span class="comment">                        */</span>
<a name="l00282"></a><a class="code" href="unionMSIXCAP.html#a22ffdf0c5e394551047ab24b80cbbeb1">00282</a>         uint32_t <a class="code" href="unionMSIXCAP.html#a22ffdf0c5e394551047ab24b80cbbeb1">mpba</a>; <span class="comment">/* 0:2   pbir;</span>
<a name="l00283"></a>00283 <span class="comment">                        * 3:31&gt;  pbao;</span>
<a name="l00284"></a>00284 <span class="comment">                        */</span>
<a name="l00285"></a>00285     };
<a name="l00286"></a>00286 };
<a name="l00287"></a>00287 
<a name="l00288"></a><a class="code" href="unionMSIXTable.html">00288</a> <span class="keyword">union </span><a class="code" href="unionMSIXTable.html">MSIXTable</a> {
<a name="l00289"></a>00289     <span class="keyword">struct </span>{
<a name="l00290"></a><a class="code" href="unionMSIXTable.html#a438b4f874bf1b346ca7268271dc7e89d">00290</a>         uint32_t <a class="code" href="unionMSIXTable.html#a438b4f874bf1b346ca7268271dc7e89d">addr_lo</a>;
<a name="l00291"></a><a class="code" href="unionMSIXTable.html#afbe10dc3dc5b3dcf0bde2606c8b621e9">00291</a>         uint32_t <a class="code" href="unionMSIXTable.html#afbe10dc3dc5b3dcf0bde2606c8b621e9">addr_hi</a>;
<a name="l00292"></a><a class="code" href="unionMSIXTable.html#ac05211326064933d75edb952fe096d2a">00292</a>         uint32_t <a class="code" href="unionMSIXTable.html#ac05211326064933d75edb952fe096d2a">msg_data</a>;
<a name="l00293"></a><a class="code" href="unionMSIXTable.html#ab783582c56a58bda84fa27aecdd8ded2">00293</a>         uint32_t <a class="code" href="unionMSIXTable.html#ab783582c56a58bda84fa27aecdd8ded2">vec_ctrl</a>;
<a name="l00294"></a>00294     } <a class="code" href="unionMSIXTable.html#a3ae0b9fa88de80ad4acc9b93ca2b53e4">fields</a>;
<a name="l00295"></a><a class="code" href="unionMSIXTable.html#abf398f5d0040131bba33160ae9a384c3">00295</a>     uint32_t <a class="code" href="unionMSIXTable.html#abf398f5d0040131bba33160ae9a384c3">data</a>[4];
<a name="l00296"></a>00296 };
<a name="l00297"></a>00297 
<a name="l00298"></a><a class="code" href="pcireg_8h.html#a6efa12ed6b6e8399ae2e01ce3b12bca4">00298</a> <span class="preprocessor">#define MSIXVECS_PER_PBA 64</span>
<a name="l00299"></a><a class="code" href="structMSIXPbaEntry.html">00299</a> <span class="preprocessor"></span><span class="keyword">struct </span><a class="code" href="structMSIXPbaEntry.html">MSIXPbaEntry</a> {
<a name="l00300"></a><a class="code" href="structMSIXPbaEntry.html#a2839e43288e05615d46220850b84aa79">00300</a>     uint64_t <a class="code" href="structMSIXPbaEntry.html#a2839e43288e05615d46220850b84aa79">bits</a>;
<a name="l00301"></a>00301 };
<a name="l00302"></a>00302 
<a name="l00307"></a><a class="code" href="structPXCAP.html">00307</a> <span class="keyword">struct </span><a class="code" href="structPXCAP.html" title="Defines the PCI Express capability register and its associated bitfields for a PCIe...">PXCAP</a> {
<a name="l00308"></a><a class="code" href="structPXCAP.html#a34fbaab5869e30ad29ce394c2a3887a3">00308</a>     uint8_t <a class="code" href="structPXCAP.html#a34fbaab5869e30ad29ce394c2a3887a3">data</a>[48];
<a name="l00309"></a>00309     <span class="keyword">struct </span>{
<a name="l00310"></a><a class="code" href="structPXCAP.html#ada2b112e8cfaa597a5b791d7015aaa1c">00310</a>         uint16_t <a class="code" href="structPXCAP.html#ada2b112e8cfaa597a5b791d7015aaa1c">pxid</a>; <span class="comment">/* 0:7  cid</span>
<a name="l00311"></a>00311 <span class="comment">                        *  8:15 next</span>
<a name="l00312"></a>00312 <span class="comment">                        */</span>
<a name="l00313"></a><a class="code" href="structPXCAP.html#a9a21b046187b7eb228d491d98fa1592e">00313</a>         uint16_t <a class="code" href="structPXCAP.html#a9a21b046187b7eb228d491d98fa1592e">pxcap</a>; <span class="comment">/* 0:3   ver;</span>
<a name="l00314"></a>00314 <span class="comment">                         * 4:7   dpt;</span>
<a name="l00315"></a>00315 <span class="comment">                         * 8     si;</span>
<a name="l00316"></a>00316 <span class="comment">                         * 9:13  imn;</span>
<a name="l00317"></a>00317 <span class="comment">                         * 14:15 reserved;</span>
<a name="l00318"></a>00318 <span class="comment">                         */</span>
<a name="l00319"></a><a class="code" href="structPXCAP.html#a2be9db673ba91e956508d03fc89cbd30">00319</a>         uint32_t <a class="code" href="structPXCAP.html#a2be9db673ba91e956508d03fc89cbd30">pxdcap</a>; <span class="comment">/* 0:2   mps;</span>
<a name="l00320"></a>00320 <span class="comment">                          * 3:4   pfs;</span>
<a name="l00321"></a>00321 <span class="comment">                          * 5     etfs;</span>
<a name="l00322"></a>00322 <span class="comment">                          * 6:8   l0sl;</span>
<a name="l00323"></a>00323 <span class="comment">                          * 9:11  l1l;</span>
<a name="l00324"></a>00324 <span class="comment">                          * 12:14 reserved;</span>
<a name="l00325"></a>00325 <span class="comment">                          * 15    rer;</span>
<a name="l00326"></a>00326 <span class="comment">                          * 16:17 reserved;</span>
<a name="l00327"></a>00327 <span class="comment">                          * 18:25 csplv;</span>
<a name="l00328"></a>00328 <span class="comment">                          * 26:27 cspls;</span>
<a name="l00329"></a>00329 <span class="comment">                          * 28    flrc;</span>
<a name="l00330"></a>00330 <span class="comment">                          * 29:31 reserved;</span>
<a name="l00331"></a>00331 <span class="comment">                          */</span>
<a name="l00332"></a><a class="code" href="structPXCAP.html#ac2224f8e002c03671852074eeac1c112">00332</a>         uint16_t <a class="code" href="structPXCAP.html#ac2224f8e002c03671852074eeac1c112">pxdc</a>; <span class="comment">/* 0     cere;</span>
<a name="l00333"></a>00333 <span class="comment">                        * 1     nfere;</span>
<a name="l00334"></a>00334 <span class="comment">                        * 2     fere;</span>
<a name="l00335"></a>00335 <span class="comment">                        * 3     urre;</span>
<a name="l00336"></a>00336 <span class="comment">                        * 4     ero;</span>
<a name="l00337"></a>00337 <span class="comment">                        * 5:7   mps;</span>
<a name="l00338"></a>00338 <span class="comment">                        * 8     ete;</span>
<a name="l00339"></a>00339 <span class="comment">                        * 9     pfe;</span>
<a name="l00340"></a>00340 <span class="comment">                        * 10    appme;</span>
<a name="l00341"></a>00341 <span class="comment">                        * 11    ens;</span>
<a name="l00342"></a>00342 <span class="comment">                        * 12:14 mrrs;</span>
<a name="l00343"></a>00343 <span class="comment">                        * 15    func_reset;</span>
<a name="l00344"></a>00344 <span class="comment">                        */</span>
<a name="l00345"></a><a class="code" href="structPXCAP.html#ae2b43e980dd6f6fa6a29f75857765426">00345</a>         uint16_t <a class="code" href="structPXCAP.html#ae2b43e980dd6f6fa6a29f75857765426">pxds</a>; <span class="comment">/* 0     ced;</span>
<a name="l00346"></a>00346 <span class="comment">                        * 1     nfed;</span>
<a name="l00347"></a>00347 <span class="comment">                        * 2     fed;</span>
<a name="l00348"></a>00348 <span class="comment">                        * 3     urd;</span>
<a name="l00349"></a>00349 <span class="comment">                        * 4     apd;</span>
<a name="l00350"></a>00350 <span class="comment">                        * 5     tp;</span>
<a name="l00351"></a>00351 <span class="comment">                        * 6:15  reserved;</span>
<a name="l00352"></a>00352 <span class="comment">                        */</span>
<a name="l00353"></a><a class="code" href="structPXCAP.html#a7720e6b9efd0fd35c44443c923772325">00353</a>         uint32_t <a class="code" href="structPXCAP.html#a7720e6b9efd0fd35c44443c923772325">pxlcap</a>; <span class="comment">/* 0:3   sls;</span>
<a name="l00354"></a>00354 <span class="comment">                          * 4:9   mlw;</span>
<a name="l00355"></a>00355 <span class="comment">                          * 10:11 aspms;</span>
<a name="l00356"></a>00356 <span class="comment">                          * 12:14 l0sel;</span>
<a name="l00357"></a>00357 <span class="comment">                          * 15:17 l1el;</span>
<a name="l00358"></a>00358 <span class="comment">                          * 18    cpm;</span>
<a name="l00359"></a>00359 <span class="comment">                          * 19    sderc;</span>
<a name="l00360"></a>00360 <span class="comment">                          * 20    dllla;</span>
<a name="l00361"></a>00361 <span class="comment">                          * 21    lbnc;</span>
<a name="l00362"></a>00362 <span class="comment">                          * 22:23 reserved;</span>
<a name="l00363"></a>00363 <span class="comment">                          * 24:31 pn;</span>
<a name="l00364"></a>00364 <span class="comment">                          */</span>
<a name="l00365"></a><a class="code" href="structPXCAP.html#a077d90b06efead43bcf346483614d1ca">00365</a>         uint16_t <a class="code" href="structPXCAP.html#a077d90b06efead43bcf346483614d1ca">pxlc</a>; <span class="comment">/* 0:1   aspmc;</span>
<a name="l00366"></a>00366 <span class="comment">                        * 2     reserved;</span>
<a name="l00367"></a>00367 <span class="comment">                        * 3     rcb;</span>
<a name="l00368"></a>00368 <span class="comment">                        * 4:5   reserved;</span>
<a name="l00369"></a>00369 <span class="comment">                        * 6     ccc;</span>
<a name="l00370"></a>00370 <span class="comment">                        * 7     es;</span>
<a name="l00371"></a>00371 <span class="comment">                        * 8     ecpm;</span>
<a name="l00372"></a>00372 <span class="comment">                        * 9     hawd;</span>
<a name="l00373"></a>00373 <span class="comment">                        * 10:15 reserved;</span>
<a name="l00374"></a>00374 <span class="comment">                        */</span>
<a name="l00375"></a><a class="code" href="structPXCAP.html#a9cb0ecf4272eac78e920d5e0665a0d99">00375</a>         uint16_t <a class="code" href="structPXCAP.html#a9cb0ecf4272eac78e920d5e0665a0d99">pxls</a>; <span class="comment">/* 0:3   cls;</span>
<a name="l00376"></a>00376 <span class="comment">                        * 4:9   nlw;</span>
<a name="l00377"></a>00377 <span class="comment">                        * 10:11 reserved;</span>
<a name="l00378"></a>00378 <span class="comment">                        * 12    slot_clk_config;</span>
<a name="l00379"></a>00379 <span class="comment">                        * 13:15 reserved;</span>
<a name="l00380"></a>00380 <span class="comment">                        */</span>
<a name="l00381"></a><a class="code" href="structPXCAP.html#a9db984e9d62172063cce19a5856754ef">00381</a>         uint8_t <a class="code" href="structPXCAP.html#a9db984e9d62172063cce19a5856754ef">reserved</a>[20];
<a name="l00382"></a><a class="code" href="structPXCAP.html#ae5a3a0c911359f69e6b08ffd9a773969">00382</a>         uint32_t <a class="code" href="structPXCAP.html#ae5a3a0c911359f69e6b08ffd9a773969">pxdcap2</a>; <span class="comment">/* 0:3   ctrs;</span>
<a name="l00383"></a>00383 <span class="comment">                           * 4     ctds;</span>
<a name="l00384"></a>00384 <span class="comment">                           * 5     arifs;</span>
<a name="l00385"></a>00385 <span class="comment">                           * 6     aors;</span>
<a name="l00386"></a>00386 <span class="comment">                           * 7     aocs32;</span>
<a name="l00387"></a>00387 <span class="comment">                           * 8     aocs64;</span>
<a name="l00388"></a>00388 <span class="comment">                           * 9     ccs128;</span>
<a name="l00389"></a>00389 <span class="comment">                           * 10    nprpr;</span>
<a name="l00390"></a>00390 <span class="comment">                           * 11    ltrs;</span>
<a name="l00391"></a>00391 <span class="comment">                           * 12:13 tphcs;</span>
<a name="l00392"></a>00392 <span class="comment">                           * 14:17 reserved;</span>
<a name="l00393"></a>00393 <span class="comment">                           * 18:19 obffs;</span>
<a name="l00394"></a>00394 <span class="comment">                           * 20    effs;</span>
<a name="l00395"></a>00395 <span class="comment">                           * 21    eetps;</span>
<a name="l00396"></a>00396 <span class="comment">                           * 22:23 meetp;</span>
<a name="l00397"></a>00397 <span class="comment">                           * 24:31 reserved;</span>
<a name="l00398"></a>00398 <span class="comment">                           */</span>
<a name="l00399"></a><a class="code" href="structPXCAP.html#a2e5dbabb1a0cead1e464d795241bff19">00399</a>         uint32_t <a class="code" href="structPXCAP.html#a2e5dbabb1a0cead1e464d795241bff19">pxdc2</a>; <span class="comment">/* 0:3   ctv;</span>
<a name="l00400"></a>00400 <span class="comment">                         * 4     ctd;</span>
<a name="l00401"></a>00401 <span class="comment">                         * 5:9   reserved;</span>
<a name="l00402"></a>00402 <span class="comment">                         * 10    ltrme;</span>
<a name="l00403"></a>00403 <span class="comment">                         * 11:12 reserved;</span>
<a name="l00404"></a>00404 <span class="comment">                         * 13:14 obffe;</span>
<a name="l00405"></a>00405 <span class="comment">                         * 15:31 reserved;</span>
<a name="l00406"></a>00406 <span class="comment">                         */</span>
<a name="l00407"></a>00407     };
<a name="l00408"></a>00408 };
<a name="l00409"></a>00409 <span class="preprocessor">#endif // __PCIREG_H__</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:11 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
