# compile vhdl design source files
vhdl xil_defaultlib  "../../../control_unit.srcs/sources_1/new/control_unit.vhd"
vhdl xil_defaultlib  "../../../control_unit.srcs/sources_1/new/perform.vhd"
vhdl xil_defaultlib  "../../../control_unit.srcs/sim_1/new/tb_cu.vhd"

# Do not sort compile order
nosort
