$date
	Fri May 08 13:37:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_register_test $end
$var wire 8 ! out [7:0] $end
$var reg 1 " DS $end
$var reg 1 # MR_bar $end
$var reg 1 $ OE_bar $end
$var reg 1 % SHCP $end
$var reg 1 & STCP $end
$scope module S1 $end
$var wire 1 " DS $end
$var wire 1 # MR_bar $end
$var wire 1 $ OE_bar $end
$var wire 1 % SHCP $end
$var wire 1 & STCP $end
$var wire 8 ' u_out [7:0] $end
$var wire 8 ( out [7:0] $end
$var wire 8 ) latch_out [7:0] $end
$scope module U1 $end
$var wire 1 " D $end
$var wire 1 % clk $end
$var wire 1 * reset $end
$var reg 1 + Q $end
$upscope $end
$scope module U10 $end
$var wire 1 , D $end
$var wire 1 & clk $end
$var wire 1 - reset $end
$var reg 1 . Q $end
$upscope $end
$scope module U11 $end
$var wire 1 / D $end
$var wire 1 & clk $end
$var wire 1 0 reset $end
$var reg 1 1 Q $end
$upscope $end
$scope module U12 $end
$var wire 1 2 D $end
$var wire 1 & clk $end
$var wire 1 3 reset $end
$var reg 1 4 Q $end
$upscope $end
$scope module U13 $end
$var wire 1 5 D $end
$var wire 1 & clk $end
$var wire 1 6 reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module U14 $end
$var wire 1 8 D $end
$var wire 1 & clk $end
$var wire 1 9 reset $end
$var reg 1 : Q $end
$upscope $end
$scope module U15 $end
$var wire 1 ; D $end
$var wire 1 & clk $end
$var wire 1 < reset $end
$var reg 1 = Q $end
$upscope $end
$scope module U16 $end
$var wire 1 > D $end
$var wire 1 & clk $end
$var wire 1 ? reset $end
$var reg 1 @ Q $end
$upscope $end
$scope module U2 $end
$var wire 1 A D $end
$var wire 1 % clk $end
$var wire 1 B reset $end
$var reg 1 C Q $end
$upscope $end
$scope module U3 $end
$var wire 1 D D $end
$var wire 1 % clk $end
$var wire 1 E reset $end
$var reg 1 F Q $end
$upscope $end
$scope module U4 $end
$var wire 1 G D $end
$var wire 1 % clk $end
$var wire 1 H reset $end
$var reg 1 I Q $end
$upscope $end
$scope module U5 $end
$var wire 1 J D $end
$var wire 1 % clk $end
$var wire 1 K reset $end
$var reg 1 L Q $end
$upscope $end
$scope module U6 $end
$var wire 1 M D $end
$var wire 1 % clk $end
$var wire 1 N reset $end
$var reg 1 O Q $end
$upscope $end
$scope module U7 $end
$var wire 1 P D $end
$var wire 1 % clk $end
$var wire 1 Q reset $end
$var reg 1 R Q $end
$upscope $end
$scope module U8 $end
$var wire 1 S D $end
$var wire 1 % clk $end
$var wire 1 T reset $end
$var reg 1 U Q $end
$upscope $end
$scope module U9 $end
$var wire 1 V D $end
$var wire 1 & clk $end
$var wire 1 W reset $end
$var reg 1 X Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xX
zW
xV
xU
0T
xS
xR
0Q
xP
xO
0N
xM
xL
0K
xJ
xI
0H
xG
xF
0E
xD
xC
0B
xA
x@
z?
x>
x=
z<
x;
x:
z9
x8
x7
z6
x5
x4
z3
x2
x1
z0
x/
x.
z-
x,
x+
0*
bx )
b0 (
bx '
0&
x%
1$
1#
x"
b0 !
$end
#100
1"
#150
1V
1A
b1xxxxxxx '
1+
1%
#200
0%
#250
0"
#300
1,
1D
0V
0A
1C
b1xxxxxx '
0+
1%
#350
0%
#400
1"
#450
1V
1A
0,
0D
1/
1G
1+
0C
b101xxxxx '
1F
1%
#500
0%
#550
0V
0A
0/
0G
02
0J
05
0M
08
0P
0;
0S
0>
0+
0F
0I
0L
0O
0R
b0 '
0U
1*
1B
1E
1H
1K
1N
1Q
1T
0#
#600
0*
0B
0E
0H
0K
0N
0Q
0T
1#
#700
1V
1A
b10000000 '
1+
1%
#750
0%
#800
0"
#850
0V
0A
1,
1D
0+
b1000000 '
1C
1%
#900
0%
#1000
1/
1G
0,
0D
1F
b100000 '
0C
1%
#1050
0%
#1100
1"
#1150
1V
1A
0/
0G
12
1J
1+
0F
b10010000 '
1I
1%
#1200
0%
#1300
15
1M
02
0J
1,
1D
1L
0I
b11001000 '
1C
1%
#1350
0%
#1400
0"
#1450
0V
0A
1/
1G
05
0M
18
1P
0+
1F
0L
b1100100 '
1O
1%
#1500
0%
#1600
1;
1S
08
0P
12
1J
0,
0D
1R
0O
1I
b110010 '
0C
1%
#1650
0%
#1700
1"
#1750
1V
1A
0/
0G
15
1M
0;
0S
1>
1+
0F
1L
0R
b10011001 '
1U
1%
#1800
0%
#1850
1X
0.
01
14
17
0:
0=
b10011001 )
1@
1&
#1900
0&
#1950
b10011001 !
b10011001 (
0$
#2250
b0 !
b0 (
1$
#2550
b10011001 !
b10011001 (
0$
#2600
0V
0A
02
0J
05
0M
0>
0+
0I
0L
b0 '
0U
1*
1B
1E
1H
1K
1N
1Q
1T
0#
#2650
0*
0B
0E
0H
0K
0N
0Q
0T
1#
#2850
b0 !
b0 (
1$
#3500
