Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu May 20 16:40:25 2021
| Host             : zxn running 64-bit major release  (build 9200)
| Command          : report_power -file my_project_power_routed.rpt -pb my_project_power_summary_routed.pb -rpx my_project_power_routed.rpx
| Design           : my_project
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.577        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.032        |
| Device Static (W)        | 0.545        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 96.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.294 |       22 |       --- |             --- |
| CLB Logic                |     0.244 |    95546 |       --- |             --- |
|   LUT as Logic           |     0.132 |    27785 |    242400 |           11.46 |
|   LUT as Shift Register  |     0.092 |     3622 |    112800 |            3.21 |
|   Register               |     0.014 |    49118 |    484800 |           10.13 |
|   LUT as Distributed RAM |     0.004 |      248 |    112800 |            0.22 |
|   CARRY8                 |     0.001 |      948 |     30300 |            3.13 |
|   BUFG                   |    <0.001 |        5 |        80 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |      750 |    242400 |            0.31 |
|   Others                 |     0.000 |     4619 |       --- |             --- |
| Signals                  |     0.194 |    71166 |       --- |             --- |
| Block RAM                |     0.123 |       95 |       600 |           15.83 |
| MMCM                     |     0.063 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        1 |      1920 |            0.05 |
| I/O                      |     0.004 |        3 |       520 |            0.58 |
| GTH                      |     1.110 |        4 |        20 |           20.00 |
| Static Power             |     0.545 |          |           |                 |
| Total                    |     2.577 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     1.197 |       1.037 |      0.160 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.132 |       0.035 |      0.097 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.067 |       0.002 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.017 |       0.004 |      0.013 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.677 |       0.645 |      0.032 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.269 |       0.255 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                  |            33.0 |
| gt_refclk_p                                                                                | gt_refclk_p                                                                                                                                                                                                                                                                                           |             6.4 |
| qpll0clk_in[0]                                                                             | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_common_wrapper/xxv_ethernet_0_gt_gthe3_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                        |             0.2 |
| qpll0refclk_in[0]                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_common_wrapper/xxv_ethernet_0_gt_gthe3_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                     |             6.4 |
| rx_core_clk_0                                                                              | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0                                                                                                                                                           |             6.4 |
| rx_core_clk_1                                                                              | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1                                                                                                                                                           |             6.4 |
| rx_core_clk_2                                                                              | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2                                                                                                                                                           |             6.4 |
| rx_core_clk_3                                                                              | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3                                                                                                                                                           |             6.4 |
| rxoutclk_out[0]                                                                            | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxoutclk_out[0]_1                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxoutclk_out[0]_2                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxoutclk_out[0]_3                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| tx_clk_out_0                                                                               | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0                                                                                                                                                           |             6.4 |
| tx_clk_out_1                                                                               | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1                                                                                                                                                           |             6.4 |
| tx_clk_out_2                                                                               | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2                                                                                                                                                           |             6.4 |
| tx_clk_out_3                                                                               | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3                                                                                                                                                           |             6.4 |
| txoutclk_out[0]                                                                            | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
| txoutclk_out[0]_1                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
| txoutclk_out[0]_2                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
| txoutclk_out[0]_3                                                                          | my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| my_project                                 |     2.032 |
|   dbg_hub                                  |     0.005 |
|     inst                                   |     0.005 |
|       BSCANID.u_xsdbm_id                   |     0.005 |
|   inst_Ports0                              |     0.009 |
|     fifo_generator_for_MAC                 |     0.003 |
|       U0                                   |     0.003 |
|     fifo_generator_for_RTT                 |     0.002 |
|       U0                                   |     0.002 |
|     inst_RTT_Measurement                   |     0.002 |
|     inst_send_ack                          |     0.002 |
|   inst_Ports_for_CC_port_1                 |     0.079 |
|     fifo_generator_for_RTT                 |     0.003 |
|       U0                                   |     0.003 |
|     inst_CWnd_Rate_Computation_verilog     |     0.061 |
|       C_Rate                               |     0.018 |
|       C_adder_ECN_0                        |     0.015 |
|       C_adder_Low                          |     0.015 |
|       ram                                  |     0.002 |
|     inst_Control_CWnd                      |     0.001 |
|     inst_Control_Rate                      |     0.006 |
|       C_T_pai                              |     0.006 |
|     inst_RTT_Measurement                   |     0.003 |
|     inst_send_data                         |     0.003 |
|   inst_send_data_2                         |     0.004 |
|   my_xxv_ethernet_0_exdes                  |     1.578 |
|     axi_lite_clocking_i                    |     0.067 |
|       clkin1_buf                           |     0.004 |
|     ethernet_mac_fifo_0                    |     0.016 |
|       i_tx_fifo                            |     0.007 |
|       rx_fifo_inst                         |     0.010 |
|     ethernet_mac_fifo_1                    |     0.012 |
|       i_tx_fifo                            |     0.004 |
|       rx_fifo_inst                         |     0.008 |
|     ethernet_mac_fifo_2                    |     0.020 |
|       i_tx_fifo                            |     0.011 |
|       rx_fifo_inst                         |     0.009 |
|     ethernet_mac_fifo_3                    |     0.014 |
|       i_tx_fifo                            |     0.005 |
|       rx_fifo_inst                         |     0.009 |
|     i_xxv_ethernet_0_core_support          |     1.445 |
|       DUT                                  |     0.309 |
|       i_xxv_ethernet_0_gt_wrapper_0        |     0.283 |
|       i_xxv_ethernet_0_gt_wrapper_1        |     0.284 |
|       i_xxv_ethernet_0_gt_wrapper_2        |     0.283 |
|       i_xxv_ethernet_0_gt_wrapper_3        |     0.284 |
|       i_xxv_ethernet_0_sharedlogic_wrapper |     0.002 |
|   u_ila_0                                  |     0.099 |
|     inst                                   |     0.099 |
|       ila_core_inst                        |     0.099 |
|   u_ila_1                                  |     0.090 |
|     inst                                   |     0.090 |
|       ila_core_inst                        |     0.089 |
|   u_ila_2                                  |     0.048 |
|     inst                                   |     0.048 |
|       ila_core_inst                        |     0.048 |
|   u_ila_3                                  |     0.030 |
|     inst                                   |     0.030 |
|       ila_core_inst                        |     0.030 |
|   u_ila_4                                  |     0.032 |
|     inst                                   |     0.032 |
|       ila_core_inst                        |     0.032 |
|   u_ila_5                                  |     0.018 |
|     inst                                   |     0.018 |
|       ila_core_inst                        |     0.018 |
|   u_ila_6                                  |     0.018 |
|     inst                                   |     0.018 |
|       ila_core_inst                        |     0.018 |
|   u_ila_7                                  |     0.016 |
|     inst                                   |     0.016 |
|       ila_core_inst                        |     0.016 |
+--------------------------------------------+-----------+


