Analysis & Synthesis Status : Successful - Sun Jun 18 17:32:40 2023
Quartus Prime Version : 22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name : relogioVHDL
Top-level Entity Name : relogioVHDL
Family : MAX 10
Total logic elements : 3,965
    Total combinational functions : 3,958
    Dedicated logic registers : 359
Total registers : 359
Total pins : 58
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
