<stg><name>Conv2_layer</name>


<trans_list>

<trans id="1184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="2" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="98" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i9 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %channels = phi i3 [ 0, %0 ], [ %p_v, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="channels"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:3  %row_1 = phi i4 [ 0, %0 ], [ %tmp_mid2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:4  %column_1 = phi i4 [ 0, %0 ], [ %column_1_2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="column_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %row_1_2 = add i4 %row_1, 1

]]></Node>
<StgValue><ssdm name="row_1_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %tmp_54_2 = add i4 %row_1, 2

]]></Node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_54_3 = add i4 %row_1, 3

]]></Node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %tmp_54_4 = add i4 %row_1, 4

]]></Node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %exitcond_flatten1 = icmp eq i9 %indvar_flatten1, -192

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %indvar_flatten_next1 = add i9 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %exitcond_flatten1, label %2, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7.preheader:0  %channels_8 = add i3 %channels, 1

]]></Node>
<StgValue><ssdm name="channels_8"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:3  %row_mid = select i1 %exitcond_flatten, i4 0, i4 %row_1

]]></Node>
<StgValue><ssdm name="row_mid"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader7.preheader:4  %p_v = select i1 %exitcond_flatten, i3 %channels_8, i3 %channels

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader7.preheader:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="6">
<![CDATA[
.preheader7.preheader:6  %tmp_s = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
.preheader7.preheader:7  %conv2_bias_load_mid2 = zext i3 %p_v to i64

]]></Node>
<StgValue><ssdm name="conv2_bias_load_mid2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:8  %conv2_bias_addr = getelementptr [5 x float]* @conv2_bias, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_bias_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:9  %conv2_bias_load = load float* %conv2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_bias_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:10  %conv2_core_0_0_0_add = getelementptr [5 x float]* @conv2_core_0_0_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_0_add"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:11  %conv2_core_0_0_0_loa = load float* %conv2_core_0_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_0_loa"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:12  %conv2_core_1_0_0_add = getelementptr [5 x float]* @conv2_core_1_0_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_0_add"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:13  %conv2_core_1_0_0_loa = load float* %conv2_core_1_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_0_loa"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:14  %conv2_core_2_0_0_add = getelementptr [5 x float]* @conv2_core_2_0_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_0_add"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:15  %conv2_core_2_0_0_loa = load float* %conv2_core_2_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_0_loa"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:16  %conv2_core_0_0_1_add = getelementptr [5 x float]* @conv2_core_0_0_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_1_add"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:17  %conv2_core_0_0_1_loa = load float* %conv2_core_0_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_1_loa"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:18  %conv2_core_1_0_1_add = getelementptr [5 x float]* @conv2_core_1_0_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_1_add"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:19  %conv2_core_1_0_1_loa = load float* %conv2_core_1_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_1_loa"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:20  %conv2_core_2_0_1_add = getelementptr [5 x float]* @conv2_core_2_0_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_1_add"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:21  %conv2_core_2_0_1_loa = load float* %conv2_core_2_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_1_loa"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:22  %conv2_core_0_0_2_add = getelementptr [5 x float]* @conv2_core_0_0_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_2_add"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:23  %conv2_core_0_0_2_loa = load float* %conv2_core_0_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_2_loa"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:24  %conv2_core_1_0_2_add = getelementptr [5 x float]* @conv2_core_1_0_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_2_add"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:25  %conv2_core_1_0_2_loa = load float* %conv2_core_1_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_2_loa"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:26  %conv2_core_2_0_2_add = getelementptr [5 x float]* @conv2_core_2_0_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_2_add"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:27  %conv2_core_2_0_2_loa = load float* %conv2_core_2_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_2_loa"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:28  %conv2_core_0_0_3_add = getelementptr [5 x float]* @conv2_core_0_0_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_3_add"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:29  %conv2_core_0_0_3_loa = load float* %conv2_core_0_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_3_loa"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:30  %conv2_core_1_0_3_add = getelementptr [5 x float]* @conv2_core_1_0_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_3_add"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:31  %conv2_core_1_0_3_loa = load float* %conv2_core_1_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_3_loa"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:32  %conv2_core_2_0_3_add = getelementptr [5 x float]* @conv2_core_2_0_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_3_add"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:33  %conv2_core_2_0_3_loa = load float* %conv2_core_2_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_3_loa"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:34  %conv2_core_0_0_4_add = getelementptr [5 x float]* @conv2_core_0_0_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_4_add"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:35  %conv2_core_0_0_4_loa = load float* %conv2_core_0_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_4_loa"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:36  %conv2_core_1_0_4_add = getelementptr [5 x float]* @conv2_core_1_0_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_4_add"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:37  %conv2_core_1_0_4_loa = load float* %conv2_core_1_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_4_loa"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:38  %conv2_core_2_0_4_add = getelementptr [5 x float]* @conv2_core_2_0_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_4_add"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:39  %conv2_core_2_0_4_loa = load float* %conv2_core_2_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_4_loa"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:40  %conv2_core_0_1_0_add = getelementptr [5 x float]* @conv2_core_0_1_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_0_add"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:41  %conv2_core_0_1_0_loa = load float* %conv2_core_0_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_0_loa"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:42  %conv2_core_1_1_0_add = getelementptr [5 x float]* @conv2_core_1_1_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_0_add"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:43  %conv2_core_1_1_0_loa = load float* %conv2_core_1_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_0_loa"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:44  %conv2_core_2_1_0_add = getelementptr [5 x float]* @conv2_core_2_1_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_0_add"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:45  %conv2_core_2_1_0_loa = load float* %conv2_core_2_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_0_loa"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:46  %conv2_core_0_1_1_add = getelementptr [5 x float]* @conv2_core_0_1_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_1_add"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:47  %conv2_core_0_1_1_loa = load float* %conv2_core_0_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_1_loa"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:48  %conv2_core_1_1_1_add = getelementptr [5 x float]* @conv2_core_1_1_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_1_add"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:49  %conv2_core_1_1_1_loa = load float* %conv2_core_1_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_1_loa"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:50  %conv2_core_2_1_1_add = getelementptr [5 x float]* @conv2_core_2_1_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_1_add"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:51  %conv2_core_2_1_1_loa = load float* %conv2_core_2_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_1_loa"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:52  %conv2_core_0_1_2_add = getelementptr [5 x float]* @conv2_core_0_1_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_2_add"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:53  %conv2_core_0_1_2_loa = load float* %conv2_core_0_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_2_loa"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:54  %conv2_core_1_1_2_add = getelementptr [5 x float]* @conv2_core_1_1_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_2_add"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:55  %conv2_core_1_1_2_loa = load float* %conv2_core_1_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_2_loa"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:56  %conv2_core_2_1_2_add = getelementptr [5 x float]* @conv2_core_2_1_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_2_add"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:57  %conv2_core_2_1_2_loa = load float* %conv2_core_2_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_2_loa"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:58  %conv2_core_0_1_3_add = getelementptr [5 x float]* @conv2_core_0_1_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_3_add"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:59  %conv2_core_0_1_3_loa = load float* %conv2_core_0_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_3_loa"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:60  %conv2_core_1_1_3_add = getelementptr [5 x float]* @conv2_core_1_1_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_3_add"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:61  %conv2_core_1_1_3_loa = load float* %conv2_core_1_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_3_loa"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:62  %conv2_core_2_1_3_add = getelementptr [5 x float]* @conv2_core_2_1_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_3_add"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:63  %conv2_core_2_1_3_loa = load float* %conv2_core_2_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_3_loa"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:64  %conv2_core_0_1_4_add = getelementptr [5 x float]* @conv2_core_0_1_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_4_add"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:65  %conv2_core_0_1_4_loa = load float* %conv2_core_0_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_4_loa"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:66  %conv2_core_1_1_4_add = getelementptr [5 x float]* @conv2_core_1_1_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_4_add"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:67  %conv2_core_1_1_4_loa = load float* %conv2_core_1_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_4_loa"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:68  %conv2_core_2_1_4_add = getelementptr [5 x float]* @conv2_core_2_1_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_4_add"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:69  %conv2_core_2_1_4_loa = load float* %conv2_core_2_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_4_loa"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:70  %conv2_core_0_2_0_add = getelementptr [5 x float]* @conv2_core_0_2_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_0_add"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:71  %conv2_core_0_2_0_loa = load float* %conv2_core_0_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_0_loa"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:72  %conv2_core_1_2_0_add = getelementptr [5 x float]* @conv2_core_1_2_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_0_add"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:73  %conv2_core_1_2_0_loa = load float* %conv2_core_1_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_0_loa"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:74  %conv2_core_2_2_0_add = getelementptr [5 x float]* @conv2_core_2_2_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_0_add"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:75  %conv2_core_2_2_0_loa = load float* %conv2_core_2_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_0_loa"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:76  %conv2_core_0_2_1_add = getelementptr [5 x float]* @conv2_core_0_2_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_1_add"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:77  %conv2_core_0_2_1_loa = load float* %conv2_core_0_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_1_loa"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:78  %conv2_core_1_2_1_add = getelementptr [5 x float]* @conv2_core_1_2_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_1_add"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:79  %conv2_core_1_2_1_loa = load float* %conv2_core_1_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_1_loa"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:80  %conv2_core_2_2_1_add = getelementptr [5 x float]* @conv2_core_2_2_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_1_add"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:81  %conv2_core_2_2_1_loa = load float* %conv2_core_2_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_1_loa"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:82  %conv2_core_0_2_2_add = getelementptr [5 x float]* @conv2_core_0_2_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_2_add"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:83  %conv2_core_0_2_2_loa = load float* %conv2_core_0_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_2_loa"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:84  %conv2_core_1_2_2_add = getelementptr [5 x float]* @conv2_core_1_2_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_2_add"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:85  %conv2_core_1_2_2_loa = load float* %conv2_core_1_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_2_loa"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:86  %conv2_core_2_2_2_add = getelementptr [5 x float]* @conv2_core_2_2_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_2_add"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:87  %conv2_core_2_2_2_loa = load float* %conv2_core_2_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_2_loa"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:88  %conv2_core_0_2_3_add = getelementptr [5 x float]* @conv2_core_0_2_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_3_add"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:89  %conv2_core_0_2_3_loa = load float* %conv2_core_0_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_3_loa"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:90  %conv2_core_1_2_3_add = getelementptr [5 x float]* @conv2_core_1_2_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_3_add"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:91  %conv2_core_1_2_3_loa = load float* %conv2_core_1_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_3_loa"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:92  %conv2_core_2_2_3_add = getelementptr [5 x float]* @conv2_core_2_2_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_3_add"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:93  %conv2_core_2_2_3_loa = load float* %conv2_core_2_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_3_loa"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:94  %conv2_core_0_2_4_add = getelementptr [5 x float]* @conv2_core_0_2_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_4_add"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:95  %conv2_core_0_2_4_loa = load float* %conv2_core_0_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_4_loa"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:96  %conv2_core_1_2_4_add = getelementptr [5 x float]* @conv2_core_1_2_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_4_add"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:97  %conv2_core_1_2_4_loa = load float* %conv2_core_1_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_4_loa"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:98  %conv2_core_2_2_4_add = getelementptr [5 x float]* @conv2_core_2_2_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_4_add"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:99  %conv2_core_2_2_4_loa = load float* %conv2_core_2_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_4_loa"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:100  %conv2_core_0_3_0_add = getelementptr [5 x float]* @conv2_core_0_3_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_0_add"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:101  %conv2_core_0_3_0_loa = load float* %conv2_core_0_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_0_loa"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:102  %conv2_core_1_3_0_add = getelementptr [5 x float]* @conv2_core_1_3_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_0_add"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:103  %conv2_core_1_3_0_loa = load float* %conv2_core_1_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_0_loa"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:104  %conv2_core_2_3_0_add = getelementptr [5 x float]* @conv2_core_2_3_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_0_add"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:105  %conv2_core_2_3_0_loa = load float* %conv2_core_2_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_0_loa"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:106  %conv2_core_0_3_1_add = getelementptr [5 x float]* @conv2_core_0_3_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_1_add"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:107  %conv2_core_0_3_1_loa = load float* %conv2_core_0_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_1_loa"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:108  %conv2_core_1_3_1_add = getelementptr [5 x float]* @conv2_core_1_3_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_1_add"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:109  %conv2_core_1_3_1_loa = load float* %conv2_core_1_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_1_loa"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:110  %conv2_core_2_3_1_add = getelementptr [5 x float]* @conv2_core_2_3_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_1_add"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:111  %conv2_core_2_3_1_loa = load float* %conv2_core_2_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_1_loa"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:112  %conv2_core_0_3_2_add = getelementptr [5 x float]* @conv2_core_0_3_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_2_add"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:113  %conv2_core_0_3_2_loa = load float* %conv2_core_0_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_2_loa"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:114  %conv2_core_1_3_2_add = getelementptr [5 x float]* @conv2_core_1_3_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_2_add"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:115  %conv2_core_1_3_2_loa = load float* %conv2_core_1_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_2_loa"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:116  %conv2_core_2_3_2_add = getelementptr [5 x float]* @conv2_core_2_3_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_2_add"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:117  %conv2_core_2_3_2_loa = load float* %conv2_core_2_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_2_loa"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:118  %conv2_core_0_3_3_add = getelementptr [5 x float]* @conv2_core_0_3_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_3_add"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:119  %conv2_core_0_3_3_loa = load float* %conv2_core_0_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_3_loa"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:120  %conv2_core_1_3_3_add = getelementptr [5 x float]* @conv2_core_1_3_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_3_add"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:121  %conv2_core_1_3_3_loa = load float* %conv2_core_1_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_3_loa"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:122  %conv2_core_2_3_3_add = getelementptr [5 x float]* @conv2_core_2_3_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_3_add"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:123  %conv2_core_2_3_3_loa = load float* %conv2_core_2_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_3_loa"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:124  %conv2_core_0_3_4_add = getelementptr [5 x float]* @conv2_core_0_3_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_4_add"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:125  %conv2_core_0_3_4_loa = load float* %conv2_core_0_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_4_loa"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:126  %conv2_core_1_3_4_add = getelementptr [5 x float]* @conv2_core_1_3_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_4_add"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:127  %conv2_core_1_3_4_loa = load float* %conv2_core_1_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_4_loa"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:128  %conv2_core_2_3_4_add = getelementptr [5 x float]* @conv2_core_2_3_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_4_add"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:129  %conv2_core_2_3_4_loa = load float* %conv2_core_2_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_4_loa"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:130  %conv2_core_0_4_0_add = getelementptr [5 x float]* @conv2_core_0_4_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_0_add"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:131  %conv2_core_0_4_0_loa = load float* %conv2_core_0_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_0_loa"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:132  %conv2_core_1_4_0_add = getelementptr [5 x float]* @conv2_core_1_4_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_0_add"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:133  %conv2_core_1_4_0_loa = load float* %conv2_core_1_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_0_loa"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:134  %conv2_core_2_4_0_add = getelementptr [5 x float]* @conv2_core_2_4_0, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_0_add"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:135  %conv2_core_2_4_0_loa = load float* %conv2_core_2_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_0_loa"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:136  %conv2_core_0_4_1_add = getelementptr [5 x float]* @conv2_core_0_4_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_1_add"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:137  %conv2_core_0_4_1_loa = load float* %conv2_core_0_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_1_loa"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:138  %conv2_core_1_4_1_add = getelementptr [5 x float]* @conv2_core_1_4_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_1_add"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:139  %conv2_core_1_4_1_loa = load float* %conv2_core_1_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_1_loa"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:140  %conv2_core_2_4_1_add = getelementptr [5 x float]* @conv2_core_2_4_1, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_1_add"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:141  %conv2_core_2_4_1_loa = load float* %conv2_core_2_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_1_loa"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:142  %conv2_core_0_4_2_add = getelementptr [5 x float]* @conv2_core_0_4_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_2_add"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:143  %conv2_core_0_4_2_loa = load float* %conv2_core_0_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_2_loa"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:144  %conv2_core_1_4_2_add = getelementptr [5 x float]* @conv2_core_1_4_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_2_add"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:145  %conv2_core_1_4_2_loa = load float* %conv2_core_1_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_2_loa"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:146  %conv2_core_2_4_2_add = getelementptr [5 x float]* @conv2_core_2_4_2, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_2_add"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:147  %conv2_core_2_4_2_loa = load float* %conv2_core_2_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_2_loa"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:148  %conv2_core_0_4_3_add = getelementptr [5 x float]* @conv2_core_0_4_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_3_add"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:149  %conv2_core_0_4_3_loa = load float* %conv2_core_0_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_3_loa"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:150  %conv2_core_1_4_3_add = getelementptr [5 x float]* @conv2_core_1_4_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_3_add"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:151  %conv2_core_1_4_3_loa = load float* %conv2_core_1_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_3_loa"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:152  %conv2_core_2_4_3_add = getelementptr [5 x float]* @conv2_core_2_4_3, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_3_add"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:153  %conv2_core_2_4_3_loa = load float* %conv2_core_2_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_3_loa"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:154  %conv2_core_0_4_4_add = getelementptr [5 x float]* @conv2_core_0_4_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_4_add"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:155  %conv2_core_0_4_4_loa = load float* %conv2_core_0_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_4_loa"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:156  %conv2_core_1_4_4_add = getelementptr [5 x float]* @conv2_core_1_4_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_4_add"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:157  %conv2_core_1_4_4_loa = load float* %conv2_core_1_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_4_loa"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:158  %conv2_core_2_4_4_add = getelementptr [5 x float]* @conv2_core_2_4_4, i64 0, i64 %conv2_bias_load_mid2

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_4_add"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:159  %conv2_core_2_4_4_loa = load float* %conv2_core_2_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_4_loa"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:160  %tmp_55_1_mid = select i1 %exitcond_flatten, i4 1, i4 %row_1_2

]]></Node>
<StgValue><ssdm name="tmp_55_1_mid"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:161  %tmp_55_2_mid = select i1 %exitcond_flatten, i4 2, i4 %tmp_54_2

]]></Node>
<StgValue><ssdm name="tmp_55_2_mid"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:162  %tmp_55_3_mid = select i1 %exitcond_flatten, i4 3, i4 %tmp_54_3

]]></Node>
<StgValue><ssdm name="tmp_55_3_mid"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:163  %tmp_55_4_mid = select i1 %exitcond_flatten, i4 4, i4 %tmp_54_4

]]></Node>
<StgValue><ssdm name="tmp_55_4_mid"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7.preheader:164  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:165  %exitcond = icmp eq i4 %column_1, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7.preheader:166  %exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond3_mid"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:167  %row_3_dup = add i4 %row_mid, 1

]]></Node>
<StgValue><ssdm name="row_3_dup"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7.preheader:169  %tmp_86 = or i1 %exitcond3_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:170  %column_mid2 = select i1 %tmp_86, i4 0, i4 %column_1

]]></Node>
<StgValue><ssdm name="column_mid2"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:171  %tmp_mid2 = select i1 %exitcond3_mid, i4 %row_3_dup, i4 %row_mid

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="4">
<![CDATA[
.preheader7.preheader:172  %tmp_mid2_cast = zext i4 %tmp_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:173  %tmp_87 = add i7 %tmp_s, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader7.preheader:174  %tmp_108_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_87, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:175  %tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="8">
<![CDATA[
.preheader7.preheader:176  %p_shl1_cast = zext i8 %tmp_13 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader7.preheader:177  %tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="6">
<![CDATA[
.preheader7.preheader:178  %p_shl2_cast = zext i6 %tmp_14 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:179  %tmp_88 = sub i10 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:181  %tmp_90 = add i10 %tmp_88, 288

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:182  %row_3_mid1 = add i4 %row_mid, 2

]]></Node>
<StgValue><ssdm name="row_3_mid1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:183  %tmp_55_1_mid2 = select i1 %exitcond3_mid, i4 %row_3_mid1, i4 %tmp_55_1_mid

]]></Node>
<StgValue><ssdm name="tmp_55_1_mid2"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:191  %tmp_54_2_mid1 = add i4 %row_mid, 3

]]></Node>
<StgValue><ssdm name="tmp_54_2_mid1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:192  %tmp_55_2_mid2 = select i1 %exitcond3_mid, i4 %tmp_54_2_mid1, i4 %tmp_55_2_mid

]]></Node>
<StgValue><ssdm name="tmp_55_2_mid2"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:200  %tmp_54_3_mid1 = add i4 %row_mid, 4

]]></Node>
<StgValue><ssdm name="tmp_54_3_mid1"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:201  %tmp_55_3_mid2 = select i1 %exitcond3_mid, i4 %tmp_54_3_mid1, i4 %tmp_55_3_mid

]]></Node>
<StgValue><ssdm name="tmp_55_3_mid2"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:209  %tmp_54_4_mid1 = add i4 %row_mid, 5

]]></Node>
<StgValue><ssdm name="tmp_54_4_mid1"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:210  %tmp_55_4_mid2 = select i1 %exitcond3_mid, i4 %tmp_54_4_mid1, i4 %tmp_55_4_mid

]]></Node>
<StgValue><ssdm name="tmp_55_4_mid2"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="4">
<![CDATA[
.preheader7.preheader:221  %tmp_37_cast = zext i4 %column_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:222  %tmp_103 = add i10 %tmp_108_cast, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:223  %tmp_134_cast = zext i10 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:224  %conv2_output_addr = getelementptr [320 x float]* @conv2_output, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="conv2_output_addr"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:272  %conv2_output_load = load float* %conv2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:277  %column_1_2 = add i4 %column_mid2, 1

]]></Node>
<StgValue><ssdm name="column_1_2"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="4">
<![CDATA[
.preheader7.preheader:278  %tmp_58_0_1_cast = zext i4 %column_1_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_58_0_1_cast"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:285  %tmp_121 = add i10 %tmp_90, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:286  %tmp_152_cast = zext i10 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_152_cast"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:287  %pool1_output_addr_5 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_152_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:328  %pool1_output_load_5 = load float* %pool1_output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_5"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:330  %tmp_57_0_2 = add i4 %column_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_57_0_2"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="4">
<![CDATA[
.preheader7.preheader:331  %tmp_58_0_2_cast = zext i4 %tmp_57_0_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_58_0_2_cast"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:332  %tmp_134 = add i10 %tmp_88, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:333  %tmp_165_cast = zext i10 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:334  %pool1_output_addr_6 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_165_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_6"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:377  %pool1_output_load_6 = load float* %pool1_output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_6"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7.preheader:687  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader7.preheader:688  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="319" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:9  %conv2_bias_load = load float* %conv2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_bias_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:11  %conv2_core_0_0_0_loa = load float* %conv2_core_0_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_0_loa"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:13  %conv2_core_1_0_0_loa = load float* %conv2_core_1_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_0_loa"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:15  %conv2_core_2_0_0_loa = load float* %conv2_core_2_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_0_loa"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:17  %conv2_core_0_0_1_loa = load float* %conv2_core_0_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_1_loa"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:19  %conv2_core_1_0_1_loa = load float* %conv2_core_1_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_1_loa"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:21  %conv2_core_2_0_1_loa = load float* %conv2_core_2_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_1_loa"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:23  %conv2_core_0_0_2_loa = load float* %conv2_core_0_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_2_loa"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:25  %conv2_core_1_0_2_loa = load float* %conv2_core_1_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_2_loa"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:27  %conv2_core_2_0_2_loa = load float* %conv2_core_2_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_2_loa"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:29  %conv2_core_0_0_3_loa = load float* %conv2_core_0_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_3_loa"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:31  %conv2_core_1_0_3_loa = load float* %conv2_core_1_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_3_loa"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:33  %conv2_core_2_0_3_loa = load float* %conv2_core_2_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_3_loa"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:35  %conv2_core_0_0_4_loa = load float* %conv2_core_0_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_0_4_loa"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:37  %conv2_core_1_0_4_loa = load float* %conv2_core_1_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_0_4_loa"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:39  %conv2_core_2_0_4_loa = load float* %conv2_core_2_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_0_4_loa"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:41  %conv2_core_0_1_0_loa = load float* %conv2_core_0_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_0_loa"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:43  %conv2_core_1_1_0_loa = load float* %conv2_core_1_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_0_loa"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:45  %conv2_core_2_1_0_loa = load float* %conv2_core_2_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_0_loa"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:47  %conv2_core_0_1_1_loa = load float* %conv2_core_0_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_1_loa"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:49  %conv2_core_1_1_1_loa = load float* %conv2_core_1_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_1_loa"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:51  %conv2_core_2_1_1_loa = load float* %conv2_core_2_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_1_loa"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:53  %conv2_core_0_1_2_loa = load float* %conv2_core_0_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_2_loa"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:55  %conv2_core_1_1_2_loa = load float* %conv2_core_1_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_2_loa"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:57  %conv2_core_2_1_2_loa = load float* %conv2_core_2_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_2_loa"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:59  %conv2_core_0_1_3_loa = load float* %conv2_core_0_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_3_loa"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:61  %conv2_core_1_1_3_loa = load float* %conv2_core_1_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_3_loa"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:63  %conv2_core_2_1_3_loa = load float* %conv2_core_2_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_3_loa"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:65  %conv2_core_0_1_4_loa = load float* %conv2_core_0_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_1_4_loa"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:67  %conv2_core_1_1_4_loa = load float* %conv2_core_1_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_1_4_loa"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:69  %conv2_core_2_1_4_loa = load float* %conv2_core_2_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_1_4_loa"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:71  %conv2_core_0_2_0_loa = load float* %conv2_core_0_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_0_loa"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:73  %conv2_core_1_2_0_loa = load float* %conv2_core_1_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_0_loa"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:75  %conv2_core_2_2_0_loa = load float* %conv2_core_2_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_0_loa"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:77  %conv2_core_0_2_1_loa = load float* %conv2_core_0_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_1_loa"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:79  %conv2_core_1_2_1_loa = load float* %conv2_core_1_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_1_loa"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:81  %conv2_core_2_2_1_loa = load float* %conv2_core_2_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_1_loa"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:83  %conv2_core_0_2_2_loa = load float* %conv2_core_0_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_2_loa"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:85  %conv2_core_1_2_2_loa = load float* %conv2_core_1_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_2_loa"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:87  %conv2_core_2_2_2_loa = load float* %conv2_core_2_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_2_loa"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:89  %conv2_core_0_2_3_loa = load float* %conv2_core_0_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_3_loa"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:91  %conv2_core_1_2_3_loa = load float* %conv2_core_1_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_3_loa"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:93  %conv2_core_2_2_3_loa = load float* %conv2_core_2_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_3_loa"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:95  %conv2_core_0_2_4_loa = load float* %conv2_core_0_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_2_4_loa"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:97  %conv2_core_1_2_4_loa = load float* %conv2_core_1_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_2_4_loa"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:99  %conv2_core_2_2_4_loa = load float* %conv2_core_2_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_2_4_loa"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:101  %conv2_core_0_3_0_loa = load float* %conv2_core_0_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_0_loa"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:103  %conv2_core_1_3_0_loa = load float* %conv2_core_1_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_0_loa"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:105  %conv2_core_2_3_0_loa = load float* %conv2_core_2_3_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_0_loa"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:107  %conv2_core_0_3_1_loa = load float* %conv2_core_0_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_1_loa"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:109  %conv2_core_1_3_1_loa = load float* %conv2_core_1_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_1_loa"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:111  %conv2_core_2_3_1_loa = load float* %conv2_core_2_3_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_1_loa"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:113  %conv2_core_0_3_2_loa = load float* %conv2_core_0_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_2_loa"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:115  %conv2_core_1_3_2_loa = load float* %conv2_core_1_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_2_loa"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:117  %conv2_core_2_3_2_loa = load float* %conv2_core_2_3_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_2_loa"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:119  %conv2_core_0_3_3_loa = load float* %conv2_core_0_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_3_loa"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:121  %conv2_core_1_3_3_loa = load float* %conv2_core_1_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_3_loa"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:123  %conv2_core_2_3_3_loa = load float* %conv2_core_2_3_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_3_loa"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:125  %conv2_core_0_3_4_loa = load float* %conv2_core_0_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_3_4_loa"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:127  %conv2_core_1_3_4_loa = load float* %conv2_core_1_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_3_4_loa"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:129  %conv2_core_2_3_4_loa = load float* %conv2_core_2_3_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_3_4_loa"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:131  %conv2_core_0_4_0_loa = load float* %conv2_core_0_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_0_loa"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:133  %conv2_core_1_4_0_loa = load float* %conv2_core_1_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_0_loa"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:135  %conv2_core_2_4_0_loa = load float* %conv2_core_2_4_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_0_loa"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:137  %conv2_core_0_4_1_loa = load float* %conv2_core_0_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_1_loa"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:139  %conv2_core_1_4_1_loa = load float* %conv2_core_1_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_1_loa"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:141  %conv2_core_2_4_1_loa = load float* %conv2_core_2_4_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_1_loa"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:143  %conv2_core_0_4_2_loa = load float* %conv2_core_0_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_2_loa"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:145  %conv2_core_1_4_2_loa = load float* %conv2_core_1_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_2_loa"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:147  %conv2_core_2_4_2_loa = load float* %conv2_core_2_4_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_2_loa"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:149  %conv2_core_0_4_3_loa = load float* %conv2_core_0_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_3_loa"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:151  %conv2_core_1_4_3_loa = load float* %conv2_core_1_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_3_loa"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:153  %conv2_core_2_4_3_loa = load float* %conv2_core_2_4_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_3_loa"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:155  %conv2_core_0_4_4_loa = load float* %conv2_core_0_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_0_4_4_loa"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:157  %conv2_core_1_4_4_loa = load float* %conv2_core_1_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_1_4_4_loa"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="3">
<![CDATA[
.preheader7.preheader:159  %conv2_core_2_4_4_loa = load float* %conv2_core_2_4_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv2_core_2_4_4_loa"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:180  %tmp_89 = add i10 %tmp_88, 144

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:272  %conv2_output_load = load float* %conv2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_output_load"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:328  %pool1_output_load_5 = load float* %pool1_output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_5"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:377  %pool1_output_load_6 = load float* %pool1_output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_6"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:383  %tmp_57_0_3 = add i4 %column_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_57_0_3"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="4">
<![CDATA[
.preheader7.preheader:384  %tmp_58_0_3_cast = zext i4 %tmp_57_0_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_58_0_3_cast"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:388  %tmp_150 = add i10 %tmp_89, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:389  %tmp_181_cast = zext i10 %tmp_150 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:390  %pool1_output_addr_10 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_10"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:391  %tmp_151 = add i10 %tmp_90, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:392  %tmp_182_cast = zext i10 %tmp_151 to i64

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:393  %pool1_output_addr_11 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_182_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_11"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:432  %pool1_output_load_10 = load float* %pool1_output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_10"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:434  %pool1_output_load_11 = load float* %pool1_output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_11"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:609  %tmp5 = fadd float %conv2_output_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:184  %tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_55_1_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="8">
<![CDATA[
.preheader7.preheader:185  %p_shl3_cast = zext i8 %tmp_15 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader7.preheader:186  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_55_1_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="6">
<![CDATA[
.preheader7.preheader:187  %p_shl4_cast = zext i6 %tmp_16 to i10

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:188  %tmp_91 = sub i10 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:189  %tmp_92 = add i10 %tmp_91, 144

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:234  %tmp_107 = add i10 %tmp_91, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:235  %tmp_138_cast = zext i10 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:236  %pool1_output_addr_15 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_15"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:237  %tmp_108 = add i10 %tmp_92, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:238  %tmp_139_cast = zext i10 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:239  %pool1_output_addr_16 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_16"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:329  %tmp_60_0_1_2 = fmul float %conv2_core_2_0_1_loa, %pool1_output_load_5

]]></Node>
<StgValue><ssdm name="tmp_60_0_1_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:378  %tmp_60_0_2 = fmul float %conv2_core_0_0_2_loa, %pool1_output_load_6

]]></Node>
<StgValue><ssdm name="tmp_60_0_2"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:432  %pool1_output_load_10 = load float* %pool1_output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_10"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:434  %pool1_output_load_11 = load float* %pool1_output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_11"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:489  %pool1_output_load_15 = load float* %pool1_output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_15"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:491  %pool1_output_load_16 = load float* %pool1_output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_16"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:609  %tmp5 = fadd float %conv2_output_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="429" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:394  %tmp_152 = add i10 %tmp_91, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:395  %tmp_183_cast = zext i10 %tmp_152 to i64

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:396  %pool1_output_addr_24 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_24"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:397  %tmp_153 = add i10 %tmp_92, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:398  %tmp_184_cast = zext i10 %tmp_153 to i64

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:399  %pool1_output_addr_25 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_184_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_25"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:433  %tmp_60_0_3_1 = fmul float %conv2_core_1_0_3_loa, %pool1_output_load_10

]]></Node>
<StgValue><ssdm name="tmp_60_0_3_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:435  %tmp_60_0_3_2 = fmul float %conv2_core_2_0_3_loa, %pool1_output_load_11

]]></Node>
<StgValue><ssdm name="tmp_60_0_3_2"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:489  %pool1_output_load_15 = load float* %pool1_output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_15"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:491  %pool1_output_load_16 = load float* %pool1_output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_16"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:507  %pool1_output_load_24 = load float* %pool1_output_addr_24, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_24"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:509  %pool1_output_load_25 = load float* %pool1_output_addr_25, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_25"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:609  %tmp5 = fadd float %conv2_output_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:613  %tmp10 = fadd float %tmp_60_0_1_2, %tmp_60_0_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="443" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:190  %tmp_93 = add i10 %tmp_91, 288

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:193  %tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_55_2_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="8">
<![CDATA[
.preheader7.preheader:194  %p_shl5_cast = zext i8 %tmp_17 to i10

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader7.preheader:195  %tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_55_2_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="6">
<![CDATA[
.preheader7.preheader:196  %p_shl6_cast = zext i6 %tmp_18 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:197  %tmp_94 = sub i10 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:243  %tmp_110 = add i10 %tmp_94, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:244  %tmp_141_cast = zext i10 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:245  %pool1_output_addr_30 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_30"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7.preheader:436  %tmp_57_0_4 = add i4 %column_mid2, 4

]]></Node>
<StgValue><ssdm name="tmp_57_0_4"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="4">
<![CDATA[
.preheader7.preheader:437  %tmp_58_0_4_cast = zext i4 %tmp_57_0_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_58_0_4_cast"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:453  %tmp_169 = add i10 %tmp_93, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:454  %tmp_200_cast = zext i10 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:455  %pool1_output_addr_29 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_29"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:490  %tmp_60_1 = fmul float %conv2_core_0_1_0_loa, %pool1_output_load_15

]]></Node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:492  %tmp_60_1_0_1 = fmul float %conv2_core_1_1_0_loa, %pool1_output_load_16

]]></Node>
<StgValue><ssdm name="tmp_60_1_0_1"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:507  %pool1_output_load_24 = load float* %pool1_output_addr_24, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_24"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:509  %pool1_output_load_25 = load float* %pool1_output_addr_25, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_25"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:517  %pool1_output_load_29 = load float* %pool1_output_addr_29, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_29"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:519  %pool1_output_load_30 = load float* %pool1_output_addr_30, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_30"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:609  %tmp5 = fadd float %conv2_output_load, %conv2_bias_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:613  %tmp10 = fadd float %tmp_60_0_1_2, %tmp_60_0_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:618  %tmp15 = fadd float %tmp_60_0_3_1, %tmp_60_0_3_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="466" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:198  %tmp_95 = add i10 %tmp_94, 144

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:199  %tmp_96 = add i10 %tmp_94, 288

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:300  %tmp_126 = add i10 %tmp_95, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:301  %tmp_157_cast = zext i10 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:302  %pool1_output_addr_34 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_157_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_34"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:303  %tmp_127 = add i10 %tmp_96, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:304  %tmp_158_cast = zext i10 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:305  %pool1_output_addr_35 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_158_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_35"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:508  %tmp_60_1_3 = fmul float %conv2_core_0_1_3_loa, %pool1_output_load_24

]]></Node>
<StgValue><ssdm name="tmp_60_1_3"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:510  %tmp_60_1_3_1 = fmul float %conv2_core_1_1_3_loa, %pool1_output_load_25

]]></Node>
<StgValue><ssdm name="tmp_60_1_3_1"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:517  %pool1_output_load_29 = load float* %pool1_output_addr_29, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_29"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:519  %pool1_output_load_30 = load float* %pool1_output_addr_30, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_30"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:527  %pool1_output_load_34 = load float* %pool1_output_addr_34, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_34"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:529  %pool1_output_load_35 = load float* %pool1_output_addr_35, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_35"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:613  %tmp10 = fadd float %tmp_60_0_1_2, %tmp_60_0_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:618  %tmp15 = fadd float %tmp_60_0_3_1, %tmp_60_0_3_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:622  %tmp19 = fadd float %tmp_60_1, %tmp_60_1_0_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="483" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:459  %tmp_171 = add i10 %tmp_95, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:460  %tmp_202_cast = zext i10 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:461  %pool1_output_addr_43 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_43"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:462  %tmp_172 = add i10 %tmp_96, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:463  %tmp_203_cast = zext i10 %tmp_172 to i64

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:464  %pool1_output_addr_44 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_44"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:518  %tmp_60_1_4_2 = fmul float %conv2_core_2_1_4_loa, %pool1_output_load_29

]]></Node>
<StgValue><ssdm name="tmp_60_1_4_2"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:520  %tmp_60_2 = fmul float %conv2_core_0_2_0_loa, %pool1_output_load_30

]]></Node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:527  %pool1_output_load_34 = load float* %pool1_output_addr_34, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_34"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:529  %pool1_output_load_35 = load float* %pool1_output_addr_35, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_35"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:545  %pool1_output_load_43 = load float* %pool1_output_addr_43, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_43"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:547  %pool1_output_load_44 = load float* %pool1_output_addr_44, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_44"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:613  %tmp10 = fadd float %tmp_60_0_1_2, %tmp_60_0_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:618  %tmp15 = fadd float %tmp_60_0_3_1, %tmp_60_0_3_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:622  %tmp19 = fadd float %tmp_60_1, %tmp_60_1_0_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:631  %tmp28 = fadd float %tmp_60_1_3, %tmp_60_1_3_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:202  %tmp_19 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_55_3_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="8">
<![CDATA[
.preheader7.preheader:203  %p_shl7_cast = zext i8 %tmp_19 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader7.preheader:204  %tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_55_3_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="6">
<![CDATA[
.preheader7.preheader:205  %p_shl8_cast = zext i6 %tmp_20 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:206  %tmp_97 = sub i10 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:207  %tmp_98 = add i10 %tmp_97, 144

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:306  %tmp_128 = add i10 %tmp_97, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:307  %tmp_159_cast = zext i10 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:308  %pool1_output_addr_48 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_159_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_48"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:309  %tmp_129 = add i10 %tmp_98, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:310  %tmp_160_cast = zext i10 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:311  %pool1_output_addr_49 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_160_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_49"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:528  %tmp_60_2_1_1 = fmul float %conv2_core_1_2_1_loa, %pool1_output_load_34

]]></Node>
<StgValue><ssdm name="tmp_60_2_1_1"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:530  %tmp_60_2_1_2 = fmul float %conv2_core_2_2_1_loa, %pool1_output_load_35

]]></Node>
<StgValue><ssdm name="tmp_60_2_1_2"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:545  %pool1_output_load_43 = load float* %pool1_output_addr_43, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_43"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:547  %pool1_output_load_44 = load float* %pool1_output_addr_44, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_44"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:555  %pool1_output_load_48 = load float* %pool1_output_addr_48, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_48"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:557  %pool1_output_load_49 = load float* %pool1_output_addr_49, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_49"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:618  %tmp15 = fadd float %tmp_60_0_3_1, %tmp_60_0_3_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:622  %tmp19 = fadd float %tmp_60_1, %tmp_60_1_0_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:631  %tmp28 = fadd float %tmp_60_1_3, %tmp_60_1_3_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:636  %tmp33 = fadd float %tmp_60_1_4_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="521" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:208  %tmp_99 = add i10 %tmp_97, 288

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:365  %tmp_145 = add i10 %tmp_99, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:366  %tmp_176_cast = zext i10 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:367  %pool1_output_addr_53 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_53"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:412  %tmp_158 = add i10 %tmp_97, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:413  %tmp_189_cast = zext i10 %tmp_158 to i64

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:414  %pool1_output_addr_54 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_54"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:546  %tmp_60_2_4_1 = fmul float %conv2_core_1_2_4_loa, %pool1_output_load_43

]]></Node>
<StgValue><ssdm name="tmp_60_2_4_1"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:548  %tmp_60_2_4_2 = fmul float %conv2_core_2_2_4_loa, %pool1_output_load_44

]]></Node>
<StgValue><ssdm name="tmp_60_2_4_2"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:555  %pool1_output_load_48 = load float* %pool1_output_addr_48, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_48"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:557  %pool1_output_load_49 = load float* %pool1_output_addr_49, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_49"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:565  %pool1_output_load_53 = load float* %pool1_output_addr_53, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_53"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:567  %pool1_output_load_54 = load float* %pool1_output_addr_54, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_54"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:622  %tmp19 = fadd float %tmp_60_1, %tmp_60_1_0_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:631  %tmp28 = fadd float %tmp_60_1_3, %tmp_60_1_3_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:636  %tmp33 = fadd float %tmp_60_1_4_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:640  %tmp37 = fadd float %tmp_60_2_1_1, %tmp_60_2_1_2

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="538" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:468  %tmp_174 = add i10 %tmp_98, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:469  %tmp_205_cast = zext i10 %tmp_174 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:470  %pool1_output_addr_58 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_58"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:471  %tmp_175 = add i10 %tmp_99, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:472  %tmp_206_cast = zext i10 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:473  %pool1_output_addr_59 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_59"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:556  %tmp_60_3_1 = fmul float %conv2_core_0_3_1_loa, %pool1_output_load_48

]]></Node>
<StgValue><ssdm name="tmp_60_3_1"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:558  %tmp_60_3_1_1 = fmul float %conv2_core_1_3_1_loa, %pool1_output_load_49

]]></Node>
<StgValue><ssdm name="tmp_60_3_1_1"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:565  %pool1_output_load_53 = load float* %pool1_output_addr_53, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_53"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:567  %pool1_output_load_54 = load float* %pool1_output_addr_54, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_54"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:575  %pool1_output_load_58 = load float* %pool1_output_addr_58, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_58"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:577  %pool1_output_load_59 = load float* %pool1_output_addr_59, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_59"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:631  %tmp28 = fadd float %tmp_60_1_3, %tmp_60_1_3_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:636  %tmp33 = fadd float %tmp_60_1_4_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:640  %tmp37 = fadd float %tmp_60_2_1_1, %tmp_60_2_1_2

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:650  %tmp47 = fadd float %tmp_60_2_4_1, %tmp_60_2_4_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7.preheader:211  %tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_55_4_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="8">
<![CDATA[
.preheader7.preheader:212  %p_shl_cast = zext i8 %tmp_21 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader7.preheader:213  %tmp_22 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_55_4_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="6">
<![CDATA[
.preheader7.preheader:214  %p_shl9_cast = zext i6 %tmp_22 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:215  %tmp_100 = sub i10 %p_shl_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:216  %tmp_101 = add i10 %tmp_100, 144

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:315  %tmp_131 = add i10 %tmp_100, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:316  %tmp_162_cast = zext i10 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:317  %pool1_output_addr_63 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_162_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_63"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:318  %tmp_132 = add i10 %tmp_101, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:319  %tmp_163_cast = zext i10 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:320  %pool1_output_addr_64 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_163_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_64"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:566  %tmp_60_3_2_2 = fmul float %conv2_core_2_3_2_loa, %pool1_output_load_53

]]></Node>
<StgValue><ssdm name="tmp_60_3_2_2"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:568  %tmp_60_3_3 = fmul float %conv2_core_0_3_3_loa, %pool1_output_load_54

]]></Node>
<StgValue><ssdm name="tmp_60_3_3"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:575  %pool1_output_load_58 = load float* %pool1_output_addr_58, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_58"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:577  %pool1_output_load_59 = load float* %pool1_output_addr_59, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_59"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:585  %pool1_output_load_63 = load float* %pool1_output_addr_63, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_63"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:587  %pool1_output_load_64 = load float* %pool1_output_addr_64, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_64"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:636  %tmp33 = fadd float %tmp_60_1_4_2, %tmp_60_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:640  %tmp37 = fadd float %tmp_60_2_1_1, %tmp_60_2_1_2

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:650  %tmp47 = fadd float %tmp_60_2_4_1, %tmp_60_2_4_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:655  %tmp52 = fadd float %tmp_60_3_1, %tmp_60_3_1_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="576" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:217  %tmp_102 = add i10 %tmp_100, 288

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:374  %tmp_148 = add i10 %tmp_102, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:375  %tmp_179_cast = zext i10 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:376  %pool1_output_addr_68 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_68"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:421  %tmp_161 = add i10 %tmp_100, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:422  %tmp_192_cast = zext i10 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:423  %pool1_output_addr_69 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_69"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:576  %tmp_60_3_4_1 = fmul float %conv2_core_1_3_4_loa, %pool1_output_load_58

]]></Node>
<StgValue><ssdm name="tmp_60_3_4_1"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:578  %tmp_60_3_4_2 = fmul float %conv2_core_2_3_4_loa, %pool1_output_load_59

]]></Node>
<StgValue><ssdm name="tmp_60_3_4_2"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:585  %pool1_output_load_63 = load float* %pool1_output_addr_63, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_63"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:587  %pool1_output_load_64 = load float* %pool1_output_addr_64, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_64"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:595  %pool1_output_load_68 = load float* %pool1_output_addr_68, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_68"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:597  %pool1_output_load_69 = load float* %pool1_output_addr_69, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_69"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:640  %tmp37 = fadd float %tmp_60_2_1_1, %tmp_60_2_1_2

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:650  %tmp47 = fadd float %tmp_60_2_4_1, %tmp_60_2_4_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:655  %tmp52 = fadd float %tmp_60_3_1, %tmp_60_3_1_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:659  %tmp56 = fadd float %tmp_60_3_2_2, %tmp_60_3_3

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="593" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:477  %tmp_177 = add i10 %tmp_101, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:478  %tmp_208_cast = zext i10 %tmp_177 to i64

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:479  %pool1_output_addr_73 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_73"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:480  %tmp_178 = add i10 %tmp_102, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:481  %tmp_209_cast = zext i10 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:482  %pool1_output_addr_74 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_74"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:586  %tmp_60_4_1 = fmul float %conv2_core_0_4_1_loa, %pool1_output_load_63

]]></Node>
<StgValue><ssdm name="tmp_60_4_1"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:588  %tmp_60_4_1_1 = fmul float %conv2_core_1_4_1_loa, %pool1_output_load_64

]]></Node>
<StgValue><ssdm name="tmp_60_4_1_1"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:595  %pool1_output_load_68 = load float* %pool1_output_addr_68, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_68"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:597  %pool1_output_load_69 = load float* %pool1_output_addr_69, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_69"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:605  %pool1_output_load_73 = load float* %pool1_output_addr_73, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_73"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:607  %pool1_output_load_74 = load float* %pool1_output_addr_74, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_74"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:650  %tmp47 = fadd float %tmp_60_2_4_1, %tmp_60_2_4_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:655  %tmp52 = fadd float %tmp_60_3_1, %tmp_60_3_1_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:659  %tmp56 = fadd float %tmp_60_3_2_2, %tmp_60_3_3

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:665  %tmp62 = fadd float %tmp_60_3_4_1, %tmp_60_3_4_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="609" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:225  %tmp_104 = add i10 %tmp_88, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:226  %tmp_135_cast = zext i10 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:227  %pool1_output_addr = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:228  %tmp_105 = add i10 %tmp_89, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:229  %tmp_136_cast = zext i10 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:230  %pool1_output_addr_1 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:270  %pool1_output_load = load float* %pool1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:273  %pool1_output_load_1 = load float* %pool1_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_1"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:596  %tmp_60_4_2_2 = fmul float %conv2_core_2_4_2_loa, %pool1_output_load_68

]]></Node>
<StgValue><ssdm name="tmp_60_4_2_2"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:598  %tmp_60_4_3 = fmul float %conv2_core_0_4_3_loa, %pool1_output_load_69

]]></Node>
<StgValue><ssdm name="tmp_60_4_3"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:605  %pool1_output_load_73 = load float* %pool1_output_addr_73, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_73"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:607  %pool1_output_load_74 = load float* %pool1_output_addr_74, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_74"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:655  %tmp52 = fadd float %tmp_60_3_1, %tmp_60_3_1_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:659  %tmp56 = fadd float %tmp_60_3_2_2, %tmp_60_3_3

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:665  %tmp62 = fadd float %tmp_60_3_4_1, %tmp_60_3_4_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:669  %tmp66 = fadd float %tmp_60_4_1, %tmp_60_4_1_1

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="625" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:231  %tmp_106 = add i10 %tmp_90, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:232  %tmp_137_cast = zext i10 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:233  %pool1_output_addr_2 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_2"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:270  %pool1_output_load = load float* %pool1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:273  %pool1_output_load_1 = load float* %pool1_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_1"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:275  %pool1_output_load_2 = load float* %pool1_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_2"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:279  %tmp_119 = add i10 %tmp_88, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:280  %tmp_150_cast = zext i10 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:281  %pool1_output_addr_3 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_3"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:324  %pool1_output_load_3 = load float* %pool1_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_3"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:606  %tmp_60_4_4_1 = fmul float %conv2_core_1_4_4_loa, %pool1_output_load_73

]]></Node>
<StgValue><ssdm name="tmp_60_4_4_1"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:608  %tmp_60_4_4_2 = fmul float %conv2_core_2_4_4_loa, %pool1_output_load_74

]]></Node>
<StgValue><ssdm name="tmp_60_4_4_2"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:659  %tmp56 = fadd float %tmp_60_3_2_2, %tmp_60_3_3

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:665  %tmp62 = fadd float %tmp_60_3_4_1, %tmp_60_3_4_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:669  %tmp66 = fadd float %tmp_60_4_1, %tmp_60_4_1_1

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:674  %tmp71 = fadd float %tmp_60_4_2_2, %tmp_60_4_3

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="641" st_id="17" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:271  %tmp_38 = fmul float %conv2_core_0_0_0_loa, %pool1_output_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:274  %tmp_60_0_0_1 = fmul float %conv2_core_1_0_0_loa, %pool1_output_load_1

]]></Node>
<StgValue><ssdm name="tmp_60_0_0_1"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:275  %pool1_output_load_2 = load float* %pool1_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_2"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:282  %tmp_120 = add i10 %tmp_89, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:283  %tmp_151_cast = zext i10 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:284  %pool1_output_addr_4 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_151_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_4"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:324  %pool1_output_load_3 = load float* %pool1_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_3"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:326  %pool1_output_load_4 = load float* %pool1_output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_4"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:335  %tmp_135 = add i10 %tmp_89, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:336  %tmp_166_cast = zext i10 %tmp_135 to i64

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:337  %pool1_output_addr_7 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_166_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_7"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:379  %pool1_output_load_7 = load float* %pool1_output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_7"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:665  %tmp62 = fadd float %tmp_60_3_4_1, %tmp_60_3_4_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:669  %tmp66 = fadd float %tmp_60_4_1, %tmp_60_4_1_1

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="655" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:674  %tmp71 = fadd float %tmp_60_4_2_2, %tmp_60_4_3

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:678  %tmp75 = fadd float %tmp_60_4_4_1, %tmp_60_4_4_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="657" st_id="18" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:276  %tmp_60_0_0_2 = fmul float %conv2_core_2_0_0_loa, %pool1_output_load_2

]]></Node>
<StgValue><ssdm name="tmp_60_0_0_2"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:325  %tmp_60_0_1 = fmul float %conv2_core_0_0_1_loa, %pool1_output_load_3

]]></Node>
<StgValue><ssdm name="tmp_60_0_1"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:326  %pool1_output_load_4 = load float* %pool1_output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_4"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:338  %tmp_136 = add i10 %tmp_90, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:339  %tmp_167_cast = zext i10 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:340  %pool1_output_addr_8 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_8"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:379  %pool1_output_load_7 = load float* %pool1_output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_7"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:381  %pool1_output_load_8 = load float* %pool1_output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_8"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:385  %tmp_149 = add i10 %tmp_88, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:386  %tmp_180_cast = zext i10 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="667" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:387  %pool1_output_addr_9 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_9"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:430  %pool1_output_load_9 = load float* %pool1_output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_9"/></StgValue>
</operation>

<operation id="669" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:610  %tmp6 = fadd float %tmp_38, %tmp_60_0_0_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:669  %tmp66 = fadd float %tmp_60_4_1, %tmp_60_4_1_1

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:674  %tmp71 = fadd float %tmp_60_4_2_2, %tmp_60_4_3

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:678  %tmp75 = fadd float %tmp_60_4_4_1, %tmp_60_4_4_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="673" st_id="19" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:327  %tmp_60_0_1_1 = fmul float %conv2_core_1_0_1_loa, %pool1_output_load_4

]]></Node>
<StgValue><ssdm name="tmp_60_0_1_1"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:380  %tmp_60_0_2_1 = fmul float %conv2_core_1_0_2_loa, %pool1_output_load_7

]]></Node>
<StgValue><ssdm name="tmp_60_0_2_1"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:381  %pool1_output_load_8 = load float* %pool1_output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_8"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:430  %pool1_output_load_9 = load float* %pool1_output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_9"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:438  %tmp_164 = add i10 %tmp_88, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:439  %tmp_195_cast = zext i10 %tmp_164 to i64

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:440  %pool1_output_addr_12 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_12"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:441  %tmp_165 = add i10 %tmp_89, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:442  %tmp_196_cast = zext i10 %tmp_165 to i64

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:443  %pool1_output_addr_13 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_13"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:483  %pool1_output_load_12 = load float* %pool1_output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_12"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:485  %pool1_output_load_13 = load float* %pool1_output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_13"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:610  %tmp6 = fadd float %tmp_38, %tmp_60_0_0_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:612  %tmp8 = fadd float %tmp_60_0_0_2, %tmp_60_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:674  %tmp71 = fadd float %tmp_60_4_2_2, %tmp_60_4_3

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:678  %tmp75 = fadd float %tmp_60_4_4_1, %tmp_60_4_4_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="689" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:240  %tmp_109 = add i10 %tmp_93, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:241  %tmp_140_cast = zext i10 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:242  %pool1_output_addr_17 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_17"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:382  %tmp_60_0_2_2 = fmul float %conv2_core_2_0_2_loa, %pool1_output_load_8

]]></Node>
<StgValue><ssdm name="tmp_60_0_2_2"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:431  %tmp_60_0_3 = fmul float %conv2_core_0_0_3_loa, %pool1_output_load_9

]]></Node>
<StgValue><ssdm name="tmp_60_0_3"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:444  %tmp_166 = add i10 %tmp_90, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:445  %tmp_197_cast = zext i10 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:446  %pool1_output_addr_14 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_14"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:483  %pool1_output_load_12 = load float* %pool1_output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_12"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:485  %pool1_output_load_13 = load float* %pool1_output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_13"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:487  %pool1_output_load_14 = load float* %pool1_output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_14"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:493  %pool1_output_load_17 = load float* %pool1_output_addr_17, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_17"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:610  %tmp6 = fadd float %tmp_38, %tmp_60_0_0_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:612  %tmp8 = fadd float %tmp_60_0_0_2, %tmp_60_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:614  %tmp9 = fadd float %tmp10, %tmp_60_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:678  %tmp75 = fadd float %tmp_60_4_4_1, %tmp_60_4_4_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="705" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:288  %tmp_122 = add i10 %tmp_91, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:289  %tmp_153_cast = zext i10 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:290  %pool1_output_addr_18 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_18"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:291  %tmp_123 = add i10 %tmp_92, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:292  %tmp_154_cast = zext i10 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:293  %pool1_output_addr_19 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_19"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:484  %tmp_60_0_4 = fmul float %conv2_core_0_0_4_loa, %pool1_output_load_12

]]></Node>
<StgValue><ssdm name="tmp_60_0_4"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:486  %tmp_60_0_4_1 = fmul float %conv2_core_1_0_4_loa, %pool1_output_load_13

]]></Node>
<StgValue><ssdm name="tmp_60_0_4_1"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:487  %pool1_output_load_14 = load float* %pool1_output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_14"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:493  %pool1_output_load_17 = load float* %pool1_output_addr_17, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_17"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:495  %pool1_output_load_18 = load float* %pool1_output_addr_18, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_18"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:497  %pool1_output_load_19 = load float* %pool1_output_addr_19, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_19"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:610  %tmp6 = fadd float %tmp_38, %tmp_60_0_0_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:612  %tmp8 = fadd float %tmp_60_0_0_2, %tmp_60_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:614  %tmp9 = fadd float %tmp10, %tmp_60_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:617  %tmp13 = fadd float %tmp_60_0_2_1, %tmp_60_0_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:619  %tmp14 = fadd float %tmp15, %tmp_60_0_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="722" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:294  %tmp_124 = add i10 %tmp_93, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:295  %tmp_155_cast = zext i10 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:296  %pool1_output_addr_20 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_155_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_20"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:341  %tmp_137 = add i10 %tmp_91, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:342  %tmp_168_cast = zext i10 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:343  %pool1_output_addr_21 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_21"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:488  %tmp_60_0_4_2 = fmul float %conv2_core_2_0_4_loa, %pool1_output_load_14

]]></Node>
<StgValue><ssdm name="tmp_60_0_4_2"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:494  %tmp_60_1_0_2 = fmul float %conv2_core_2_1_0_loa, %pool1_output_load_17

]]></Node>
<StgValue><ssdm name="tmp_60_1_0_2"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:495  %pool1_output_load_18 = load float* %pool1_output_addr_18, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_18"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:497  %pool1_output_load_19 = load float* %pool1_output_addr_19, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_19"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:499  %pool1_output_load_20 = load float* %pool1_output_addr_20, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_20"/></StgValue>
</operation>

<operation id="733" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:501  %pool1_output_load_21 = load float* %pool1_output_addr_21, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_21"/></StgValue>
</operation>

<operation id="734" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:611  %tmp4 = fadd float %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:612  %tmp8 = fadd float %tmp_60_0_0_2, %tmp_60_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="736" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:614  %tmp9 = fadd float %tmp10, %tmp_60_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="737" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:617  %tmp13 = fadd float %tmp_60_0_2_1, %tmp_60_0_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="738" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:619  %tmp14 = fadd float %tmp15, %tmp_60_0_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="739" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:621  %tmp17 = fadd float %tmp_60_0_4, %tmp_60_0_4_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="740" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:344  %tmp_138 = add i10 %tmp_92, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:345  %tmp_169_cast = zext i10 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:346  %pool1_output_addr_22 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_169_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_22"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:347  %tmp_139 = add i10 %tmp_93, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:348  %tmp_170_cast = zext i10 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:349  %pool1_output_addr_23 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_23"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:496  %tmp_60_1_1 = fmul float %conv2_core_0_1_1_loa, %pool1_output_load_18

]]></Node>
<StgValue><ssdm name="tmp_60_1_1"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:498  %tmp_60_1_1_1 = fmul float %conv2_core_1_1_1_loa, %pool1_output_load_19

]]></Node>
<StgValue><ssdm name="tmp_60_1_1_1"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:499  %pool1_output_load_20 = load float* %pool1_output_addr_20, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_20"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:501  %pool1_output_load_21 = load float* %pool1_output_addr_21, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_21"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:503  %pool1_output_load_22 = load float* %pool1_output_addr_22, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_22"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:505  %pool1_output_load_23 = load float* %pool1_output_addr_23, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_23"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:611  %tmp4 = fadd float %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="753" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:614  %tmp9 = fadd float %tmp10, %tmp_60_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="754" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:617  %tmp13 = fadd float %tmp_60_0_2_1, %tmp_60_0_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="755" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:619  %tmp14 = fadd float %tmp15, %tmp_60_0_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="756" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:621  %tmp17 = fadd float %tmp_60_0_4, %tmp_60_0_4_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="757" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:623  %tmp18 = fadd float %tmp19, %tmp_60_0_4_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="758" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:400  %tmp_154 = add i10 %tmp_93, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:401  %tmp_185_cast = zext i10 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:402  %pool1_output_addr_26 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_26"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:447  %tmp_167 = add i10 %tmp_91, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:448  %tmp_198_cast = zext i10 %tmp_167 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:449  %pool1_output_addr_27 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_27"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:500  %tmp_60_1_1_2 = fmul float %conv2_core_2_1_1_loa, %pool1_output_load_20

]]></Node>
<StgValue><ssdm name="tmp_60_1_1_2"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:502  %tmp_60_1_2 = fmul float %conv2_core_0_1_2_loa, %pool1_output_load_21

]]></Node>
<StgValue><ssdm name="tmp_60_1_2"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:503  %pool1_output_load_22 = load float* %pool1_output_addr_22, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_22"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:505  %pool1_output_load_23 = load float* %pool1_output_addr_23, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_23"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:511  %pool1_output_load_26 = load float* %pool1_output_addr_26, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_26"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:513  %pool1_output_load_27 = load float* %pool1_output_addr_27, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_27"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:611  %tmp4 = fadd float %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:615  %tmp7 = fadd float %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:617  %tmp13 = fadd float %tmp_60_0_2_1, %tmp_60_0_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="773" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:619  %tmp14 = fadd float %tmp15, %tmp_60_0_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="774" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:621  %tmp17 = fadd float %tmp_60_0_4, %tmp_60_0_4_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:623  %tmp18 = fadd float %tmp19, %tmp_60_0_4_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:627  %tmp23 = fadd float %tmp_60_1_0_2, %tmp_60_1_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="777" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:246  %tmp_111 = add i10 %tmp_95, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:247  %tmp_142_cast = zext i10 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:248  %pool1_output_addr_31 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_31"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:450  %tmp_168 = add i10 %tmp_92, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:451  %tmp_199_cast = zext i10 %tmp_168 to i64

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:452  %pool1_output_addr_28 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_28"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:504  %tmp_60_1_2_1 = fmul float %conv2_core_1_1_2_loa, %pool1_output_load_22

]]></Node>
<StgValue><ssdm name="tmp_60_1_2_1"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:506  %tmp_60_1_2_2 = fmul float %conv2_core_2_1_2_loa, %pool1_output_load_23

]]></Node>
<StgValue><ssdm name="tmp_60_1_2_2"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:511  %pool1_output_load_26 = load float* %pool1_output_addr_26, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_26"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:513  %pool1_output_load_27 = load float* %pool1_output_addr_27, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_27"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:515  %pool1_output_load_28 = load float* %pool1_output_addr_28, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_28"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:521  %pool1_output_load_31 = load float* %pool1_output_addr_31, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_31"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:611  %tmp4 = fadd float %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:615  %tmp7 = fadd float %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:620  %tmp12 = fadd float %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:621  %tmp17 = fadd float %tmp_60_0_4, %tmp_60_0_4_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:623  %tmp18 = fadd float %tmp19, %tmp_60_0_4_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:627  %tmp23 = fadd float %tmp_60_1_0_2, %tmp_60_1_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:628  %tmp24 = fadd float %tmp_60_1_1_1, %tmp_60_1_1_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="796" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:249  %tmp_112 = add i10 %tmp_96, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:250  %tmp_143_cast = zext i10 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:251  %pool1_output_addr_32 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_32"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:297  %tmp_125 = add i10 %tmp_94, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:298  %tmp_156_cast = zext i10 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:299  %pool1_output_addr_33 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_156_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_33"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:512  %tmp_60_1_3_2 = fmul float %conv2_core_2_1_3_loa, %pool1_output_load_26

]]></Node>
<StgValue><ssdm name="tmp_60_1_3_2"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:514  %tmp_60_1_4 = fmul float %conv2_core_0_1_4_loa, %pool1_output_load_27

]]></Node>
<StgValue><ssdm name="tmp_60_1_4"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:515  %pool1_output_load_28 = load float* %pool1_output_addr_28, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_28"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:521  %pool1_output_load_31 = load float* %pool1_output_addr_31, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_31"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:523  %pool1_output_load_32 = load float* %pool1_output_addr_32, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_32"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:525  %pool1_output_load_33 = load float* %pool1_output_addr_33, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_33"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:615  %tmp7 = fadd float %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:620  %tmp12 = fadd float %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:623  %tmp18 = fadd float %tmp19, %tmp_60_0_4_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:627  %tmp23 = fadd float %tmp_60_1_0_2, %tmp_60_1_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:628  %tmp24 = fadd float %tmp_60_1_1_1, %tmp_60_1_1_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:630  %tmp26 = fadd float %tmp_60_1_2, %tmp_60_1_2_1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:632  %tmp27 = fadd float %tmp28, %tmp_60_1_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="815" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:350  %tmp_140 = add i10 %tmp_94, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:351  %tmp_171_cast = zext i10 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:352  %pool1_output_addr_36 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_171_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_36"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:353  %tmp_141 = add i10 %tmp_95, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:354  %tmp_172_cast = zext i10 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:355  %pool1_output_addr_37 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_172_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_37"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:516  %tmp_60_1_4_1 = fmul float %conv2_core_1_1_4_loa, %pool1_output_load_28

]]></Node>
<StgValue><ssdm name="tmp_60_1_4_1"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:522  %tmp_60_2_0_1 = fmul float %conv2_core_1_2_0_loa, %pool1_output_load_31

]]></Node>
<StgValue><ssdm name="tmp_60_2_0_1"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:523  %pool1_output_load_32 = load float* %pool1_output_addr_32, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_32"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:525  %pool1_output_load_33 = load float* %pool1_output_addr_33, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_33"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:531  %pool1_output_load_36 = load float* %pool1_output_addr_36, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_36"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:533  %pool1_output_load_37 = load float* %pool1_output_addr_37, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_37"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:615  %tmp7 = fadd float %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:620  %tmp12 = fadd float %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:624  %tmp16 = fadd float %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:627  %tmp23 = fadd float %tmp_60_1_0_2, %tmp_60_1_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:628  %tmp24 = fadd float %tmp_60_1_1_1, %tmp_60_1_1_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:630  %tmp26 = fadd float %tmp_60_1_2, %tmp_60_1_2_1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:632  %tmp27 = fadd float %tmp28, %tmp_60_1_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:635  %tmp31 = fadd float %tmp_60_1_3_2, %tmp_60_1_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="835" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:356  %tmp_142 = add i10 %tmp_96, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:357  %tmp_173_cast = zext i10 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:358  %pool1_output_addr_38 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_38"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:403  %tmp_155 = add i10 %tmp_94, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:404  %tmp_186_cast = zext i10 %tmp_155 to i64

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:405  %pool1_output_addr_39 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_39"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:524  %tmp_60_2_0_2 = fmul float %conv2_core_2_2_0_loa, %pool1_output_load_32

]]></Node>
<StgValue><ssdm name="tmp_60_2_0_2"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:526  %tmp_60_2_1 = fmul float %conv2_core_0_2_1_loa, %pool1_output_load_33

]]></Node>
<StgValue><ssdm name="tmp_60_2_1"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:531  %pool1_output_load_36 = load float* %pool1_output_addr_36, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_36"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:533  %pool1_output_load_37 = load float* %pool1_output_addr_37, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_37"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:535  %pool1_output_load_38 = load float* %pool1_output_addr_38, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_38"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:537  %pool1_output_load_39 = load float* %pool1_output_addr_39, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_39"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:616  %tmp3 = fadd float %tmp7, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:620  %tmp12 = fadd float %tmp14, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:624  %tmp16 = fadd float %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:628  %tmp24 = fadd float %tmp_60_1_1_1, %tmp_60_1_1_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:630  %tmp26 = fadd float %tmp_60_1_2, %tmp_60_1_2_1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:632  %tmp27 = fadd float %tmp28, %tmp_60_1_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:635  %tmp31 = fadd float %tmp_60_1_3_2, %tmp_60_1_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:637  %tmp32 = fadd float %tmp33, %tmp_60_1_4_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="855" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:406  %tmp_156 = add i10 %tmp_95, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:407  %tmp_187_cast = zext i10 %tmp_156 to i64

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:408  %pool1_output_addr_40 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_40"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:409  %tmp_157 = add i10 %tmp_96, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:410  %tmp_188_cast = zext i10 %tmp_157 to i64

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:411  %pool1_output_addr_41 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_41"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:532  %tmp_60_2_2 = fmul float %conv2_core_0_2_2_loa, %pool1_output_load_36

]]></Node>
<StgValue><ssdm name="tmp_60_2_2"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:534  %tmp_60_2_2_1 = fmul float %conv2_core_1_2_2_loa, %pool1_output_load_37

]]></Node>
<StgValue><ssdm name="tmp_60_2_2_1"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:535  %pool1_output_load_38 = load float* %pool1_output_addr_38, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_38"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:537  %pool1_output_load_39 = load float* %pool1_output_addr_39, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_39"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:539  %pool1_output_load_40 = load float* %pool1_output_addr_40, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_40"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:541  %pool1_output_load_41 = load float* %pool1_output_addr_41, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_41"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:616  %tmp3 = fadd float %tmp7, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:624  %tmp16 = fadd float %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:630  %tmp26 = fadd float %tmp_60_1_2, %tmp_60_1_2_1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:632  %tmp27 = fadd float %tmp28, %tmp_60_1_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:635  %tmp31 = fadd float %tmp_60_1_3_2, %tmp_60_1_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:637  %tmp32 = fadd float %tmp33, %tmp_60_1_4_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:639  %tmp35 = fadd float %tmp_60_2_0_1, %tmp_60_2_0_2

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:641  %tmp36 = fadd float %tmp37, %tmp_60_2_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="875" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:252  %tmp_113 = add i10 %tmp_97, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="876" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:253  %tmp_144_cast = zext i10 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:254  %pool1_output_addr_45 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_144_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_45"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:456  %tmp_170 = add i10 %tmp_94, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:457  %tmp_201_cast = zext i10 %tmp_170 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:458  %pool1_output_addr_42 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_42"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:536  %tmp_60_2_2_2 = fmul float %conv2_core_2_2_2_loa, %pool1_output_load_38

]]></Node>
<StgValue><ssdm name="tmp_60_2_2_2"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:538  %tmp_60_2_3 = fmul float %conv2_core_0_2_3_loa, %pool1_output_load_39

]]></Node>
<StgValue><ssdm name="tmp_60_2_3"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:539  %pool1_output_load_40 = load float* %pool1_output_addr_40, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_40"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:541  %pool1_output_load_41 = load float* %pool1_output_addr_41, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_41"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:543  %pool1_output_load_42 = load float* %pool1_output_addr_42, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_42"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:549  %pool1_output_load_45 = load float* %pool1_output_addr_45, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_45"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:616  %tmp3 = fadd float %tmp7, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:624  %tmp16 = fadd float %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:629  %tmp22 = fadd float %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:635  %tmp31 = fadd float %tmp_60_1_3_2, %tmp_60_1_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:637  %tmp32 = fadd float %tmp33, %tmp_60_1_4_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:639  %tmp35 = fadd float %tmp_60_2_0_1, %tmp_60_2_0_2

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:641  %tmp36 = fadd float %tmp37, %tmp_60_2_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:646  %tmp42 = fadd float %tmp_60_2_2, %tmp_60_2_2_1

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="895" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:255  %tmp_114 = add i10 %tmp_98, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="896" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:256  %tmp_145_cast = zext i10 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="897" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:257  %pool1_output_addr_46 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_145_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_46"/></StgValue>
</operation>

<operation id="898" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:258  %tmp_115 = add i10 %tmp_99, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="899" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:259  %tmp_146_cast = zext i10 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="900" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:260  %pool1_output_addr_47 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_47"/></StgValue>
</operation>

<operation id="901" st_id="31" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:540  %tmp_60_2_3_1 = fmul float %conv2_core_1_2_3_loa, %pool1_output_load_40

]]></Node>
<StgValue><ssdm name="tmp_60_2_3_1"/></StgValue>
</operation>

<operation id="902" st_id="31" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:542  %tmp_60_2_3_2 = fmul float %conv2_core_2_2_3_loa, %pool1_output_load_41

]]></Node>
<StgValue><ssdm name="tmp_60_2_3_2"/></StgValue>
</operation>

<operation id="903" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:543  %pool1_output_load_42 = load float* %pool1_output_addr_42, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_42"/></StgValue>
</operation>

<operation id="904" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:549  %pool1_output_load_45 = load float* %pool1_output_addr_45, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_45"/></StgValue>
</operation>

<operation id="905" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:551  %pool1_output_load_46 = load float* %pool1_output_addr_46, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_46"/></StgValue>
</operation>

<operation id="906" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:553  %pool1_output_load_47 = load float* %pool1_output_addr_47, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_47"/></StgValue>
</operation>

<operation id="907" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:616  %tmp3 = fadd float %tmp7, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="908" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:629  %tmp22 = fadd float %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="909" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:633  %tmp25 = fadd float %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="910" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:637  %tmp32 = fadd float %tmp33, %tmp_60_1_4_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="911" st_id="31" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:639  %tmp35 = fadd float %tmp_60_2_0_1, %tmp_60_2_0_2

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="912" st_id="31" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:641  %tmp36 = fadd float %tmp37, %tmp_60_2_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="913" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:646  %tmp42 = fadd float %tmp_60_2_2, %tmp_60_2_2_1

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="914" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:647  %tmp43 = fadd float %tmp_60_2_2_2, %tmp_60_2_3

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="915" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:312  %tmp_130 = add i10 %tmp_99, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="916" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:313  %tmp_161_cast = zext i10 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="917" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:314  %pool1_output_addr_50 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_161_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_50"/></StgValue>
</operation>

<operation id="918" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:359  %tmp_143 = add i10 %tmp_97, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="919" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:360  %tmp_174_cast = zext i10 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="920" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:361  %pool1_output_addr_51 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_51"/></StgValue>
</operation>

<operation id="921" st_id="32" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:544  %tmp_60_2_4 = fmul float %conv2_core_0_2_4_loa, %pool1_output_load_42

]]></Node>
<StgValue><ssdm name="tmp_60_2_4"/></StgValue>
</operation>

<operation id="922" st_id="32" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:550  %tmp_60_3 = fmul float %conv2_core_0_3_0_loa, %pool1_output_load_45

]]></Node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="923" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:551  %pool1_output_load_46 = load float* %pool1_output_addr_46, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_46"/></StgValue>
</operation>

<operation id="924" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:553  %pool1_output_load_47 = load float* %pool1_output_addr_47, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_47"/></StgValue>
</operation>

<operation id="925" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:559  %pool1_output_load_50 = load float* %pool1_output_addr_50, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_50"/></StgValue>
</operation>

<operation id="926" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:561  %pool1_output_load_51 = load float* %pool1_output_addr_51, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_51"/></StgValue>
</operation>

<operation id="927" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:629  %tmp22 = fadd float %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="928" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:633  %tmp25 = fadd float %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="929" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:638  %tmp30 = fadd float %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="930" st_id="32" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:639  %tmp35 = fadd float %tmp_60_2_0_1, %tmp_60_2_0_2

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="931" st_id="32" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:641  %tmp36 = fadd float %tmp37, %tmp_60_2_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="932" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:646  %tmp42 = fadd float %tmp_60_2_2, %tmp_60_2_2_1

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="933" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:647  %tmp43 = fadd float %tmp_60_2_2_2, %tmp_60_2_3

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="934" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:649  %tmp45 = fadd float %tmp_60_2_3_1, %tmp_60_2_3_2

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="935" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:362  %tmp_144 = add i10 %tmp_98, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:363  %tmp_175_cast = zext i10 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:364  %pool1_output_addr_52 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_52"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:415  %tmp_159 = add i10 %tmp_98, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="939" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:416  %tmp_190_cast = zext i10 %tmp_159 to i64

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="940" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:417  %pool1_output_addr_55 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_55"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:552  %tmp_60_3_0_1 = fmul float %conv2_core_1_3_0_loa, %pool1_output_load_46

]]></Node>
<StgValue><ssdm name="tmp_60_3_0_1"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:554  %tmp_60_3_0_2 = fmul float %conv2_core_2_3_0_loa, %pool1_output_load_47

]]></Node>
<StgValue><ssdm name="tmp_60_3_0_2"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:559  %pool1_output_load_50 = load float* %pool1_output_addr_50, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_50"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:561  %pool1_output_load_51 = load float* %pool1_output_addr_51, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_51"/></StgValue>
</operation>

<operation id="945" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:563  %pool1_output_load_52 = load float* %pool1_output_addr_52, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_52"/></StgValue>
</operation>

<operation id="946" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:569  %pool1_output_load_55 = load float* %pool1_output_addr_55, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_55"/></StgValue>
</operation>

<operation id="947" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:629  %tmp22 = fadd float %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="948" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:633  %tmp25 = fadd float %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="949" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:638  %tmp30 = fadd float %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="950" st_id="33" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:642  %tmp34 = fadd float %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="951" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:646  %tmp42 = fadd float %tmp_60_2_2, %tmp_60_2_2_1

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="952" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:647  %tmp43 = fadd float %tmp_60_2_2_2, %tmp_60_2_3

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="953" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:649  %tmp45 = fadd float %tmp_60_2_3_1, %tmp_60_2_3_2

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="954" st_id="33" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:651  %tmp46 = fadd float %tmp47, %tmp_60_2_4

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="955" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:418  %tmp_160 = add i10 %tmp_99, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="956" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:419  %tmp_191_cast = zext i10 %tmp_160 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="957" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:420  %pool1_output_addr_56 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_56"/></StgValue>
</operation>

<operation id="958" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:465  %tmp_173 = add i10 %tmp_97, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="959" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:466  %tmp_204_cast = zext i10 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="960" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:467  %pool1_output_addr_57 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_57"/></StgValue>
</operation>

<operation id="961" st_id="34" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:560  %tmp_60_3_1_2 = fmul float %conv2_core_2_3_1_loa, %pool1_output_load_50

]]></Node>
<StgValue><ssdm name="tmp_60_3_1_2"/></StgValue>
</operation>

<operation id="962" st_id="34" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:562  %tmp_60_3_2 = fmul float %conv2_core_0_3_2_loa, %pool1_output_load_51

]]></Node>
<StgValue><ssdm name="tmp_60_3_2"/></StgValue>
</operation>

<operation id="963" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:563  %pool1_output_load_52 = load float* %pool1_output_addr_52, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_52"/></StgValue>
</operation>

<operation id="964" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:569  %pool1_output_load_55 = load float* %pool1_output_addr_55, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_55"/></StgValue>
</operation>

<operation id="965" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:571  %pool1_output_load_56 = load float* %pool1_output_addr_56, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_56"/></StgValue>
</operation>

<operation id="966" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:573  %pool1_output_load_57 = load float* %pool1_output_addr_57, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_57"/></StgValue>
</operation>

<operation id="967" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:633  %tmp25 = fadd float %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="968" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:638  %tmp30 = fadd float %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="969" st_id="34" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:642  %tmp34 = fadd float %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="970" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:647  %tmp43 = fadd float %tmp_60_2_2_2, %tmp_60_2_3

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="971" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:649  %tmp45 = fadd float %tmp_60_2_3_1, %tmp_60_2_3_2

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="972" st_id="34" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:651  %tmp46 = fadd float %tmp47, %tmp_60_2_4

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="973" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:654  %tmp50 = fadd float %tmp_60_3, %tmp_60_3_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="974" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:656  %tmp51 = fadd float %tmp52, %tmp_60_3_0_2

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="975" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:261  %tmp_116 = add i10 %tmp_100, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="976" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:262  %tmp_147_cast = zext i10 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="977" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:263  %pool1_output_addr_60 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_147_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_60"/></StgValue>
</operation>

<operation id="978" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:264  %tmp_117 = add i10 %tmp_101, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="979" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:265  %tmp_148_cast = zext i10 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_148_cast"/></StgValue>
</operation>

<operation id="980" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:266  %pool1_output_addr_61 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_148_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_61"/></StgValue>
</operation>

<operation id="981" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:267  %tmp_118 = add i10 %tmp_102, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="982" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:321  %tmp_133 = add i10 %tmp_102, %tmp_58_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="983" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:368  %tmp_146 = add i10 %tmp_100, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="984" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:371  %tmp_147 = add i10 %tmp_101, %tmp_58_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="985" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:424  %tmp_162 = add i10 %tmp_101, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="986" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:427  %tmp_163 = add i10 %tmp_102, %tmp_58_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="987" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:474  %tmp_176 = add i10 %tmp_100, %tmp_58_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="988" st_id="35" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:564  %tmp_60_3_2_1 = fmul float %conv2_core_1_3_2_loa, %pool1_output_load_52

]]></Node>
<StgValue><ssdm name="tmp_60_3_2_1"/></StgValue>
</operation>

<operation id="989" st_id="35" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:570  %tmp_60_3_3_1 = fmul float %conv2_core_1_3_3_loa, %pool1_output_load_55

]]></Node>
<StgValue><ssdm name="tmp_60_3_3_1"/></StgValue>
</operation>

<operation id="990" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:571  %pool1_output_load_56 = load float* %pool1_output_addr_56, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_56"/></StgValue>
</operation>

<operation id="991" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:573  %pool1_output_load_57 = load float* %pool1_output_addr_57, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_57"/></StgValue>
</operation>

<operation id="992" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:579  %pool1_output_load_60 = load float* %pool1_output_addr_60, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_60"/></StgValue>
</operation>

<operation id="993" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:581  %pool1_output_load_61 = load float* %pool1_output_addr_61, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_61"/></StgValue>
</operation>

<operation id="994" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:638  %tmp30 = fadd float %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="995" st_id="35" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:642  %tmp34 = fadd float %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="996" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:648  %tmp41 = fadd float %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="997" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:649  %tmp45 = fadd float %tmp_60_2_3_1, %tmp_60_2_3_2

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="998" st_id="35" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:651  %tmp46 = fadd float %tmp47, %tmp_60_2_4

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="999" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:654  %tmp50 = fadd float %tmp_60_3, %tmp_60_3_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1000" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:656  %tmp51 = fadd float %tmp52, %tmp_60_3_0_2

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1001" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:658  %tmp54 = fadd float %tmp_60_3_1_2, %tmp_60_3_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1002" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:268  %tmp_149_cast = zext i10 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="1003" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:269  %pool1_output_addr_62 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_62"/></StgValue>
</operation>

<operation id="1004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:322  %tmp_164_cast = zext i10 %tmp_133 to i64

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="1005" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:323  %pool1_output_addr_65 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_164_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_65"/></StgValue>
</operation>

<operation id="1006" st_id="36" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:572  %tmp_60_3_3_2 = fmul float %conv2_core_2_3_3_loa, %pool1_output_load_56

]]></Node>
<StgValue><ssdm name="tmp_60_3_3_2"/></StgValue>
</operation>

<operation id="1007" st_id="36" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:574  %tmp_60_3_4 = fmul float %conv2_core_0_3_4_loa, %pool1_output_load_57

]]></Node>
<StgValue><ssdm name="tmp_60_3_4"/></StgValue>
</operation>

<operation id="1008" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:579  %pool1_output_load_60 = load float* %pool1_output_addr_60, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_60"/></StgValue>
</operation>

<operation id="1009" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:581  %pool1_output_load_61 = load float* %pool1_output_addr_61, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_61"/></StgValue>
</operation>

<operation id="1010" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:583  %pool1_output_load_62 = load float* %pool1_output_addr_62, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_62"/></StgValue>
</operation>

<operation id="1011" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:589  %pool1_output_load_65 = load float* %pool1_output_addr_65, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_65"/></StgValue>
</operation>

<operation id="1012" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:625  %tmp11 = fadd float %tmp16, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1013" st_id="36" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:642  %tmp34 = fadd float %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1014" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:648  %tmp41 = fadd float %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1015" st_id="36" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:651  %tmp46 = fadd float %tmp47, %tmp_60_2_4

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1016" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:654  %tmp50 = fadd float %tmp_60_3, %tmp_60_3_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1017" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:656  %tmp51 = fadd float %tmp52, %tmp_60_3_0_2

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1018" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:658  %tmp54 = fadd float %tmp_60_3_1_2, %tmp_60_3_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1019" st_id="36" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:660  %tmp55 = fadd float %tmp56, %tmp_60_3_2_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1020" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:369  %tmp_177_cast = zext i10 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="1021" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:370  %pool1_output_addr_66 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_66"/></StgValue>
</operation>

<operation id="1022" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:372  %tmp_178_cast = zext i10 %tmp_147 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="1023" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:373  %pool1_output_addr_67 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_67"/></StgValue>
</operation>

<operation id="1024" st_id="37" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:580  %tmp_60_4 = fmul float %conv2_core_0_4_0_loa, %pool1_output_load_60

]]></Node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1025" st_id="37" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:582  %tmp_60_4_0_1 = fmul float %conv2_core_1_4_0_loa, %pool1_output_load_61

]]></Node>
<StgValue><ssdm name="tmp_60_4_0_1"/></StgValue>
</operation>

<operation id="1026" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:583  %pool1_output_load_62 = load float* %pool1_output_addr_62, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_62"/></StgValue>
</operation>

<operation id="1027" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:589  %pool1_output_load_65 = load float* %pool1_output_addr_65, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_65"/></StgValue>
</operation>

<operation id="1028" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:591  %pool1_output_load_66 = load float* %pool1_output_addr_66, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_66"/></StgValue>
</operation>

<operation id="1029" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:593  %pool1_output_load_67 = load float* %pool1_output_addr_67, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_67"/></StgValue>
</operation>

<operation id="1030" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:625  %tmp11 = fadd float %tmp16, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1031" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:648  %tmp41 = fadd float %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1032" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:654  %tmp50 = fadd float %tmp_60_3, %tmp_60_3_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1033" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:656  %tmp51 = fadd float %tmp52, %tmp_60_3_0_2

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1034" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:658  %tmp54 = fadd float %tmp_60_3_1_2, %tmp_60_3_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1035" st_id="37" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:660  %tmp55 = fadd float %tmp56, %tmp_60_3_2_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1036" st_id="37" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:664  %tmp60 = fadd float %tmp_60_3_3_1, %tmp_60_3_3_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1037" st_id="37" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:666  %tmp61 = fadd float %tmp62, %tmp_60_3_4

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1038" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:425  %tmp_193_cast = zext i10 %tmp_162 to i64

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:426  %pool1_output_addr_70 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_70"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:428  %tmp_194_cast = zext i10 %tmp_163 to i64

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="1041" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:429  %pool1_output_addr_71 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_71"/></StgValue>
</operation>

<operation id="1042" st_id="38" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:584  %tmp_60_4_0_2 = fmul float %conv2_core_2_4_0_loa, %pool1_output_load_62

]]></Node>
<StgValue><ssdm name="tmp_60_4_0_2"/></StgValue>
</operation>

<operation id="1043" st_id="38" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:590  %tmp_60_4_1_2 = fmul float %conv2_core_2_4_1_loa, %pool1_output_load_65

]]></Node>
<StgValue><ssdm name="tmp_60_4_1_2"/></StgValue>
</operation>

<operation id="1044" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:591  %pool1_output_load_66 = load float* %pool1_output_addr_66, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_66"/></StgValue>
</operation>

<operation id="1045" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:593  %pool1_output_load_67 = load float* %pool1_output_addr_67, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_67"/></StgValue>
</operation>

<operation id="1046" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:599  %pool1_output_load_70 = load float* %pool1_output_addr_70, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_70"/></StgValue>
</operation>

<operation id="1047" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:601  %pool1_output_load_71 = load float* %pool1_output_addr_71, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_71"/></StgValue>
</operation>

<operation id="1048" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:625  %tmp11 = fadd float %tmp16, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1049" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:648  %tmp41 = fadd float %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1050" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:652  %tmp44 = fadd float %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1051" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:658  %tmp54 = fadd float %tmp_60_3_1_2, %tmp_60_3_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1052" st_id="38" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:660  %tmp55 = fadd float %tmp56, %tmp_60_3_2_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1053" st_id="38" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:664  %tmp60 = fadd float %tmp_60_3_3_1, %tmp_60_3_3_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1054" st_id="38" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:666  %tmp61 = fadd float %tmp62, %tmp_60_3_4

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1055" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:668  %tmp64 = fadd float %tmp_60_4, %tmp_60_4_0_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1056" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="10">
<![CDATA[
.preheader7.preheader:475  %tmp_207_cast = zext i10 %tmp_176 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="1057" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:476  %pool1_output_addr_72 = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="pool1_output_addr_72"/></StgValue>
</operation>

<operation id="1058" st_id="39" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:592  %tmp_60_4_2 = fmul float %conv2_core_0_4_2_loa, %pool1_output_load_66

]]></Node>
<StgValue><ssdm name="tmp_60_4_2"/></StgValue>
</operation>

<operation id="1059" st_id="39" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:594  %tmp_60_4_2_1 = fmul float %conv2_core_1_4_2_loa, %pool1_output_load_67

]]></Node>
<StgValue><ssdm name="tmp_60_4_2_1"/></StgValue>
</operation>

<operation id="1060" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:599  %pool1_output_load_70 = load float* %pool1_output_addr_70, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_70"/></StgValue>
</operation>

<operation id="1061" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:601  %pool1_output_load_71 = load float* %pool1_output_addr_71, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_71"/></StgValue>
</operation>

<operation id="1062" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:603  %pool1_output_load_72 = load float* %pool1_output_addr_72, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_72"/></StgValue>
</operation>

<operation id="1063" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:625  %tmp11 = fadd float %tmp16, %tmp12

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1064" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:652  %tmp44 = fadd float %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1065" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:657  %tmp49 = fadd float %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1066" st_id="39" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:660  %tmp55 = fadd float %tmp56, %tmp_60_3_2_1

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1067" st_id="39" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:664  %tmp60 = fadd float %tmp_60_3_3_1, %tmp_60_3_3_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1068" st_id="39" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:666  %tmp61 = fadd float %tmp62, %tmp_60_3_4

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1069" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:668  %tmp64 = fadd float %tmp_60_4, %tmp_60_4_0_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1070" st_id="39" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:670  %tmp65 = fadd float %tmp66, %tmp_60_4_0_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1071" st_id="40" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:600  %tmp_60_4_3_1 = fmul float %conv2_core_1_4_3_loa, %pool1_output_load_70

]]></Node>
<StgValue><ssdm name="tmp_60_4_3_1"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:602  %tmp_60_4_3_2 = fmul float %conv2_core_2_4_3_loa, %pool1_output_load_71

]]></Node>
<StgValue><ssdm name="tmp_60_4_3_2"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
.preheader7.preheader:603  %pool1_output_load_72 = load float* %pool1_output_addr_72, align 4

]]></Node>
<StgValue><ssdm name="pool1_output_load_72"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:652  %tmp44 = fadd float %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:657  %tmp49 = fadd float %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:664  %tmp60 = fadd float %tmp_60_3_3_1, %tmp_60_3_3_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:666  %tmp61 = fadd float %tmp62, %tmp_60_3_4

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:668  %tmp64 = fadd float %tmp_60_4, %tmp_60_4_0_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:670  %tmp65 = fadd float %tmp66, %tmp_60_4_0_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:673  %tmp69 = fadd float %tmp_60_4_1_2, %tmp_60_4_2

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:675  %tmp70 = fadd float %tmp71, %tmp_60_4_2_1

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1082" st_id="41" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:604  %tmp_60_4_4 = fmul float %conv2_core_0_4_4_loa, %pool1_output_load_72

]]></Node>
<StgValue><ssdm name="tmp_60_4_4"/></StgValue>
</operation>

<operation id="1083" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:652  %tmp44 = fadd float %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1084" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:657  %tmp49 = fadd float %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:668  %tmp64 = fadd float %tmp_60_4, %tmp_60_4_0_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:670  %tmp65 = fadd float %tmp66, %tmp_60_4_0_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:673  %tmp69 = fadd float %tmp_60_4_1_2, %tmp_60_4_2

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:675  %tmp70 = fadd float %tmp71, %tmp_60_4_2_1

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:677  %tmp73 = fadd float %tmp_60_4_3_1, %tmp_60_4_3_2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1090" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:657  %tmp49 = fadd float %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1091" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:661  %tmp53 = fadd float %tmp55, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1092" st_id="42" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:670  %tmp65 = fadd float %tmp66, %tmp_60_4_0_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1093" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:673  %tmp69 = fadd float %tmp_60_4_1_2, %tmp_60_4_2

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1094" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:675  %tmp70 = fadd float %tmp71, %tmp_60_4_2_1

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1095" st_id="42" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:677  %tmp73 = fadd float %tmp_60_4_3_1, %tmp_60_4_3_2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1096" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:679  %tmp74 = fadd float %tmp75, %tmp_60_4_4

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1097" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:661  %tmp53 = fadd float %tmp55, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1098" st_id="43" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:667  %tmp59 = fadd float %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1099" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:673  %tmp69 = fadd float %tmp_60_4_1_2, %tmp_60_4_2

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1100" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:675  %tmp70 = fadd float %tmp71, %tmp_60_4_2_1

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1101" st_id="43" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:677  %tmp73 = fadd float %tmp_60_4_3_1, %tmp_60_4_3_2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1102" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:679  %tmp74 = fadd float %tmp75, %tmp_60_4_4

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1103" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:661  %tmp53 = fadd float %tmp55, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1104" st_id="44" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:667  %tmp59 = fadd float %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:671  %tmp63 = fadd float %tmp65, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1106" st_id="44" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:677  %tmp73 = fadd float %tmp_60_4_3_1, %tmp_60_4_3_2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1107" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:679  %tmp74 = fadd float %tmp75, %tmp_60_4_4

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1108" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:661  %tmp53 = fadd float %tmp55, %tmp54

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1109" st_id="45" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:667  %tmp59 = fadd float %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1110" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:671  %tmp63 = fadd float %tmp65, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1111" st_id="45" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:676  %tmp68 = fadd float %tmp70, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1112" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:679  %tmp74 = fadd float %tmp75, %tmp_60_4_4

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1113" st_id="46" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:667  %tmp59 = fadd float %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1114" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:671  %tmp63 = fadd float %tmp65, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1115" st_id="46" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:676  %tmp68 = fadd float %tmp70, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1116" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:680  %tmp72 = fadd float %tmp74, %tmp73

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1117" st_id="47" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:634  %tmp21 = fadd float %tmp25, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1118" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:671  %tmp63 = fadd float %tmp65, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1119" st_id="47" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:676  %tmp68 = fadd float %tmp70, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1120" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:680  %tmp72 = fadd float %tmp74, %tmp73

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1121" st_id="48" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:634  %tmp21 = fadd float %tmp25, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1122" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:643  %tmp29 = fadd float %tmp34, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1123" st_id="48" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:676  %tmp68 = fadd float %tmp70, %tmp69

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1124" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:680  %tmp72 = fadd float %tmp74, %tmp73

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1125" st_id="49" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:634  %tmp21 = fadd float %tmp25, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1126" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:643  %tmp29 = fadd float %tmp34, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1127" st_id="49" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:653  %tmp40 = fadd float %tmp44, %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1128" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:680  %tmp72 = fadd float %tmp74, %tmp73

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1129" st_id="50" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:634  %tmp21 = fadd float %tmp25, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1130" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:643  %tmp29 = fadd float %tmp34, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1131" st_id="50" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:653  %tmp40 = fadd float %tmp44, %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1132" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:662  %tmp48 = fadd float %tmp53, %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1133" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:643  %tmp29 = fadd float %tmp34, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1134" st_id="51" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:653  %tmp40 = fadd float %tmp44, %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1135" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:662  %tmp48 = fadd float %tmp53, %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1136" st_id="51" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:672  %tmp58 = fadd float %tmp63, %tmp59

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1137" st_id="52" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:653  %tmp40 = fadd float %tmp44, %tmp41

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1138" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:662  %tmp48 = fadd float %tmp53, %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1139" st_id="52" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:672  %tmp58 = fadd float %tmp63, %tmp59

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1140" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:681  %tmp67 = fadd float %tmp72, %tmp68

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1141" st_id="53" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:626  %tmp2 = fadd float %tmp11, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1142" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:662  %tmp48 = fadd float %tmp53, %tmp49

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1143" st_id="53" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:672  %tmp58 = fadd float %tmp63, %tmp59

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1144" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:681  %tmp67 = fadd float %tmp72, %tmp68

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1145" st_id="54" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:626  %tmp2 = fadd float %tmp11, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1146" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:644  %tmp20 = fadd float %tmp29, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1147" st_id="54" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:672  %tmp58 = fadd float %tmp63, %tmp59

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1148" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:681  %tmp67 = fadd float %tmp72, %tmp68

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1149" st_id="55" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:626  %tmp2 = fadd float %tmp11, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1150" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:644  %tmp20 = fadd float %tmp29, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1151" st_id="55" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:663  %tmp39 = fadd float %tmp48, %tmp40

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1152" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:681  %tmp67 = fadd float %tmp72, %tmp68

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1153" st_id="56" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:626  %tmp2 = fadd float %tmp11, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1154" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:644  %tmp20 = fadd float %tmp29, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1155" st_id="56" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:663  %tmp39 = fadd float %tmp48, %tmp40

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1156" st_id="56" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:682  %tmp57 = fadd float %tmp67, %tmp58

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1157" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:644  %tmp20 = fadd float %tmp29, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1158" st_id="57" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:663  %tmp39 = fadd float %tmp48, %tmp40

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1159" st_id="57" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:682  %tmp57 = fadd float %tmp67, %tmp58

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1160" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:645  %tmp1 = fadd float %tmp20, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1161" st_id="58" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:663  %tmp39 = fadd float %tmp48, %tmp40

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1162" st_id="58" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:682  %tmp57 = fadd float %tmp67, %tmp58

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1163" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:645  %tmp1 = fadd float %tmp20, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1164" st_id="59" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:682  %tmp57 = fadd float %tmp67, %tmp58

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1165" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:645  %tmp1 = fadd float %tmp20, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1166" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:645  %tmp1 = fadd float %tmp20, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1167" st_id="61" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:683  %tmp38 = fadd float %tmp57, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1168" st_id="62" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:683  %tmp38 = fadd float %tmp57, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1169" st_id="63" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:683  %tmp38 = fadd float %tmp57, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1170" st_id="64" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:683  %tmp38 = fadd float %tmp57, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">
</state>

<state id="66" st_id="66">
</state>

<state id="67" st_id="67">
</state>

<state id="68" st_id="68">
</state>

<state id="69" st_id="69">
</state>

<state id="70" st_id="70">
</state>

<state id="71" st_id="71">
</state>

<state id="72" st_id="72">
</state>

<state id="73" st_id="73">
</state>

<state id="74" st_id="74">
</state>

<state id="75" st_id="75">
</state>

<state id="76" st_id="76">
</state>

<state id="77" st_id="77">
</state>

<state id="78" st_id="78">
</state>

<state id="79" st_id="79">
</state>

<state id="80" st_id="80">
</state>

<state id="81" st_id="81">
</state>

<state id="82" st_id="82">
</state>

<state id="83" st_id="83">
</state>

<state id="84" st_id="84">
</state>

<state id="85" st_id="85">
</state>

<state id="86" st_id="86">
</state>

<state id="87" st_id="87">
</state>

<state id="88" st_id="88">
</state>

<state id="89" st_id="89">
</state>

<state id="90" st_id="90">
</state>

<state id="91" st_id="91">
</state>

<state id="92" st_id="92">
</state>

<state id="93" st_id="93">
</state>

<state id="94" st_id="94">
</state>

<state id="95" st_id="95">

<operation id="1171" st_id="95" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:684  %tmp_39 = fadd float %tmp38, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1172" st_id="96" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:684  %tmp_39 = fadd float %tmp38, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1173" st_id="97" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:684  %tmp_39 = fadd float %tmp38, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1174" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([41 x i8]* @L_Conv2_layer_label9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:168  call void (...)* @_ssdm_op_SpecLoopName([39 x i8]* @Conv2_layer_label9_C)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:218  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:219  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1178" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.preheader:220  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="98" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:684  %tmp_39 = fadd float %tmp38, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1180" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.preheader7.preheader:685  store float %tmp_39, float* %conv2_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.preheader:686  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str9, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1182" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:689  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1183" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
