
*** Running vivado
    with args -log ddr3_decay_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ddr3_decay_test_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri May 30 19:11:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ddr3_decay_test_top.tcl -notrace
Command: link_design -top ddr3_decay_test_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1528.879 ; gain = 0.000 ; free physical = 2103 ; free virtual = 7354
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:86]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:87]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:88]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:95]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:96]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:97]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:98]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:99]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:100]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:101]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:102]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:103]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:104]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:105]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:106]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:107]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:108]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:109]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:110]
CRITICAL WARNING: [Vivado 12-1449] IO Bank number '32' is not a valid IO Bank. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:115]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.188 ; gain = 0.000 ; free physical = 2000 ; free virtual = 7248
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 208 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

8 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.188 ; gain = 345.684 ; free physical = 2000 ; free virtual = 7248
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.297 ; gain = 87.109 ; free physical = 1963 ; free virtual = 7212

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 21eb58e34

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2333.156 ; gain = 461.859 ; free physical = 1511 ; free virtual = 6760

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.734 ; gain = 0.000 ; free physical = 1141 ; free virtual = 6394
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2704.734 ; gain = 0.000 ; free physical = 1144 ; free virtual = 6397
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1146 ; free virtual = 6399
Phase 1.1 Core Generation And Design Setup | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1146 ; free virtual = 6399

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1146 ; free virtual = 6399
Phase 1 Initialization | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1146 ; free virtual = 6399

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401
Phase 2 Timer Update And Timing Data Collection | Checksum: 218655f66

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fb12ee9f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401
Retarget | Checksum: 1fb12ee9f
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1efd7cc6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401
Constant propagation | Checksum: 1efd7cc6a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.734 ; gain = 0.000 ; free physical = 1149 ; free virtual = 6401
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.734 ; gain = 0.000 ; free physical = 1149 ; free virtual = 6401
Phase 5 Sweep | Checksum: 196fcc376

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2704.734 ; gain = 33.688 ; free physical = 1149 ; free virtual = 6401
Sweep | Checksum: 196fcc376
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Sweep, 1134 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 196fcc376

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1149 ; free virtual = 6401
BUFG optimization | Checksum: 196fcc376
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 196fcc376

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405
Shift Register Optimization | Checksum: 196fcc376
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 196fcc376

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405
Post Processing Netlist | Checksum: 196fcc376
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1de01257b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2736.750 ; gain = 0.000 ; free physical = 1153 ; free virtual = 6405
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1de01257b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405
Phase 9 Finalization | Checksum: 1de01257b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              15  |                                             78  |
|  Constant propagation         |               0  |              16  |                                            100  |
|  Sweep                        |               0  |              38  |                                           1134  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             70  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1de01257b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2736.750 ; gain = 65.703 ; free physical = 1153 ; free virtual = 6405

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 120 newly gated: 0 Total Ports: 240
Ending PowerOpt Patch Enables Task | Checksum: 1b29ebd60

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 855 ; free virtual = 6108
Ending Power Optimization Task | Checksum: 1b29ebd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3113.500 ; gain = 376.750 ; free physical = 855 ; free virtual = 6108

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b29ebd60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 856 ; free virtual = 6108

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 856 ; free virtual = 6108
Ending Netlist Obfuscation Task | Checksum: 23a3a5911

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 856 ; free virtual = 6108
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 3113.500 ; gain = 1329.312 ; free physical = 856 ; free virtual = 6108
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
Command: report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6119
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6119
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6119
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6119
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6119
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6120
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 866 ; free virtual = 6120
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 835 ; free virtual = 6093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148b7d36d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 835 ; free virtual = 6093
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 835 ; free virtual = 6093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a95bcb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 845 ; free virtual = 6103

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe1489c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 849 ; free virtual = 6106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe1489c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 849 ; free virtual = 6106
Phase 1 Placer Initialization | Checksum: 1fe1489c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 849 ; free virtual = 6106

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10eaef42e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 854 ; free virtual = 6112

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fcbea2e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 855 ; free virtual = 6113

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fcbea2e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 855 ; free virtual = 6113

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d3b015e8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 847 ; free virtual = 6105

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f7f7ea64

Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 847 ; free virtual = 6105

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 43 LUTNM shape to break, 225 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 27, two critical 16, total 43, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 134 nets or LUTs. Breaked 43 LUTs, combined 91 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[9] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[10] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[6] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[11] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[0] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[7] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[3] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[2] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[5] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[1] to the instance has DONT_TOUCH
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[1]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 857 ; free virtual = 6112
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[12] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[13] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[13] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en to the instance has DONT_TOUCH
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[12]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 857 ; free virtual = 6112
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 1 candidate cell for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 857 ; free virtual = 6112
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 857 ; free virtual = 6112

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           43  |             91  |                   134  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           24  |              0  |                    12  |          12  |           1  |  00:00:04  |
|  Critical Cell                                    |            1  |              0  |                     1  |           3  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           68  |             91  |                   147  |          15  |          11  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 308c0ad54

Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 858 ; free virtual = 6113
Phase 2.5 Global Place Phase2 | Checksum: 342fcd7ef

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6113
Phase 2 Global Placement | Checksum: 342fcd7ef

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 294b689ad

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6114

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26cb59ef8

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6114

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 293c2ac7e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6114

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229a01bd8

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 859 ; free virtual = 6114

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2c1f80185

Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 831 ; free virtual = 6086

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ccd74b6b

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 842 ; free virtual = 6097

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2b507fccf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 843 ; free virtual = 6098

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 330331d89

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 843 ; free virtual = 6098

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 29eb5b52c

Time (s): cpu = 00:01:51 ; elapsed = 00:00:45 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 842 ; free virtual = 6097
Phase 3 Detail Placement | Checksum: 29eb5b52c

Time (s): cpu = 00:01:51 ; elapsed = 00:00:45 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 838 ; free virtual = 6094

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8501332

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.284 | TNS=-118.859 |
Phase 1 Physical Synthesis Initialization | Checksum: 1347ecba1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 838 ; free virtual = 6093
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f2ee26f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 838 ; free virtual = 6093
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c8501332

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 838 ; free virtual = 6093

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.154. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bab9bb06

Time (s): cpu = 00:02:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088

Time (s): cpu = 00:02:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
Phase 4.1 Post Commit Optimization | Checksum: 1bab9bb06

Time (s): cpu = 00:02:41 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bab9bb06

Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bab9bb06

Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
Phase 4.3 Placer Reporting | Checksum: 1bab9bb06

Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088

Time (s): cpu = 00:02:42 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 232aca00a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
Ending Placer Task | Checksum: 1f87abb3f

Time (s): cpu = 00:02:43 ; elapsed = 00:01:22 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
123 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:54 ; elapsed = 00:01:24 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 833 ; free virtual = 6088
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ddr3_decay_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 814 ; free virtual = 6069
INFO: [Vivado 12-24828] Executing command : report_utilization -file ddr3_decay_test_top_utilization_placed.rpt -pb ddr3_decay_test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file ddr3_decay_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 812 ; free virtual = 6068
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 813 ; free virtual = 6069
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 805 ; free virtual = 6071
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 805 ; free virtual = 6071
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 805 ; free virtual = 6071
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 804 ; free virtual = 6071
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 804 ; free virtual = 6071
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 804 ; free virtual = 6071
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 805 ; free virtual = 6067
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.93s |  WALL: 2.27s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 805 ; free virtual = 6067

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-79.136 |
Phase 1 Physical Synthesis Initialization | Checksum: 16a902ac5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 809 ; free virtual = 6071
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-79.136 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16a902ac5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 809 ; free virtual = 6071

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.154 | TNS=-79.136 |
INFO: [Physopt 32-702] Processed net timer_q__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/D[25]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.129 | TNS=-78.969 |
INFO: [Physopt 32-702] Processed net timer_q__0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/D[27]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.083 | TNS=-78.873 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/E[0]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-78.699 |
INFO: [Physopt 32-702] Processed net uart_msg_type_q_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_type_q_reg[1]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_type_q[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.055 | TNS=-78.487 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.039 | TNS=-78.299 |
INFO: [Physopt 32-702] Processed net uart_msg_type_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-78.029 |
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN.  Re-placed instance u_uart_tx/timer_q[27]_i_3_comp
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.008 | TNS=-77.903 |
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.998 | TNS=-75.790 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.986 | TNS=-74.530 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[14]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[15]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[15]]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.983 | TNS=-73.909 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.981 | TNS=-72.821 |
INFO: [Physopt 32-81] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-70.277 |
INFO: [Physopt 32-702] Processed net p_0_in11_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_2_n_0. Net driver u_uart_tx/FSM_onehot_current_state_q[24]_i_2 was replaced.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.937 | TNS=-69.624 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[26]_i_5_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[26]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[26]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.908 | TNS=-70.218 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_3_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[3]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[14]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[15]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[15]]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_3_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[27]_i_3_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-70.068 |
INFO: [Physopt 32-134] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-69.576 |
INFO: [Physopt 32-663] Processed net p_1_in3_in.  Re-placed instance FSM_onehot_current_state_q_reg[20]
INFO: [Physopt 32-735] Processed net p_1_in3_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-69.451 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_7_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/D[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-69.175 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_43_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_43
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-69.115 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_16_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_16
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.903 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.771 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.654 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_11_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_11
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.594 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.593 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.582 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.571 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.402 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[3]_i_15_n_0.  Re-placed instance u_uart_tx/tx_data_reg[3]_i_15
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.376 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.228 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[109]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[109]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[110]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[110]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[111]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[111]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[119]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[119]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[127]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[127]]
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[3]_i_15_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[3]_i_15_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.140 |
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[2]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.140 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[2]_i_8_n_0.  Re-placed instance u_uart_tx/tx_data_reg[2]_i_8
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-68.074 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.905 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[2]_i_14_n_0.  Re-placed instance u_uart_tx/tx_data_reg[2]_i_14
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.852 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_28_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[14]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[15]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[15]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[25]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[25]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[26]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[26]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[27]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[27]]
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[3]_i_28_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[3]_i_28_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.841 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[3]_i_26_n_0.  Re-placed instance u_uart_tx/tx_data_reg[3]_i_26_comp
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.783 |
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[2]_i_8_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[2]_i_8_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.770 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[53] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net ila_captured_data[53].  Re-placed instance read_data_q_reg[53]
INFO: [Physopt 32-735] Processed net ila_captured_data[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.759 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[2]_i_14_n_0.  Re-placed instance u_uart_tx/tx_data_reg[2]_i_14_comp
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.714 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_42
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.711 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.591 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[51] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net ila_captured_data[51].  Re-placed instance read_data_q_reg[51]
INFO: [Physopt 32-735] Processed net ila_captured_data[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.586 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-663] Processed net ila_captured_data[75].  Re-placed instance read_data_q_reg[75]
INFO: [Physopt 32-735] Processed net ila_captured_data[75]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.584 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_15_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_15
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-67.579 |
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_captured_data[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net timer_q__0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.867 | TNS=-67.567 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-66.396 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/D[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ila_timer[7].  Re-placed instance timer_q_reg[7]
INFO: [Physopt 32-735] Processed net ila_timer[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-66.697 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_captured_data[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-66.697 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6076
Phase 3 Critical Path Optimization | Checksum: 1ecbbad3f

Time (s): cpu = 00:01:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6076

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-66.697 |
INFO: [Physopt 32-702] Processed net timer_q__0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.854 | TNS=-66.637 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[8]_i_2_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[8]_i_2
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-65.406 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.824 | TNS=-65.286 |
INFO: [Physopt 32-663] Processed net ila_timer[7].  Re-placed instance timer_q_reg[7]
INFO: [Physopt 32-735] Processed net ila_timer[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.818 | TNS=-65.620 |
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[11]_i_5_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[11]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[11]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-65.313 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net u_uart_tx/FSM_onehot_current_state_q[0]_i_2_n_0. Rewired (signal push) u_uart_tx/FSM_onehot_current_state_q[11]_i_8_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-65.024 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-65.038 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_7_n_0_repN_2.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[27]_i_7_comp_2
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_7_n_0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-65.029 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.796 | TNS=-64.417 |
INFO: [Physopt 32-702] Processed net u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/ramloop[76].ram.ram_doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.794 | TNS=-58.827 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_31_n_0.  Re-placed instance u_uart_tx/timer_q[27]_i_31
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-58.785 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.787 | TNS=-58.775 |
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_5_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[15]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.784 | TNS=-58.676 |
INFO: [Physopt 32-702] Processed net FSM_onehot_current_state_q_reg_n_0_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q_reg[24][12]. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[20]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-58.154 |
INFO: [Physopt 32-663] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]_repN.  Re-placed instance u_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]_replica
INFO: [Physopt 32-735] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-57.372 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/ila_state_inferred_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/ila_state_inferred_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-57.367 |
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN.  Re-placed instance u_uart_tx/timer_q[27]_i_3_comp
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-57.337 |
INFO: [Physopt 32-663] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]_repN_1.  Re-placed instance u_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]_replica_1
INFO: [Physopt 32-735] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-56.558 |
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[2]_i_4_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[2]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.776 | TNS=-56.556 |
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_4_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-56.436 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_captured_data[75] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_captured_data[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net timer_q__0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_5_n_0_repN_1.  Re-placed instance u_uart_tx/timer_q[27]_i_5_comp_1
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_5_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.769 | TNS=-56.365 |
INFO: [Physopt 32-663] Processed net p_1_in3_in.  Re-placed instance FSM_onehot_current_state_q_reg[20]
INFO: [Physopt 32-735] Processed net p_1_in3_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-55.942 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-55.930 |
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN.  Re-placed instance u_uart_tx/timer_q[27]_i_3_comp_1
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-55.900 |
INFO: [Physopt 32-702] Processed net FSM_onehot_current_state_q_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.750 | TNS=-55.423 |
INFO: [Physopt 32-702] Processed net p_0_in11_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[1]_i_4_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[1]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-55.327 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[27]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_captured_data[75]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-55.327 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6076
Phase 4 Critical Path Optimization | Checksum: df299496

Time (s): cpu = 00:02:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6076
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6076
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.749 | TNS=-55.327 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.405  |         23.809  |            5  |              0  |                    73  |           0  |           2  |  00:00:35  |
|  Total          |          0.405  |         23.809  |            5  |              0  |                    73  |           0  |           3  |  00:00:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 818 ; free virtual = 6077
Ending Physical Synthesis Task | Checksum: 29ce2e8e5

Time (s): cpu = 00:02:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 819 ; free virtual = 6077
INFO: [Common 17-83] Releasing license: Implementation
501 Infos, 22 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 819 ; free virtual = 6077
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 819 ; free virtual = 6078
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6087
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6087
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6087
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6088
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6088
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 817 ; free virtual = 6088
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8a5e3195 ConstDB: 0 ShapeSum: d644f2e1 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 8e405f2c | NumContArr: 9f11ecf6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b2a4415c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 758 ; free virtual = 6012

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b2a4415c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 758 ; free virtual = 6012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b2a4415c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 758 ; free virtual = 6012
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2362141b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 778 ; free virtual = 6033
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.701 | TNS=-40.840| WHS=-0.249 | THS=-135.645|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1c152bc98

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 780 ; free virtual = 6034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.701 | TNS=-55.387| WHS=-0.162 | THS=-0.890 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 28b376304

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 781 ; free virtual = 6036

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6937
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6937
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21ba74ad2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 781 ; free virtual = 6036

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21ba74ad2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3113.500 ; gain = 0.000 ; free physical = 781 ; free virtual = 6036

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 210a1fcbb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 417 ; free virtual = 5672
Phase 4 Initial Routing | Checksum: 210a1fcbb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 417 ; free virtual = 5671

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1317
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.426 | TNS=-106.930| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2d183bd84

Time (s): cpu = 00:04:03 ; elapsed = 00:02:12 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 387 ; free virtual = 5642

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.299 | TNS=-113.089| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1cde60339

Time (s): cpu = 00:04:16 ; elapsed = 00:02:19 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 414 ; free virtual = 5669

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.713 | TNS=-121.052| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 3267b28d8

Time (s): cpu = 00:04:24 ; elapsed = 00:02:24 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 426 ; free virtual = 5681
Phase 5 Rip-up And Reroute | Checksum: 3267b28d8

Time (s): cpu = 00:04:24 ; elapsed = 00:02:24 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 426 ; free virtual = 5681

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 340dcec55

Time (s): cpu = 00:04:27 ; elapsed = 00:02:25 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 428 ; free virtual = 5682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.206 | TNS=-101.688| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1abba2f3c

Time (s): cpu = 00:05:03 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5688

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1abba2f3c

Time (s): cpu = 00:05:04 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5688
Phase 6 Delay and Skew Optimization | Checksum: 1abba2f3c

Time (s): cpu = 00:05:04 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5688

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.194 | TNS=-97.827| WHS=0.032  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c17ccab5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687
Phase 7 Post Hold Fix | Checksum: 1c17ccab5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.51164 %
  Global Horizontal Routing Utilization  = 3.44892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1c17ccab5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c17ccab5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:31 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e4095192

Time (s): cpu = 00:05:09 ; elapsed = 00:02:32 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e4095192

Time (s): cpu = 00:05:09 ; elapsed = 00:02:32 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.194 | TNS=-97.827| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1e4095192

Time (s): cpu = 00:05:09 ; elapsed = 00:02:32 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687
Total Elapsed time in route_design: 152.3 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 192b3dc6d

Time (s): cpu = 00:05:09 ; elapsed = 00:02:32 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 433 ; free virtual = 5687
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 192b3dc6d

Time (s): cpu = 00:05:10 ; elapsed = 00:02:32 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 432 ; free virtual = 5687

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
518 Infos, 23 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:14 ; elapsed = 00:02:33 . Memory (MB): peak = 3439.473 ; gain = 325.973 ; free physical = 432 ; free virtual = 5687
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
Command: report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 3439.473 ; gain = 0.000 ; free physical = 425 ; free virtual = 5679
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ddr3_decay_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ddr3_decay_test_top_route_status.rpt -pb ddr3_decay_test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ddr3_decay_test_top_bus_skew_routed.rpt -pb ddr3_decay_test_top_bus_skew_routed.pb -rpx ddr3_decay_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Command: report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
538 Infos, 24 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ddr3_decay_test_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3495.500 ; gain = 56.027 ; free physical = 381 ; free virtual = 5644
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 381 ; free virtual = 5645
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 374 ; free virtual = 5647
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 374 ; free virtual = 5647
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 372 ; free virtual = 5647
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 372 ; free virtual = 5648
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 372 ; free virtual = 5648
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 372 ; free virtual = 5648
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_routed.dcp' has been generated.
Command: write_bitstream -force ddr3_decay_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15390368 bits.
Writing bitstream ./ddr3_decay_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
550 Infos, 24 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3495.500 ; gain = 0.000 ; free physical = 369 ; free virtual = 5641
INFO: [Common 17-206] Exiting Vivado at Fri May 30 19:18:22 2025...
