/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_28z;
  wire [30:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  wire [8:0] celloutsig_0_53z;
  wire [14:0] celloutsig_0_5z;
  reg [37:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [42:0] celloutsig_1_4z;
  reg [23:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[25] ? in_data[73:53] : { in_data[34:26], 1'h0, in_data[24:14] };
  assign celloutsig_0_28z = in_data[69] ? celloutsig_0_9z[4:2] : celloutsig_0_21z[6:4];
  assign celloutsig_0_3z = celloutsig_0_0z[12] ? { celloutsig_0_0z[16:13], 1'h1 } : in_data[73:69];
  assign celloutsig_0_33z = celloutsig_0_12z[4] ? { celloutsig_0_6z[30:20], celloutsig_0_7z } : celloutsig_0_0z[16:1];
  assign celloutsig_0_40z = celloutsig_0_1z[2] ? { celloutsig_0_11z[7:5], 1'h1, celloutsig_0_11z[3] } : celloutsig_0_18z[7:3];
  assign celloutsig_0_41z = celloutsig_0_0z[6] ? celloutsig_0_10z[12:5] : celloutsig_0_19z[9:2];
  assign celloutsig_0_4z = celloutsig_0_3z[4] ? in_data[46:43] : in_data[48:45];
  assign celloutsig_0_43z = celloutsig_0_13z[3] ? { celloutsig_0_10z[10:6], celloutsig_0_28z } : celloutsig_0_21z[7:0];
  assign celloutsig_0_45z = celloutsig_0_33z[6] ? celloutsig_0_41z[7:4] : celloutsig_0_6z[11:8];
  assign celloutsig_0_52z = celloutsig_0_11z[4] ? { celloutsig_0_2z[5], celloutsig_0_40z } : { celloutsig_0_45z[1:0], celloutsig_0_45z };
  assign celloutsig_0_5z = celloutsig_0_1z[1] ? celloutsig_0_2z[18:4] : celloutsig_0_0z[20:6];
  assign celloutsig_0_53z = celloutsig_0_43z[2] ? { celloutsig_0_43z[3], celloutsig_0_17z } : celloutsig_0_14z[15:7];
  assign celloutsig_1_0z = in_data[174] ? in_data[191:183] : in_data[154:146];
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? celloutsig_1_0z[7:5] : { celloutsig_1_0z[2:1], 1'h0 };
  assign celloutsig_1_2z = in_data[135] ? celloutsig_1_0z[8:5] : in_data[112:109];
  assign celloutsig_1_3z = celloutsig_1_1z[1] ? celloutsig_1_2z : in_data[163:160];
  assign celloutsig_1_4z = celloutsig_1_3z[1] ? in_data[170:128] : { in_data[141:123], celloutsig_1_3z[3:2], 1'h0, celloutsig_1_3z[0], celloutsig_1_0z, celloutsig_1_3z[3:2], 1'h0, celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_3z[3:2], 1'h0, celloutsig_1_3z[0] };
  assign celloutsig_1_6z = celloutsig_1_0z[0] ? { celloutsig_1_5z[16:14], celloutsig_1_1z } : celloutsig_1_4z[14:9];
  assign celloutsig_1_7z = celloutsig_1_5z[17] ? { in_data[173:171], celloutsig_1_2z } : { celloutsig_1_5z[18], 1'h0, celloutsig_1_5z[16:15], celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[1] ? celloutsig_1_7z : celloutsig_1_0z[7:1];
  assign celloutsig_1_17z = celloutsig_1_2z[2] ? celloutsig_1_11z[5:2] : in_data[178:175];
  assign celloutsig_1_18z = celloutsig_1_11z[3] ? celloutsig_1_6z[4:0] : celloutsig_1_5z[6:2];
  assign celloutsig_0_7z = celloutsig_0_2z[20] ? celloutsig_0_3z : celloutsig_0_5z[7:3];
  assign celloutsig_1_19z = celloutsig_1_5z[22] ? celloutsig_1_5z[9:4] : { celloutsig_1_2z[1:0], celloutsig_1_17z };
  assign celloutsig_0_8z = celloutsig_0_2z[20] ? { celloutsig_0_2z[18], celloutsig_0_3z } : celloutsig_0_2z[6:1];
  assign celloutsig_0_9z = celloutsig_0_5z[0] ? { in_data[40:37], celloutsig_0_5z[14:1], 1'h1 } : { celloutsig_0_5z[14:1], celloutsig_0_7z };
  assign celloutsig_0_10z = celloutsig_0_2z[4] ? celloutsig_0_6z[21:6] : { celloutsig_0_0z[11:0], celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_4z[2] ? celloutsig_0_6z[21:14] : celloutsig_0_2z[11:4];
  assign celloutsig_0_12z = celloutsig_0_10z[4] ? celloutsig_0_9z[11:7] : { celloutsig_0_2z[19], celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[7] ? in_data[3:1] : in_data[59:57];
  assign celloutsig_0_13z = celloutsig_0_4z[1] ? celloutsig_0_6z[22:14] : { celloutsig_0_9z[7:2], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_11z[5] ? { in_data[78:71], celloutsig_0_3z, celloutsig_0_3z } : { celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_15z = celloutsig_0_14z[6] ? in_data[66:61] : { celloutsig_0_11z[6], celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_3z[4] ? celloutsig_0_7z[4:2] : celloutsig_0_8z[4:2];
  assign celloutsig_0_17z = celloutsig_0_3z[3] ? celloutsig_0_13z[8:1] : { celloutsig_0_11z[7:3], celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_3z[3] ? { in_data[19:15], celloutsig_0_7z } : { celloutsig_0_10z[8:4], celloutsig_0_12z };
  assign celloutsig_0_19z = celloutsig_0_5z[14] ? celloutsig_0_9z[10:1] : { celloutsig_0_8z[4:0], celloutsig_0_12z };
  assign celloutsig_0_21z = celloutsig_0_3z[0] ? { in_data[70], celloutsig_0_13z } : { celloutsig_0_15z[2], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[1] ? { in_data[34:31], celloutsig_0_0z, celloutsig_0_1z[2], 1'h1, celloutsig_0_1z[0], celloutsig_0_1z[2], 1'h1, celloutsig_0_1z[0] } : { celloutsig_0_0z[14:5], celloutsig_0_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 24'h000000;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_4z[29:9], celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 38'h0000000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_2z[24:23], celloutsig_0_2z, celloutsig_0_3z };
  assign { out_data[132:128], out_data[101:96], out_data[37:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
