# EEEN402_FPGA_low_latency
VHDL projects

Academic experience of VHDL. demonstrating my understanding of dataflow design, strucutral design, behavourial design and a combination of the previous 3. 30/7/22
