{"filename": "verilator-5.036-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.036-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5442636", "isize": "34015046", "md5sum": "783a0568c9992606dd1724ad10d2328b", "sha256sum": "f291f82946a16803adfd375abe04de62d118afad3194f55d88f1781c34c5e82e", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmhOIcsACgkQdxk/FSvb5qYP+g/+L9UaF4z69vrVw3SxPE1uaR+Ek3ERXDW/cgWbS7dBunxnrPWkIty5eDVmOPV1KKYpc3lOT49uQrxhPG5lfBC83xnhfqus4p7F7mvWaPtBbCY0AJNIJ0qDjdPV0moBCCPS5Ve9YMf4m5Fxkqonz13PtgoB03cWJcBt99atML9YPuNvO2NGzdw1dXZsRE6EvYho/6DWpVaWyRI/vJuH9vMvZaPwH7McoN59H0olB0s5Ikd0soWfleY45JrodN1Pv9RkJY3X9sYFWUwXPs08QyENI5Nz57S7nDiqNCC3a0M47rMBj4TNv5SQCAwpim6NeTjbkSNMEgNHksYHhTzM2LR4tpy8eYkyzSeiUpKtps+NkQzIjnYm1HRaIXrj9JVEzj8vxYOnxjlMaKs0iRdUL+yndYhiTDWMkfmiWzSh29nZyT8VXbaFtgCJe8X+XTMkMEVEe4/YA8fex74I0ks1FTVBoy6S2cuQ53kgkAguslsjcTqw/ZnbaG4MvcsqVxc2na9f0HR4KzbAuG1bb7PgmhLI1z2ecocpj+7E5dh4ZOiJnToTMmD7vKfoGJlwKCDgPe9SO5RwcPiCxYbBPnpNNpUBSFESRW7ljwJChGwMQvBzdy/qgnJC906pvARj/4KcRlMzgaBaKOayxeFhJTTwl2C2CekdXUb9wSi8DunIR0Uq5mY=", "url": "https://www.veripool.org/verilator/", "license": "LGPL", "arch": "aarch64", "builddate": "1749950520", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["git", "help2man", "python", "systemc"], "checkdepends": ["python-distro"]}