{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511827180299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511827180300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:59:40 2017 " "Processing started: Mon Nov 27 18:59:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511827180300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511827180300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g21_lab5 -c g21_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab5 -c g21_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511827180300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511827180869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_stack52 " "Found entity 1: g21_stack52" {  } { { "g21_stack52.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827180956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827180956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_pop_enable-g21_pop_enable_arch " "Found design unit 1: g21_pop_enable-g21_pop_enable_arch" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_pop_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181347 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_pop_enable " "Found entity 1: g21_pop_enable" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_pop_enable.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_lab2_rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_lab2_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_lab2_rom1-SYN " "Found design unit 1: g21_lab2_rom1-SYN" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_lab2_rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181354 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_lab2_rom1 " "Found entity 1: g21_lab2_rom1" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_lab2_rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux0.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181362 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181369 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181376 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nop_lpm_constant-SYN " "Found design unit 1: nop_lpm_constant-SYN" {  } { { "NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/NOP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181382 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOP_lpm_constant " "Found entity 1: NOP_lpm_constant" {  } { { "NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/NOP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_lpm_constant-SYN " "Found design unit 1: init_lpm_constant-SYN" {  } { { "INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/INIT_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181388 ""} { "Info" "ISGN_ENTITY_NAME" "1 INIT_lpm_constant " "Found entity 1: INIT_lpm_constant" {  } { { "INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/INIT_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pop_lpm_constant-SYN " "Found design unit 1: pop_lpm_constant-SYN" {  } { { "POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/POP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181392 ""} { "Info" "ISGN_ENTITY_NAME" "1 POP_lpm_constant " "Found entity 1: POP_lpm_constant" {  } { { "POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/POP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "push_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file push_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_lpm_constant-SYN " "Found design unit 1: push_lpm_constant-SYN" {  } { { "PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/PUSH_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181397 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUSH_lpm_constant " "Found entity 1: PUSH_lpm_constant" {  } { { "PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/PUSH_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select_lpm_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_select_lpm_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_select_lpm_mux-SYN " "Found design unit 1: mode_select_lpm_mux-SYN" {  } { { "MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/MODE_Select_lpm_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181403 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODE_Select_lpm_mux " "Found entity 1: MODE_Select_lpm_mux" {  } { { "MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/MODE_Select_lpm_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackcounter_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stackcounter_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stackcounter_lpm_counter-SYN " "Found design unit 1: stackcounter_lpm_counter-SYN" {  } { { "StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/StackCounter_lpm_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181408 ""} { "Info" "ISGN_ENTITY_NAME" "1 StackCounter_lpm_counter " "Found entity 1: StackCounter_lpm_counter" {  } { { "StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/StackCounter_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_comp7 " "Found entity 1: g21_comp7" {  } { { "g21_comp7.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a52_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a52_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a52_lpm_constant-SYN " "Found design unit 1: a52_lpm_constant-SYN" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/a52_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181418 ""} { "Info" "ISGN_ENTITY_NAME" "1 a52_lpm_constant " "Found entity 1: a52_lpm_constant" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/a52_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_spg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_spg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_SPG " "Found entity 1: g21_SPG" {  } { { "g21_SPG.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_SPG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spg_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_counter-SYN " "Found design unit 1: spg_lpm_counter-SYN" {  } { { "SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181427 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_counter " "Found entity 1: SPG_lpm_counter" {  } { { "SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spg_lpm_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_compare-SYN " "Found design unit 1: spg_lpm_compare-SYN" {  } { { "SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_compare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181432 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_compare " "Found entity 1: SPG_lpm_compare" {  } { { "SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/SPG_lpm_compare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181432 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "g21_test-bed.bdf " "Can't analyze file -- file g21_test-bed.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1511827181436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_7_segment_decoder-g21_7_segment_decoder_arch " "Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181442 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_7_segment_decoder " "Found entity 1: g21_7_segment_decoder" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_1bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_1bitAdder " "Found entity 1: g21_1bitAdder" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_1bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_adder " "Found entity 1: g21_adder" {  } { { "g21_adder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constantdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constantdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantdata-SYN " "Found design unit 1: lpm_constantdata-SYN" {  } { { "lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_constantdata.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181456 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantdata " "Found entity 1: lpm_constantdata" {  } { { "lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_constantdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_test_bed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_test_bed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_test_bed " "Found entity 1: g21_test_bed" {  } { { "g21_test_bed.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_test_bed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal1_lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal1_lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal1_lpm_compare0-SYN " "Found design unit 1: equal1_lpm_compare0-SYN" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Equal1_lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Equal1_lpm_compare0 " "Found entity 1: Equal1_lpm_compare0" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Equal1_lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_lpm_mux3-SYN " "Found design unit 1: test_lpm_mux3-SYN" {  } { { "TEST_lpm_mux3.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/TEST_lpm_mux3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181474 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_lpm_mux3 " "Found entity 1: TEST_lpm_mux3" {  } { { "TEST_lpm_mux3.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/TEST_lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181480 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_test_bed_lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_test_bed_lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_test_bed_lab4 " "Found entity 1: g21_test_bed_lab4" {  } { { "g21_test_bed_lab4.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_test_bed_lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181491 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 4/g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 4/g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules1-game_rules " "Found design unit 1: g21_rules1-game_rules" {  } { { "../Lab 4/g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181497 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules1 " "Found entity 1: g21_rules1" {  } { { "../Lab 4/g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_dealer_FSM-deal_machine " "Found design unit 1: g21_dealer_FSM-deal_machine" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_dealer_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181502 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_dealer_FSM " "Found entity 1: g21_dealer_FSM" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_dealer_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules-game_rules " "Found design unit 1: g21_rules-game_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181508 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules " "Found entity 1: g21_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_cardadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_cardadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_cardAdder-game_rules " "Found design unit 1: g21_cardAdder-game_rules" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181513 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_cardAdder " "Found entity 1: g21_cardAdder" {  } { { "g21_cardAdder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_cardAdder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deal_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deal_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deal_FSM-deal_machine " "Found design unit 1: Deal_FSM-deal_machine" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deal_FSM " "Found entity 1: Deal_FSM" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/count.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181523 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/count.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827181523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827181523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Deal_FSM " "Elaborating entity \"Deal_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511827182180 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rand_Enable Deal_FSM.vhd(28) " "VHDL Signal Declaration warning at Deal_FSM.vhd(28): used implicit default value for signal \"Rand_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511827182182 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dealer_Enable Deal_FSM.vhd(29) " "VHDL Signal Declaration warning at Deal_FSM.vhd(29): used implicit default value for signal \"Dealer_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511827182182 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Player_Enable Deal_FSM.vhd(30) " "VHDL Signal Declaration warning at Deal_FSM.vhd(30): used implicit default value for signal \"Player_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511827182182 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dealer_total Deal_FSM.vhd(80) " "VHDL Process Statement warning at Deal_FSM.vhd(80): signal \"Dealer_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player_total Deal_FSM.vhd(87) " "VHDL Process Statement warning at Deal_FSM.vhd(87): signal \"Player_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player_total Deal_FSM.vhd(107) " "VHDL Process Statement warning at Deal_FSM.vhd(107): signal \"Player_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player_total Deal_FSM.vhd(109) " "VHDL Process Statement warning at Deal_FSM.vhd(109): signal \"Player_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dealer_total Deal_FSM.vhd(116) " "VHDL Process Statement warning at Deal_FSM.vhd(116): signal \"Dealer_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dealer_total Deal_FSM.vhd(118) " "VHDL Process Statement warning at Deal_FSM.vhd(118): signal \"Dealer_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dealer_total Deal_FSM.vhd(120) " "VHDL Process Statement warning at Deal_FSM.vhd(120): signal \"Dealer_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dealer_high Deal_FSM.vhd(134) " "VHDL Process Statement warning at Deal_FSM.vhd(134): signal \"Dealer_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182183 "|Deal_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Player_high Deal_FSM.vhd(136) " "VHDL Process Statement warning at Deal_FSM.vhd(136): signal \"Player_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511827182184 "|Deal_FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Deal_FSM.vhd(53) " "VHDL Process Statement warning at Deal_FSM.vhd(53): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511827182184 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.compare Deal_FSM.vhd(53) " "Inferred latch for \"next_state.compare\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182185 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_win Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_win\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182185 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_win Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_win\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_test Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_test\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_test Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_test\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_en Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_en\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_en Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_en\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_play Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_play\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_fc Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_fc\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_fc Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_fc\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182186 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_play Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_play\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_card2 Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_card2\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_card1 Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_card1\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_card2 Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_card2\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_card1 Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_card1\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.player_wait Deal_FSM.vhd(53) " "Inferred latch for \"next_state.player_wait\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dealer_wait Deal_FSM.vhd(53) " "Inferred latch for \"next_state.dealer_wait\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ready Deal_FSM.vhd(53) " "Inferred latch for \"next_state.ready\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182187 "|Deal_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.waiting Deal_FSM.vhd(53) " "Inferred latch for \"next_state.waiting\" at Deal_FSM.vhd(53)" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511827182188 "|Deal_FSM"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp14 " "Found entity 1: altsyncram_mp14" {  } { { "db/altsyncram_mp14.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/altsyncram_mp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827182833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827182833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827182987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827182987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rbi " "Found entity 1: cntr_rbi" {  } { { "db/cntr_rbi.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_rbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511827183692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511827183692 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827183760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rand_Enable GND " "Pin \"Rand_Enable\" is stuck at GND" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511827184567 "|Deal_FSM|Rand_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dealer_Enable GND " "Pin \"Dealer_Enable\" is stuck at GND" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511827184567 "|Deal_FSM|Dealer_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "Player_Enable GND " "Pin \"Player_Enable\" is stuck at GND" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511827184567 "|Deal_FSM|Player_Enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511827184567 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511827184575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511827184590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511827184590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511827184640 "|Deal_FSM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511827184640 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 45 0 0 45 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 45 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1511827185346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511827185361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185361 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_legal " "No output dependent on input pin \"Dealer_legal\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_legal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INIT " "No output dependent on input pin \"INIT\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|INIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_high " "No output dependent on input pin \"Dealer_high\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_high"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_high " "No output dependent on input pin \"Player_high\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_high"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Request_Deal " "No output dependent on input pin \"Request_Deal\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Request_Deal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stop " "No output dependent on input pin \"Stop\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_legal " "No output dependent on input pin \"Player_legal\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_legal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[0\] " "No output dependent on input pin \"Player_total\[0\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[1\] " "No output dependent on input pin \"Player_total\[1\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[2\] " "No output dependent on input pin \"Player_total\[2\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[3\] " "No output dependent on input pin \"Player_total\[3\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[4\] " "No output dependent on input pin \"Player_total\[4\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Player_total\[5\] " "No output dependent on input pin \"Player_total\[5\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Player_total[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[5\] " "No output dependent on input pin \"Dealer_total\[5\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[4\] " "No output dependent on input pin \"Dealer_total\[4\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[3\] " "No output dependent on input pin \"Dealer_total\[3\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[2\] " "No output dependent on input pin \"Dealer_total\[2\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[0\] " "No output dependent on input pin \"Dealer_total\[0\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dealer_total\[1\] " "No output dependent on input pin \"Dealer_total\[1\]\"" {  } { { "Deal_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/Deal_FSM.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511827185501 "|Deal_FSM|Dealer_total[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511827185501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "784 " "Implemented 784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511827185505 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511827185505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "733 " "Implemented 733 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511827185505 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511827185505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511827185505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511827185566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:59:45 2017 " "Processing ended: Mon Nov 27 18:59:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511827185566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511827185566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511827185566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511827185566 ""}
