===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.9315 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.8653 (  8.1%)    4.8653 ( 14.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.8107 (  6.4%)    3.8107 ( 11.2%)    Parse modules
    1.0049 (  1.7%)    1.0049 (  3.0%)    Verify circuit
   49.8396 ( 83.2%)   25.1617 ( 74.2%)  'firrtl.circuit' Pipeline
    0.9556 (  1.6%)    0.9556 (  2.8%)    LowerFIRRTLAnnotations
    4.4550 (  7.4%)    2.4296 (  7.2%)    'firrtl.module' Pipeline
    1.4238 (  2.4%)    0.7731 (  2.3%)      DropName
    3.0311 (  5.1%)    1.6564 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.2006 (  0.3%)    0.1085 (  0.3%)    'firrtl.module' Pipeline
    0.2005 (  0.3%)    0.1085 (  0.3%)      LowerCHIRRTLPass
    0.3431 (  0.6%)    0.3431 (  1.0%)    InferWidths
    0.9476 (  1.6%)    0.9476 (  2.8%)    MemToRegOfVec
    1.6163 (  2.7%)    1.6163 (  4.8%)    InferResets
    0.1922 (  0.3%)    0.1922 (  0.6%)      (A) circt::firrtl::InstanceGraph
    0.2882 (  0.5%)    0.2882 (  0.8%)    WireDFT
    1.5161 (  2.5%)    1.5161 (  4.5%)    LowerFIRRTLTypes
    6.5406 ( 10.9%)    3.5798 ( 10.6%)    'firrtl.module' Pipeline
    4.9687 (  8.3%)    2.6711 (  7.9%)      ExpandWhens
    1.5709 (  2.6%)    0.9082 (  2.7%)      SFCCompat
    1.6373 (  2.7%)    1.6373 (  4.8%)    CheckCombCycles
    0.3585 (  0.6%)    0.3585 (  1.1%)      (A) circt::firrtl::InstanceGraph
    9.4285 ( 15.7%)    5.1774 ( 15.3%)    'firrtl.module' Pipeline
    8.9192 ( 14.9%)    4.8968 ( 14.4%)      Canonicalizer
    0.5091 (  0.8%)    0.2805 (  0.8%)      InferReadWrite
    0.2430 (  0.4%)    0.2430 (  0.7%)    PrefixModules
    0.0932 (  0.2%)    0.0932 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.5505 (  0.9%)    0.5505 (  1.6%)    Inliner
    1.2452 (  2.1%)    1.2452 (  3.7%)    IMConstProp
    0.0960 (  0.2%)    0.0960 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0819 (  0.1%)    0.0819 (  0.2%)    AddSeqMemPorts
    0.0818 (  0.1%)    0.0818 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2727 (  0.5%)    0.2727 (  0.8%)    CreateSiFiveMetadata
    0.0403 (  0.1%)    0.0403 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.0533 (  6.8%)    2.0977 (  6.2%)    'firrtl.module' Pipeline
    0.3600 (  0.6%)    0.1882 (  0.6%)      DropName
    3.6932 (  6.2%)    1.9095 (  5.6%)      Canonicalizer
    0.7486 (  1.2%)    0.7486 (  2.2%)    IMDeadCodeElim
    0.0815 (  0.1%)    0.0815 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.7116 (  1.2%)    0.7116 (  2.1%)  LowerFIRRTLToHW
    0.0454 (  0.1%)    0.0454 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.1752 (  0.3%)    0.1752 (  0.5%)  LowerSeqToSV
    0.6523 (  1.1%)    0.6523 (  1.9%)  HWMemSimImpl
    1.0542 (  1.8%)    0.6926 (  2.0%)  'hw.module' Pipeline
    0.3825 (  0.6%)    0.2524 (  0.7%)    CSE
    0.0064 (  0.0%)    0.0033 (  0.0%)      (A) DominanceInfo
    0.3816 (  0.6%)    0.2656 (  0.8%)    Canonicalizer
    0.1727 (  0.3%)    0.1147 (  0.3%)    CSE
    0.0051 (  0.0%)    0.0027 (  0.0%)      (A) DominanceInfo
    0.0661 (  0.1%)    0.0340 (  0.1%)    HWCleanup
    0.2366 (  0.4%)    0.1384 (  0.4%)  'hw.module' Pipeline
    0.0388 (  0.1%)    0.0213 (  0.1%)    HWLegalizeModules
    0.1562 (  0.3%)    0.0957 (  0.3%)    PrettifyVerilog
    0.2587 (  0.4%)    0.2587 (  0.8%)  StripDebugInfoWithPred
    1.1357 (  1.9%)    1.1357 (  3.3%)  ExportVerilog
    0.0094 (  0.0%)    0.0094 (  0.0%)  Rest
   59.9002 (100.0%)   33.9315 (100.0%)  Total

{
  totalTime: 33.982,
  maxMemory: 1076584448
}
