--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fp_adder_test.twx fp_adder_test.ncd -o fp_adder_test.twr
fp_adder_test.pcf -ucf x9.ucf

Design file:              fp_adder_test.ncd
Physical constraint file: fp_adder_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_17 (SLICE_X18Y54.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X18Y50.A5      net (fanout=1)        0.405   disp_unit/q_reg<0>
    SLICE_X18Y50.COUT    Topcya                0.472   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.307   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.528ns logic, 0.417ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X18Y51.A5      net (fanout=1)        0.405   disp_unit/q_reg<4>
    SLICE_X18Y51.COUT    Topcya                0.472   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.307   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (1.437ns logic, 0.414ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.DQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X18Y50.D5      net (fanout=1)        0.460   disp_unit/q_reg<3>
    SLICE_X18Y50.COUT    Topcyd                0.290   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.307   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (1.346ns logic, 0.472ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_16 (SLICE_X18Y54.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X18Y50.A5      net (fanout=1)        0.405   disp_unit/q_reg<0>
    SLICE_X18Y50.COUT    Topcya                0.472   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.240   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.461ns logic, 0.417ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X18Y51.A5      net (fanout=1)        0.405   disp_unit/q_reg<4>
    SLICE_X18Y51.COUT    Topcya                0.472   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.240   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.370ns logic, 0.414ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.751ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.DQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X18Y50.D5      net (fanout=1)        0.460   disp_unit/q_reg<3>
    SLICE_X18Y50.COUT    Topcyd                0.290   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.COUT    Tbyp                  0.091   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X18Y54.CLK     Tcinck                0.240   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (1.279ns logic, 0.472ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_14 (SLICE_X18Y53.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     38.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X18Y50.A5      net (fanout=1)        0.405   disp_unit/q_reg<0>
    SLICE_X18Y50.COUT    Topcya                0.472   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (1.449ns logic, 0.414ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X18Y51.A5      net (fanout=1)        0.405   disp_unit/q_reg<4>
    SLICE_X18Y51.COUT    Topcya                0.472   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (1.358ns logic, 0.411ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.DQ      Tcko                  0.476   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X18Y50.D5      net (fanout=1)        0.460   disp_unit/q_reg<3>
    SLICE_X18Y50.COUT    Topcyd                0.290   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.736ns (1.267ns logic, 0.469ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_1 (SLICE_X18Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_1 (FF)
  Destination:          disp_unit/q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_1 to disp_unit/q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.BQ      Tcko                  0.200   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_1
    SLICE_X18Y50.B5      net (fanout=1)        0.071   disp_unit/q_reg<1>
    SLICE_X18Y50.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<1>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
                                                       disp_unit/q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_5 (SLICE_X18Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_5 (FF)
  Destination:          disp_unit/q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_5 to disp_unit/q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.BQ      Tcko                  0.200   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_5
    SLICE_X18Y51.B5      net (fanout=1)        0.071   disp_unit/q_reg<5>
    SLICE_X18Y51.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<5>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
                                                       disp_unit/q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_9 (SLICE_X18Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_9 (FF)
  Destination:          disp_unit/q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_9 to disp_unit/q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.BQ      Tcko                  0.200   disp_unit/q_reg<11>
                                                       disp_unit/q_reg_9
    SLICE_X18Y52.B5      net (fanout=1)        0.071   disp_unit/q_reg<9>
    SLICE_X18Y52.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<11>
                                                       disp_unit/q_reg<9>_rt
                                                       disp_unit/Mcount_q_reg_cy<11>
                                                       disp_unit/q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_0/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.525ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_1/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171 paths, 0 nets, and 28 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May  4 01:53:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



