Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


<<<<<<< HEAD
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
=======
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
>>>>>>> r1/cam_160x120_to_640x480
 
--> 
Parameter xsthdpdir set to xst


<<<<<<< HEAD
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
=======
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
>>>>>>> r1/cam_160x120_to_640x480
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
<<<<<<< HEAD
<<<<<<< HEAD
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd" in Library work.
Architecture behavioral of Entity clk25gen is up to date.
=======
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd" in Library work.
Architecture archrdff1 of Entity rdff1 is up to date.
Architecture archrdff1b of Entity rdff1b is up to date.
Architecture archrdff of Entity rdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd" in Library work.
Architecture archpdff1 of Entity pdff1 is up to date.
Architecture archpdff2 of Entity pdff2 is up to date.
Architecture archpdff of Entity pdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd" in Library work.
Architecture a2 of Entity clockmux_old is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" in Library work.
Architecture archarbiter of Entity arbiter is up to date.
>>>>>>> r1/cam_160x120_to_640x480
=======
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/p_package.vhd" in Library work.
Architecture st7735r_p_package of Entity st7735r_p_package is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/p_screen.vhd" in Library work.
Architecture st7735r_p_screen of Entity st7735r_p_screen is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/my_spi.vhd" in Library work.
Architecture behavioral of Entity my_spi is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/st7735_initialize.vhd" in Library work.
Architecture behavioral of Entity st7735r_initialize is up to date.
>>>>>>> r1/cc_spi_wo_dcm
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
<<<<<<< HEAD
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Entity <vga_imagegenerator> compiled.
Entity <vga_imagegenerator> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
=======
>>>>>>> r1/cc_spi_wo_dcm
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_FE_WAIT_BITS = 24
	G_PB_BITS = 24
<<<<<<< HEAD
<<<<<<< HEAD

Analyzing hierarchy for entity <clk25gen> in library <work> (architecture <behavioral>).
=======
	G_WAIT1 = 24

Analyzing hierarchy for entity <clockmux_old> in library <work> (architecture <a2>).

Analyzing hierarchy for entity <arbiter> in library <work> (architecture <archarbiter>).
>>>>>>> r1/cam_160x120_to_640x480
=======
	G_WAIT1 = 20
	SPI_SPEED_MODE = 8

Analyzing hierarchy for entity <my_spi> in library <work> (architecture <behavioral>) with generics.
	C_CLOCK_COUNTER = 8

Analyzing hierarchy for entity <st7735r_initialize> in library <work> (architecture <behavioral>) with generics.
	C_CLOCK_COUNTER = 8
>>>>>>> r1/cc_spi_wo_dcm

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
<<<<<<< HEAD
	ADDRESS1 = 15
	BITS = 16
	PIXELS = 19200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 15
	PIXELS = 19200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>) with generics.
	BITS = 16

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).
=======
	PIXELS = 19200
>>>>>>> r1/cc_spi_wo_dcm

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 24

Analyzing hierarchy for entity <rdff1b> in library <work> (architecture <archrdff1b>).

Analyzing hierarchy for entity <rdff1> in library <work> (architecture <archrdff1>).

Analyzing hierarchy for entity <pdff1> in library <work> (architecture <archpdff1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_FE_WAIT_BITS = 24
	G_PB_BITS = 24
<<<<<<< HEAD
<<<<<<< HEAD
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 226: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 234: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 242: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 250: Instantiating black box module <frame_buffer>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clk25gen> in library <work> (Architecture <behavioral>).
Entity <clk25gen> analyzed. Unit <clk25gen> generated.
=======
	G_WAIT1 = 24
    Set user-defined property "IOB =  TRUE" for signal <vga_o_clk25> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <vga_o_hsync> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <vga_o_vsync> in unit <Top>.
    Set user-defined property "IOB =  TRUE" for signal <vga_o_rgb> in unit <Top>.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 52: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 54: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 55: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 384: Instantiating black box module <frame_buffer>.
=======
	G_WAIT1 = 20
	SPI_SPEED_MODE = 8
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 810: Instantiating black box module <frame_buffer>.
>>>>>>> r1/cc_spi_wo_dcm
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk4> in unit <Top>.
<<<<<<< HEAD
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <vga_bufg> in unit <Top>.
=======
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <xcam_bufa> in unit <Top>.
>>>>>>> r1/cc_spi_wo_dcm
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf4a> in unit <Top>.
<<<<<<< HEAD
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clockmux_old> in library <work> (Architecture <a2>).
Entity <clockmux_old> analyzed. Unit <clockmux_old> generated.

Analyzing Entity <rdff1b> in library <work> (Architecture <archrdff1b>).
Entity <rdff1b> analyzed. Unit <rdff1b> generated.

Analyzing Entity <arbiter> in library <work> (Architecture <archarbiter>).
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 16: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <arbiter> analyzed. Unit <arbiter> generated.

Analyzing Entity <rdff1> in library <work> (Architecture <archrdff1>).
Entity <rdff1> analyzed. Unit <rdff1> generated.

Analyzing Entity <pdff1> in library <work> (Architecture <archpdff1>).
Entity <pdff1> analyzed. Unit <pdff1> generated.
>>>>>>> r1/cam_160x120_to_640x480
=======
INFO:Xst:2679 - Register <initialize_color> in unit <Top> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing generic Entity <my_spi> in library <work> (Architecture <behavioral>).
	C_CLOCK_COUNTER = 8
Entity <my_spi> analyzed. Unit <my_spi> generated.

Analyzing generic Entity <st7735r_initialize> in library <work> (Architecture <behavioral>).
	C_CLOCK_COUNTER = 8
Entity <st7735r_initialize> analyzed. Unit <st7735r_initialize> generated.
>>>>>>> r1/cc_spi_wo_dcm

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
<<<<<<< HEAD
	ADDRESS1 = 15
	BITS = 16
=======
>>>>>>> r1/cc_spi_wo_dcm
	PIXELS = 19200
INFO:Xst:1561 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 82: Mux is complete : default of case is discarded
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

<<<<<<< HEAD
Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 15
	PIXELS = 19200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing generic Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
	BITS = 16
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

=======
>>>>>>> r1/cc_spi_wo_dcm
Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 24
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

<<<<<<< HEAD
Synthesizing Unit <clk25gen>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd".
    Found 1-bit register for signal <clkbuf>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk25gen> synthesized.
=======
Synthesizing Unit <my_spi>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/my_spi.vhd".
    Found 1-bit register for signal <ck>.
    Found 3-bit register for signal <clock_counter>.
    Found 3-bit adder for signal <clock_counter$addsub0000> created at line 71.
    Found 1-bit register for signal <clock_data>.
    Found 1-bit register for signal <clock_divider>.
    Found 1-bit register for signal <d<0>>.
    Found 3-bit register for signal <data_index>.
    Found 3-bit adder for signal <data_index$addsub0000> created at line 103.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <my_spi> synthesized.


Synthesizing Unit <st7735r_initialize>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/st7735_initialize.vhd".
    Found 166x8-bit ROM for signal <data_byte$rom0000> created at line 195.
    Found 22x8-bit ROM for signal <data_byte$rom0001> created at line 317.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 40                                             |
    | Transitions        | 78                                             |
    | Inputs             | 11                                             |
    | Outputs            | 40                                             |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <$mux0000>.
    Using one-hot encoding for signal <$mux0001>.
    Found 21x6-bit ROM for signal <$mux0001> created at line 319.
    Found 165x43-bit ROM for signal <$mux0000> created at line 197.
    Found 1-bit register for signal <cs>.
    Found 8-bit register for signal <data_byte>.
    Found 16-bit register for signal <data_index>.
    Found 16-bit adder for signal <data_index$share0000> created at line 105.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <initialized>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <rs>.
    Found 26-bit register for signal <w0_index>.
    Found 26-bit adder for signal <w0_index$share0000> created at line 105.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred  55 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <st7735r_initialize> synthesized.
>>>>>>> r1/cc_spi_wo_dcm


Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


<<<<<<< HEAD
Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$addsub0000> created at line 33.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:1780 - Signal <o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <RGB_out>.
    Found 4-bit register for signal <c>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 8-bit register for signal <d3>.
    Found 8-bit register for signal <d4>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <ph> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 101 is never reached in FSM <state0>.
    Found finite state machine <FSM_0> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_vga                   (rising_edge)        |
=======
Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 70.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <row<0>>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


<<<<<<< HEAD
Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk25                     (rising_edge)        |
>>>>>>> r1/cam_160x120_to_640x480
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
<<<<<<< HEAD
    Found finite state machine <FSM_1> for signal <state>.
=======
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$share0000> created at line 181.
    Found 8-bit register for signal <count1>.
    Found 8-bit adder for signal <count1$addsub0000>.
    Found 6-bit register for signal <count2>.
    Found 6-bit adder for signal <count2$addsub0000>.
    Found 15-bit register for signal <va>.
    Found 15-bit adder for signal <va$add0000> created at line 194.
    Found 15-bit subtractor for signal <va$addsub0000> created at line 194.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <vcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v120> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tvPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <thPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <display_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100 is never reached in FSM <state0>.
INFO:Xst:1799 - State 011 is never reached in FSM <state0>.
INFO:Xst:1799 - State 101 is never reached in FSM <state0>.
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
>>>>>>> r1/cam_160x120_to_640x480
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
<<<<<<< HEAD
    | Outputs            | 1                                              |
    | Clock              | clk_vga                   (rising_edge)        |
=======
    | Outputs            | 3                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
>>>>>>> r1/cam_160x120_to_640x480
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
<<<<<<< HEAD
    Found 1-bit register for signal <activeArea1>.
    Found 1-bit register for signal <activeArea2>.
    Found 1-bit register for signal <activeArea3>.
    Found 1-bit register for signal <activeArea4>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$addsub0000> created at line 160.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 64.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 64.
    Found 10-bit up counter for signal <hcnt>.
    Found 1-bit register for signal <pv>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 76.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 76.
    Found 1-bit register for signal <v120>.
    Found 10-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
=======
    Found finite state machine <FSM_3> for signal <stateh>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <statev>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeh>.
    Found 6-bit up counter for signal <bph>.
    Found 15-bit up counter for signal <bpv>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$share0000> created at line 159.
    Found 6-bit register for signal <counter2>.
    Found 6-bit adder for signal <counter2$addsub0000> created at line 180.
    Found 10-bit up counter for signal <disph>.
    Found 19-bit up counter for signal <dispv>.
    Found 4-bit up counter for signal <fph>.
    Found 13-bit up counter for signal <fpv>.
    Found 1-bit register for signal <h>.
    Found 10-bit register for signal <hPos>.
    Found 10-bit adder for signal <hPos$addsub0000>.
    Found 19-bit register for signal <i>.
    Found 19-bit adder for signal <i$share0000> created at line 114.
    Found 1-bit register for signal <ph>.
    Found 1-bit register for signal <pv>.
    Found 7-bit up counter for signal <pwh>.
    Found 11-bit up counter for signal <pwv>.
    Found 1-bit register for signal <tactiveArea1>.
    Found 1-bit register for signal <v>.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator greatequal for signal <videoOn$cmp_ge0000> created at line 524.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0000> created at line 524.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0001> created at line 524.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   9 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
>>>>>>> r1/cam_160x120_to_640x480
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
<<<<<<< HEAD
    Found 57x16-bit ROM for signal <cmd_reg$rom0000> created at line 102.
=======
Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 47x16-bit ROM for signal <cmd_reg$rom0000> created at line 146.
>>>>>>> r1/cc_spi_wo_dcm
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit register for signal <sequence>.
    Found 6-bit adder for signal <sequence$addsub0000> created at line 99.
=======
    Found 73x16-bit ROM for signal <cmd_reg$rom0000> created at line 171.
    Found 16-bit register for signal <cmd_reg>.
    Found 7-bit up counter for signal <sequence>.
>>>>>>> r1/cam_160x120_to_640x480
    Summary:
	inferred   1 ROM(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 24-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


<<<<<<< HEAD
Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
    Found finite state machine <FSM_2> for signal <row>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | pclk                      (rising_edge)        |
    | Clock enable       | row$not0000               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 81.
    Found 6-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 7-bit register for signal <href_last>.
    Found 3-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.
=======
Synthesizing Unit <rdff1b>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <qb>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rdff1b> synthesized.


Synthesizing Unit <rdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rdff1> synthesized.


Synthesizing Unit <pdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pdff1> synthesized.


Synthesizing Unit <clockmux_old>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd".
WARNING:Xst:1780 - Signal <t2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clockn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <clockp<3:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <clockmux_old> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd".
WARNING:Xst:1780 - Signal <activityin8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <arbiter> synthesized.
>>>>>>> r1/cam_160x120_to_640x480


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
<<<<<<< HEAD
<<<<<<< HEAD
    Found finite state machine <FSM_3> for signal <state>.
=======
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdcm1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
=======
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <o_jc<7:4>> is never assigned.
WARNING:Xst:1780 - Signal <wren4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_hsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
>>>>>>> r1/cc_spi_wo_dcm
WARNING:Xst:1780 - Signal <ov7670_pclk4buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk1buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
<<<<<<< HEAD
WARNING:Xst:646 - Signal <collision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
=======
WARNING:Xst:646 - Signal <initialize_cs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
>>>>>>> r1/cc_spi_wo_dcm
WARNING:Xst:1780 - Signal <clock6b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
<<<<<<< HEAD
WARNING:Xst:1780 - Signal <clock2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk50buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carrier> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state>.
>>>>>>> r1/cam_160x120_to_640x480
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | cc                        (rising_edge)        |
=======
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk50buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 53                                             |
    | Transitions        | 95                                             |
    | Inputs             | 5                                              |
    | Outputs            | 53                                             |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clkcambuf                 (rising_edge)        |
>>>>>>> r1/cc_spi_wo_dcm
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
<<<<<<< HEAD
    Found 1-bit register for signal <vga_o_hsync>.
    Found 1-bit register for signal <vga_o_vsync>.
    Found 16-bit register for signal <vga_o_rgb>.
=======
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
>>>>>>> r1/cc_spi_wo_dcm
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
<<<<<<< HEAD
<<<<<<< HEAD
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <send>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
=======
    Found 1-bit register for signal <cc>.
    Found 1-bit register for signal <cc4>.
    Found 1-bit register for signal <clk25>.
=======
>>>>>>> r1/cc_spi_wo_dcm
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <done_pixels>.
    Found 1-bit register for signal <initialize_run>.
    Found 1-bit register for signal <pstop_capture>.
    Found 1-bit register for signal <pvs>.
    Found 15-bit register for signal <rd_a1>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <resetdcm>.
    Found 1-bit register for signal <send>.
<<<<<<< HEAD
    Found 3-bit up counter for signal <vmax>.
    Found 1-bit register for signal <vmax0<0>>.
    Found 24-bit register for signal <w4dcmcnt>.
    Found 24-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
>>>>>>> r1/cam_160x120_to_640x480
=======
    Found 1-bit register for signal <send_pixels>.
    Found 1-bit register for signal <spi_data>.
    Found 8-bit register for signal <spi_data_byte_data>.
    Found 1-bit register for signal <spi_enable_data>.
    Found 1-bit register for signal <spi_rs_data>.
    Found 1-bit register for signal <stop_capture>.
    Found 3-bit register for signal <w0_index>.
    Found 3-bit adder for signal <w0_index$addsub0000>.
    Found 15-bit register for signal <w1_index>.
    Found 15-bit adder for signal <w1_index$addsub0000> created at line 752.
    Found 20-bit register for signal <w4dcmcnt>.
    Found 20-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  91 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
>>>>>>> r1/cc_spi_wo_dcm
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
# ROMs                                                 : 1
<<<<<<< HEAD
 57x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 15-bit adder                                          : 8
 6-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
=======
# ROMs                                                 : 5
 165x43-bit ROM                                        : 1
 166x8-bit ROM                                         : 1
 21x6-bit ROM                                          : 1
 22x8-bit ROM                                          : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 13-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 3
# Counters                                             : 4
 20-bit up counter                                     : 1
>>>>>>> r1/cc_spi_wo_dcm
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
<<<<<<< HEAD
# Registers                                            : 65
 1-bit register                                        : 34
 10-bit register                                       : 1
 15-bit register                                       : 8
 16-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 2
 4-bit register                                        : 1
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 5
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
=======
 73x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 79
 1-bit register                                        : 63
 10-bit register                                       : 2
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 2
 19-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 2
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
=======
# Registers                                            : 49
 1-bit register                                        : 32
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 3
 20-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 2
 8-bit register                                        : 3
>>>>>>> r1/cc_spi_wo_dcm
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
>>>>>>> r1/cam_160x120_to_640x480
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

<<<<<<< HEAD
<<<<<<< HEAD
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_ov7670capt1/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt2/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt3/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt4/row/FSM> on signal <row[1:2]> with gray encoding.
=======
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000010000
 0011  | 000000000100
 0100  | 000000001000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <inst_vgatiming/statev/FSM> on signal <statev[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <inst_vgatiming/stateh/FSM> on signal <stateh[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 110
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
>>>>>>> r1/cam_160x120_to_640x480
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_addrgen1/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | unreached
=======
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
>>>>>>> r1/cc_spi_wo_dcm
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state1/FSM> on signal <state1[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 000000000000001
 0001  | 000000000000010
 0010  | 000100000000000
 0011  | 000000000000100
 0100  | 000000000001000
 0101  | 000000000010000
 0110  | 000000000100000
 0111  | 000000001000000
 1000  | 000000010000000
 1001  | 000000100000000
 1010  | 000001000000000
 1011  | 000010000000000
 1100  | 001000000000000
 1101  | 010000000000000
 1110  | 100000000000000
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state0/FSM> on signal <state0[1:53]> with one-hot encoding.
-----------------------------------------------------------------
 State  | Encoding
-----------------------------------------------------------------
 000000 | 00000000000000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000000000000010
 000010 | 00000000000000000000000000000000000000000000000000100
 000011 | 00000000000000000000000000000000000000000000000001000
 000100 | 00000000000000000000000000000000000000000000000010000
 000101 | 00000000000000000000000000000000000000000000000100000
 000110 | 00000000000000000000000000000000000000000000001000000
 000111 | 00000000000000000000000000000000000000000000010000000
 001000 | 00000000000000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000000000000000100000000000
 001100 | 00000000000000000000000000000000000000001000000000000
 001101 | 00000000000000000000000000000000000000010000000000000
 001110 | 00000000000000000000000000000000000000100000000000000
 001111 | 00000000000000000000000000000000000001000000000000000
 010000 | 00000000000000000000000000000000000010000000000000000
 010001 | 00000000000000000000000000000000000100000000000000000
 010010 | 00000000000000000000000000000000001000000000000000000
 010011 | 00000000000000000000000000000000010000000000000000000
 010100 | 00000000000000000000000000000000100000000000000000000
 010101 | 00000000000000000000000000000001000000000000000000000
 010110 | 00000000000000000000000000000010000000000000000000000
 010111 | 00000000000000000000000000000100000000000000000000000
 011000 | 00000000000000000000000000001000000000000000000000000
 011001 | 00000000000000000000000000010000000000000000000000000
 011010 | 00000000000000000000000000100000000000000000000000000
 011011 | 00000000000000000000000001000000000000000000000000000
 011100 | 00000000000000000000000010000000000000000000000000000
 011101 | 00000000000000000000000100000000000000000000000000000
 011110 | 00000000000000000000001000000000000000000000000000000
 011111 | 00000000000000000000010000000000000000000000000000000
 100000 | 00000000000000000000100000000000000000000000000000000
 100001 | 00000000000000000001000000000000000000000000000000000
 100010 | 00000000000000000010000000000000000000000000000000000
 100011 | 00000000000000000100000000000000000000000000000000000
 100100 | 00000000000000001000000000000000000000000000000000000
 100101 | 00000000000000010000000000000000000000000000000000000
 100110 | 00000000000000100000000000000000000000000000000000000
 100111 | 00000000000001000000000000000000000000000000000000000
 101000 | 00000000000010000000000000000000000000000000000000000
 101001 | 00000000000100000000000000000000000000000000000000000
 101010 | 00000000001000000000000000000000000000000000000000000
 101011 | 00000000010000000000000000000000000000000000000000000
 101100 | 00000000100000000000000000000000000000000000000000000
 101101 | 00000001000000000000000000000000000000000000000000000
 101110 | 00000010000000000000000000000000000000000000000000000
 101111 | 00000100000000000000000000000000000000000000000000000
 110000 | 00001000000000000000000000000000000000000000000000000
 110001 | 00010000000000000000000000000000000000000000000000000
 110010 | 00100000000000000000000000000000000000000000000000000
 110011 | 01000000000000000000000000000000000000000000000000000
 110100 | 10000000000000000000000000000000000000000000000000000
-----------------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c1/state/FSM> on signal <state[1:40]> with one-hot encoding.
----------------------------------------------------------------
 State              | Encoding
----------------------------------------------------------------
 idle               | 0000000000000000000000000000000000000001
 smallwait0         | 0000000000000000000000000000000000000010
 smallwait1         | 0000000000000000000000000000000000000100
 smallwait2         | 0000000000000000000000000000000000001000
 swreset            | 0000000000000000000000000000000000010000
 initwait0          | 0000000000000000000000000000000000100000
 initwait0a         | 0000000000000000000000000000000001000000
 slpout             | 0000000000000000000000000000000010000000
 initwait1          | 0000000000000000000000000000000100000000
 initwait1a         | 0000000000000000000000000000001000000000
 start              | 0000000000000000000000000000010000000000
 check_index        | 0000000000000000000000000000100000000000
 initwait4          | 0000000000000000000000000001000000000000
 wait0              | 0000000000000000000000000010000000000000
 wait1              | 0000000000000000000000000100000000000000
 initwait4a         | 0000000000000000000000001000000000000000
 noron              | 0000000000000000000000010000000000000000
 initwait2          | 0000000000000000000000100000000000000000
 initwait2a         | 0000000000000000000001000000000000000000
 dispon             | 0000000000000000000010000000000000000000
 initwait3          | 0000000000000000000100000000000000000000
 initwait3a         | 0000000000000000001000000000000000000000
 csup               | 0000000000000000010000000000000000000000
 bsinitwait         | 0000000000000000100000000000000000000000
 bsstart            | 0000000000000001000000000000000000000000
 bs_check_index     | 0000000000000010000000000000000000000000
 bswaitdata0        | 0000000000000100000000000000000000000000
 bswait0            | 0000000000001000000000000000000000000000
 bswait1            | 0000000000010000000000000000000000000000
 bswaitdata0a       | 0000000000100000000000000000000000000000
 bsfillbytel        | 0000000001000000000000000000000000000000
 bsfillbytelwait0   | 0000000010000000000000000000000000000000
 bsfillbytelwait0a  | 0000000100000000000000000000000000000000
 bsfillbyteh        | 0000001000000000000000000000000000000000
 bsfillbytehwait0   | 0000010000000000000000000000000000000000
 bsfillbytehwait0a  | 0000100000000000000000000000000000000000
 bsfill_check_index | 0001000000000000000000000000000000000000
 bscsup             | 0010000000000000000000000000000000000000
 bsfillwait0        | 0100000000000000000000000000000000000000
 bsfillwait1        | 1000000000000000000000000000000000000000
----------------------------------------------------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
<<<<<<< HEAD
<<<<<<< HEAD
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer2>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer3>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer4>.
INFO:Xst:2261 - The FF/Latch <d1_0> in Unit <inst_imagegen> is equivalent to the following 19 FFs/Latches, which will be removed : <d1_2> <d1_3> <d1_5> <d1_6> <d4_0> <d4_2> <d4_3> <d4_5> <d4_6> <d2_0> <d2_2> <d2_3> <d2_5> <d2_6> <d3_0> <d3_2> <d3_3> <d3_5> <d3_6> 
WARNING:Xst:1710 - FF/Latch <d1_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
=======
WARNING:Xst:1290 - Hierarchical block <u10> is unconnected in block <u2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u11> is unconnected in block <u2>.
   It will be removed from the design.
>>>>>>> r1/cam_160x120_to_640x480
=======
>>>>>>> r1/cc_spi_wo_dcm

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
<<<<<<< HEAD
# FSMs                                                 : 4
# ROMs                                                 : 1
 57x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 15-bit adder                                          : 8
 6-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
=======
# FSMs                                                 : 4
# ROMs                                                 : 5
 165x43-bit ROM                                        : 1
 166x8-bit ROM                                         : 1
 21x6-bit ROM                                          : 1
 22x8-bit ROM                                          : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 13-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 3
# Counters                                             : 4
 20-bit up counter                                     : 1
>>>>>>> r1/cc_spi_wo_dcm
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
<<<<<<< HEAD
# Registers                                            : 358
 Flip-Flops                                            : 358
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
=======
# FSMs                                                 : 6
# ROMs                                                 : 1
 73x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 24-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 288
 Flip-Flops                                            : 288
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
=======
# Registers                                            : 281
 Flip-Flops                                            : 281
>>>>>>> r1/cc_spi_wo_dcm
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
>>>>>>> r1/cam_160x120_to_640x480

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
<<<<<<< HEAD
WARNING:Xst:1710 - FF/Latch <d3_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
=======
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
<<<<<<< HEAD
>>>>>>> r1/cam_160x120_to_640x480
=======
INFO:Xst:1901 - Instance DCM_xcam in unit Top of type DCM has been replaced by DCM_SP
>>>>>>> r1/cc_spi_wo_dcm
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

<<<<<<< HEAD
Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...
=======
Optimizing unit <my_spi> ...

Optimizing unit <st7735r_initialize> ...

Optimizing unit <ov7670_capture> ...
>>>>>>> r1/cc_spi_wo_dcm

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...
WARNING:Xst:2677 - Node <c1/cs> of sequential type is unconnected in block <Top>.

<<<<<<< HEAD
Optimizing unit <ov7670_capture> ...

Mapping all equations...
Building and optimizing final netlist ...
<<<<<<< HEAD
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 4.
FlipFlop Registers/sequence_0 has been replicated 1 time(s)
FlipFlop Registers/sequence_1 has been replicated 1 time(s)
FlipFlop Registers/sequence_2 has been replicated 1 time(s)
FlipFlop SCCB/busy_sr_31 has been replicated 1 time(s)
FlipFlop inst_ov7670capt1/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt1/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt2/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt2/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt3/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt3/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt4/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt4/latched_vsync connected to a primary input has been replicated
=======
Optimizing unit <clockmux_old> ...

Optimizing unit <arbiter> ...
WARNING:Xst:2677 - Node <u2/u10/q> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <u2/u11/q> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.
>>>>>>> r1/cam_160x120_to_640x480
=======
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.
INFO:Xst:2261 - The FF/Latch <SCCB/data_sr_1> in Unit <Top> is equivalent to the following 26 FFs/Latches, which will be removed : <SCCB/busy_sr_28_BRB0> <SCCB/busy_sr_27_BRB0> <SCCB/busy_sr_26_BRB0> <SCCB/busy_sr_25_BRB0> <SCCB/busy_sr_24_BRB0> <SCCB/busy_sr_23_BRB0> <SCCB/busy_sr_22_BRB0> <SCCB/busy_sr_21_BRB0> <SCCB/busy_sr_20_BRB0> <SCCB/busy_sr_19_BRB0> <SCCB/busy_sr_18_BRB0> <SCCB/busy_sr_17_BRB0> <SCCB/busy_sr_16_BRB0> <SCCB/busy_sr_15_BRB0> <SCCB/busy_sr_14_BRB0> <SCCB/busy_sr_13_BRB0> <SCCB/busy_sr_12_BRB0> <SCCB/busy_sr_11_BRB0> <SCCB/busy_sr_10_BRB0> <SCCB/busy_sr_9_BRB0> <SCCB/busy_sr_8_BRB0> <SCCB/busy_sr_7_BRB0> <SCCB/busy_sr_6_BRB0> <SCCB/busy_sr_5_BRB0> <SCCB/busy_sr_4_BRB0> <SCCB/busy_sr_3_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <Top> :
	Register(s) SCCB/busy_sr_10 has(ve) been backward balanced into : SCCB/busy_sr_10_BRB1 .
	Register(s) SCCB/busy_sr_11 has(ve) been backward balanced into : SCCB/busy_sr_11_BRB2.
	Register(s) SCCB/busy_sr_12 has(ve) been backward balanced into : SCCB/busy_sr_12_BRB2.
	Register(s) SCCB/busy_sr_13 has(ve) been backward balanced into : SCCB/busy_sr_13_BRB2.
	Register(s) SCCB/busy_sr_14 has(ve) been backward balanced into : SCCB/busy_sr_14_BRB2.
	Register(s) SCCB/busy_sr_15 has(ve) been backward balanced into : SCCB/busy_sr_15_BRB2.
	Register(s) SCCB/busy_sr_16 has(ve) been backward balanced into : SCCB/busy_sr_16_BRB2.
	Register(s) SCCB/busy_sr_17 has(ve) been backward balanced into : SCCB/busy_sr_17_BRB2.
	Register(s) SCCB/busy_sr_18 has(ve) been backward balanced into : SCCB/busy_sr_18_BRB2.
	Register(s) SCCB/busy_sr_19 has(ve) been backward balanced into : SCCB/busy_sr_19_BRB2.
	Register(s) SCCB/busy_sr_20 has(ve) been backward balanced into : SCCB/busy_sr_20_BRB2.
	Register(s) SCCB/busy_sr_21 has(ve) been backward balanced into : SCCB/busy_sr_21_BRB2.
	Register(s) SCCB/busy_sr_22 has(ve) been backward balanced into : SCCB/busy_sr_22_BRB2.
	Register(s) SCCB/busy_sr_23 has(ve) been backward balanced into : SCCB/busy_sr_23_BRB2.
	Register(s) SCCB/busy_sr_24 has(ve) been backward balanced into : SCCB/busy_sr_24_BRB2.
	Register(s) SCCB/busy_sr_25 has(ve) been backward balanced into : SCCB/busy_sr_25_BRB2.
	Register(s) SCCB/busy_sr_26 has(ve) been backward balanced into : SCCB/busy_sr_26_BRB2.
	Register(s) SCCB/busy_sr_27 has(ve) been backward balanced into : SCCB/busy_sr_27_BRB2.
	Register(s) SCCB/busy_sr_28 has(ve) been backward balanced into : SCCB/busy_sr_28_BRB2.
	Register(s) SCCB/busy_sr_3 has(ve) been backward balanced into : SCCB/busy_sr_3_BRB2.
	Register(s) SCCB/busy_sr_4 has(ve) been backward balanced into : SCCB/busy_sr_4_BRB1 .
	Register(s) SCCB/busy_sr_5 has(ve) been backward balanced into : SCCB/busy_sr_5_BRB1 .
	Register(s) SCCB/busy_sr_6 has(ve) been backward balanced into : SCCB/busy_sr_6_BRB1 .
	Register(s) SCCB/busy_sr_7 has(ve) been backward balanced into : SCCB/busy_sr_7_BRB1 .
	Register(s) SCCB/busy_sr_8 has(ve) been backward balanced into : SCCB/busy_sr_8_BRB1 .
	Register(s) SCCB/busy_sr_9 has(ve) been backward balanced into : SCCB/busy_sr_9_BRB1 .
	Register(s) SCCB/counter_15 has(ve) been backward balanced into : SCCB/counter_15_BRB0 .
	Register(s) SCCB/counter_16 has(ve) been backward balanced into : SCCB/counter_16_BRB0 .
	Register(s) SCCB/counter_17 has(ve) been backward balanced into : SCCB/counter_17_BRB0 .
	Register(s) SCCB/counter_18 has(ve) been backward balanced into : SCCB/counter_18_BRB0 .
	Register(s) SCCB/counter_19 has(ve) been backward balanced into : SCCB/counter_19_BRB0 SCCB/counter_19_BRB1.
	Register(s) SCCB/data_sr_10 has(ve) been backward balanced into : SCCB/data_sr_10_BRB1 SCCB/data_sr_10_BRB2.
	Register(s) SCCB/data_sr_11 has(ve) been backward balanced into : SCCB/data_sr_11_BRB1 .
	Register(s) SCCB/data_sr_12 has(ve) been backward balanced into : SCCB/data_sr_12_BRB1 SCCB/data_sr_12_BRB2.
	Register(s) SCCB/data_sr_13 has(ve) been backward balanced into : SCCB/data_sr_13_BRB1 SCCB/data_sr_13_BRB2.
	Register(s) SCCB/data_sr_14 has(ve) been backward balanced into : SCCB/data_sr_14_BRB1 SCCB/data_sr_14_BRB2.
	Register(s) SCCB/data_sr_15 has(ve) been backward balanced into : SCCB/data_sr_15_BRB1 SCCB/data_sr_15_BRB2.
	Register(s) SCCB/data_sr_16 has(ve) been backward balanced into : SCCB/data_sr_16_BRB1 SCCB/data_sr_16_BRB2.
	Register(s) SCCB/data_sr_17 has(ve) been backward balanced into : SCCB/data_sr_17_BRB1 SCCB/data_sr_17_BRB2.
	Register(s) SCCB/data_sr_18 has(ve) been backward balanced into : SCCB/data_sr_18_BRB1 SCCB/data_sr_18_BRB2.
	Register(s) SCCB/data_sr_19 has(ve) been backward balanced into : SCCB/data_sr_19_BRB1 SCCB/data_sr_19_BRB2.
	Register(s) SCCB/data_sr_2 has(ve) been backward balanced into : SCCB/data_sr_2_BRB1 .
	Register(s) SCCB/data_sr_20 has(ve) been backward balanced into : SCCB/data_sr_20_BRB1 .
	Register(s) SCCB/data_sr_21 has(ve) been backward balanced into : SCCB/data_sr_21_BRB1 .
	Register(s) SCCB/data_sr_22 has(ve) been backward balanced into : SCCB/data_sr_22_BRB1.
	Register(s) SCCB/data_sr_23 has(ve) been backward balanced into : SCCB/data_sr_23_BRB1 .
	Register(s) SCCB/data_sr_24 has(ve) been backward balanced into : SCCB/data_sr_24_BRB1 .
	Register(s) SCCB/data_sr_25 has(ve) been backward balanced into : SCCB/data_sr_25_BRB1 .
	Register(s) SCCB/data_sr_26 has(ve) been backward balanced into : SCCB/data_sr_26_BRB1 .
	Register(s) SCCB/data_sr_27 has(ve) been backward balanced into : SCCB/data_sr_27_BRB1.
	Register(s) SCCB/data_sr_28 has(ve) been backward balanced into : SCCB/data_sr_28_BRB1 .
	Register(s) SCCB/data_sr_29 has(ve) been backward balanced into : SCCB/data_sr_29_BRB1 .
	Register(s) SCCB/data_sr_3 has(ve) been backward balanced into : SCCB/data_sr_3_BRB0 SCCB/data_sr_3_BRB1 SCCB/data_sr_3_BRB2 SCCB/data_sr_3_BRB3.
	Register(s) SCCB/data_sr_30 has(ve) been backward balanced into : SCCB/data_sr_30_BRB0 SCCB/data_sr_30_BRB1 SCCB/data_sr_30_BRB3 .
	Register(s) SCCB/data_sr_31 has(ve) been backward balanced into : SCCB/data_sr_31_BRB0 SCCB/data_sr_31_BRB1.
	Register(s) SCCB/data_sr_4 has(ve) been backward balanced into : SCCB/data_sr_4_BRB1 SCCB/data_sr_4_BRB2.
	Register(s) SCCB/data_sr_5 has(ve) been backward balanced into : SCCB/data_sr_5_BRB1 SCCB/data_sr_5_BRB2.
	Register(s) SCCB/data_sr_6 has(ve) been backward balanced into : SCCB/data_sr_6_BRB1 SCCB/data_sr_6_BRB2.
	Register(s) SCCB/data_sr_7 has(ve) been backward balanced into : SCCB/data_sr_7_BRB1 SCCB/data_sr_7_BRB2.
	Register(s) SCCB/data_sr_8 has(ve) been backward balanced into : SCCB/data_sr_8_BRB1 SCCB/data_sr_8_BRB2.
	Register(s) SCCB/data_sr_9 has(ve) been backward balanced into : SCCB/data_sr_9_BRB1 SCCB/data_sr_9_BRB2.
	Register(s) SCCB/taken has(ve) been backward balanced into : SCCB/taken_BRB0 SCCB/taken_BRB1 SCCB/taken_BRB2.
	Register(s) c1/data_byte_4 has(ve) been backward balanced into : c1/data_byte_4_BRB0 c1/data_byte_4_BRB1 c1/data_byte_4_BRB2.
	Register(s) c1/data_byte_6 has(ve) been backward balanced into : c1/data_byte_6_BRB0 c1/data_byte_6_BRB2 c1/data_byte_6_BRB3.
	Register(s) c1/data_byte_7 has(ve) been backward balanced into : c1/data_byte_7_BRB0 c1/data_byte_7_BRB2 c1/data_byte_7_BRB3.
	Register(s) c1/state_FSM_FFd29 has(ve) been backward balanced into : c1/state_FSM_FFd29_BRB0 c1/state_FSM_FFd29_BRB1.
	Register(s) c1/state_FSM_FFd30 has(ve) been backward balanced into : c1/state_FSM_FFd30_BRB0 c1/state_FSM_FFd30_BRB1 c1/state_FSM_FFd30_BRB2.
	Register(s) inst_ov7670capt1/address_11 has(ve) been backward balanced into : inst_ov7670capt1/address_11_BRB2.
	Register(s) inst_ov7670capt1/address_12 has(ve) been backward balanced into : inst_ov7670capt1/address_12_BRB2.
	Register(s) inst_ov7670capt1/address_13 has(ve) been backward balanced into : inst_ov7670capt1/address_13_BRB2.
	Register(s) inst_ov7670capt1/address_14 has(ve) been backward balanced into : inst_ov7670capt1/address_14_BRB0 inst_ov7670capt1/address_14_BRB1 inst_ov7670capt1/address_14_BRB2.
	Register(s) resend2 has(ve) been backward balanced into : resend2_BRB0 resend2_BRB1 resend2_BRB2 resend2_BRB3.
Unit <Top> processed.
Replicating register resetdcm to handle IOB=TRUE attribute

>>>>>>> r1/cc_spi_wo_dcm

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
<<<<<<< HEAD
<<<<<<< HEAD
# Registers                                            : 401
 Flip-Flops                                            : 401
=======
# Registers                                            : 468
 Flip-Flops                                            : 468
>>>>>>> r1/cam_160x120_to_640x480
=======
# Registers                                            : 486
 Flip-Flops                                            : 486
>>>>>>> r1/cc_spi_wo_dcm

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
<<<<<<< HEAD
<<<<<<< HEAD
# IOs                              : 66

Cell Usage :
# BELS                             : 1125
#      GND                         : 5
#      INV                         : 25
#      LUT1                        : 169
#      LUT2                        : 183
#      LUT2_L                      : 2
#      LUT3                        : 88
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 209
#      LUT4_D                      : 14
#      LUT4_L                      : 13
#      MUXCY                       : 175
#      MUXF5                       : 37
#      MUXF6                       : 16
#      VCC                         : 5
#      XORCY                       : 182
# FlipFlops/Latches                : 413
#      FDC                         : 94
#      FDC_1                       : 28
#      FDCE                        : 232
#      FDE                         : 32
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 25
# RAMS                             : 16
#      RAMB16_S1_S1                : 12
#      RAMB16_S4_S4                : 4
# Clock Buffers                    : 7
#      BUFG                        : 2
#      BUFGP                       : 5
# IO Buffers                       : 61
#      IBUF                        : 23
#      OBUF                        : 38
# Others                           : 12
#      KEEPER                      : 12
=======
# IOs                              : 118

Cell Usage :
# BELS                             : 1761
#      AND2                        : 5
#      GND                         : 2
#      INV                         : 34
#      LUT1                        : 197
#      LUT2                        : 207
#      LUT2_L                      : 4
#      LUT3                        : 193
#      LUT3_D                      : 7
#      LUT3_L                      : 1
#      LUT4                        : 343
#      LUT4_D                      : 20
#      LUT4_L                      : 25
#      MULT_AND                    : 7
#      MUXCY                       : 251
#      MUXF5                       : 122
#      MUXF6                       : 48
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 245
# FlipFlops/Latches                : 473
#      FDC                         : 183
#      FDC_1                       : 10
#      FDCE                        : 191
#      FDE                         : 24
#      FDP                         : 8
#      FDPE                        : 32
=======
# IOs                              : 92

Cell Usage :
# BELS                             : 1639
#      GND                         : 2
#      INV                         : 14
#      LUT1                        : 147
#      LUT2                        : 110
#      LUT3                        : 195
#      LUT3_D                      : 1
#      LUT3_L                      : 5
#      LUT4                        : 547
#      LUT4_D                      : 6
#      LUT4_L                      : 2
#      MUXCY                       : 169
#      MUXF5                       : 164
#      MUXF6                       : 70
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 157
# FlipFlops/Latches                : 491
#      FD                          : 5
#      FDC                         : 247
#      FDC_1                       : 10
#      FDCE                        : 97
#      FDE                         : 81
#      FDP                         : 5
#      FDPE                        : 21
>>>>>>> r1/cc_spi_wo_dcm
#      FDR                         : 25
# RAMS                             : 19
#      RAMB16_S18_S18              : 1
#      RAMB16_S1_S1                : 16
#      RAMB16_S9_S9                : 2
<<<<<<< HEAD
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 118
#      IBUF                        : 45
#      IBUFG                       : 5
#      OBUF                        : 68
>>>>>>> r1/cam_160x120_to_640x480
=======
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 87
#      IBUF                        : 45
#      IBUFG                       : 5
#      OBUF                        : 37
# DCMs                             : 1
#      DCM_SP                      : 1
>>>>>>> r1/cc_spi_wo_dcm
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

<<<<<<< HEAD
<<<<<<< HEAD
 Number of Slices:                      382  out of   8672     4%  
 Number of Slice Flip Flops:            413  out of  17344     2%  
 Number of 4 input LUTs:                705  out of  17344     4%  
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    250    26%  
 Number of BRAMs:                        16  out of     28    57%  
 Number of GCLKs:                         7  out of     24    29%  
=======
 Number of Slices:                      644  out of   8672     7%  
 Number of Slice Flip Flops:            455  out of  17344     2%  
 Number of 4 input LUTs:               1031  out of  17344     5%  
 Number of IOs:                         118
 Number of bonded IOBs:                 118  out of    250    47%  
    IOB Flip Flops:                      18
 Number of BRAMs:                        19  out of     28    67%  
 Number of GCLKs:                         9  out of     24    37%  
>>>>>>> r1/cam_160x120_to_640x480
=======
 Number of Slices:                      649  out of   8672     7%  
 Number of Slice Flip Flops:            490  out of  17344     2%  
 Number of 4 input LUTs:               1027  out of  17344     5%  
 Number of IOs:                          92
 Number of bonded IOBs:                  87  out of    250    34%  
    IOB Flip Flops:                       1
 Number of BRAMs:                        19  out of     28    67%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          1  out of      8    12%  
>>>>>>> r1/cc_spi_wo_dcm

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
<<<<<<< HEAD
<<<<<<< HEAD
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_clk25/clkbuf1                 | BUFG                   | 150   |
ov7670_pclk1                       | BUFGP                  | 40    |
ov7670_pclk2                       | BUFGP                  | 40    |
ov7670_pclk3                       | BUFGP                  | 40    |
ov7670_pclk4                       | BUFGP                  | 40    |
ov7670_xclk4_OBUF1(cc1:O)          | BUFG(*)(resend2)       | 109   |
clk50                              | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
=======
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
cc41                               | BUFG                                                                                                                                     | 71    |
ov7670_pclkbufmux1(u1/rxclk:O)     | BUFG(*)(inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram)| 61    |
clkcam                             | IBUFG+BUFG                                                                                                                               | 219   |
clk251                             | BUFG                                                                                                                                     | 152   |
u1/clockp_0                        | NONE(u1/g0[0].u0/qb)                                                                                                                     | 2     |
u1/clockp_1                        | NONE(u1/g0[1].u0/qb)                                                                                                                     | 2     |
u1/clockp_2                        | NONE(u1/g0[2].u0/qb)                                                                                                                     | 2     |
u1/clockp_3                        | NONE(u1/g0[3].u0/qb)                                                                                                                     | 2     |
=======
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
clkcam                             | DCM_xcam:CLKFX                                                                                                                           | 234   |
o_jc_0_OBUF1(ov7670_pclkbufmux68:O)| BUFG(*)(inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram)| 63    |
clkcam                             | IBUFG+BUFG                                                                                                                               | 226   |
c0/clock_data                      | NONE(c0/data_index_2)                                                                                                                    | 3     |
c0/clock_divider                   | NONE(c0/d_0)                                                                                                                             | 3     |
>>>>>>> r1/cc_spi_wo_dcm
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
<<<<<<< HEAD
>>>>>>> r1/cam_160x120_to_640x480

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
<<<<<<< HEAD
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 356   |
=======
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 424   |
>>>>>>> r1/cam_160x120_to_640x480
--------------------------------------------+--------------------------+-------+
=======

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+---------------------------------+-------+
Control Signal                              | Buffer(FF name)                 | Load  |
--------------------------------------------+---------------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)       | 341   |
stop_capture(stop_capture:Q)                | NONE(inst_ov7670capt1/address_0)| 39    |
--------------------------------------------+---------------------------------+-------+
>>>>>>> r1/cc_spi_wo_dcm

Timing Summary:
---------------
Speed Grade: -4

<<<<<<< HEAD
<<<<<<< HEAD
   Minimum period: 6.732ns (Maximum Frequency: 148.544MHz)
   Minimum input arrival time before clock: 4.707ns
   Maximum output required time after clock: 7.995ns
   Maximum combinational path delay: 6.422ns
=======
   Minimum period: 7.736ns (Maximum Frequency: 129.266MHz)
   Minimum input arrival time before clock: 5.724ns
   Maximum output required time after clock: 10.809ns
   Maximum combinational path delay: 7.535ns
>>>>>>> r1/cam_160x120_to_640x480
=======
   Minimum period: 7.926ns (Maximum Frequency: 126.167MHz)
   Minimum input arrival time before clock: 7.769ns
   Maximum output required time after clock: 9.447ns
   Maximum combinational path delay: 10.954ns
>>>>>>> r1/cc_spi_wo_dcm

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
<<<<<<< HEAD
<<<<<<< HEAD
Timing constraint: Default period analysis for Clock 'inst_clk25/clkbuf1'
  Clock period: 6.561ns (frequency: 152.416MHz)
  Total number of paths / destination ports: 2643 / 437
-------------------------------------------------------------------------
Delay:               6.561ns (Levels of Logic = 4)
  Source:            inst_addrgen4/addr_4 (FF)
  Destination:       inst_addrgen4/addr_14 (FF)
  Source Clock:      inst_clk25/clkbuf1 rising
  Destination Clock: inst_clk25/clkbuf1 rising
=======
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.649ns (frequency: 150.399MHz)
  Total number of paths / destination ports: 20889 / 913
-------------------------------------------------------------------------
Delay:               6.649ns (Levels of Logic = 8)
  Source:            w4dcmcnt_7 (FF)
  Destination:       w4dcmcnt_1 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising
>>>>>>> r1/cc_spi_wo_dcm

  Data Path: inst_addrgen4/addr_4 to inst_addrgen4/addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< HEAD
     FDCE:C->Q             6   0.591   0.844  inst_addrgen4/addr_4 (inst_addrgen4/addr_4)
     LUT4:I0->O            1   0.704   0.499  inst_addrgen4/addr_mux0001<0>150 (inst_addrgen4/addr_mux0001<0>150)
     LUT2:I1->O            1   0.704   0.424  inst_addrgen4/addr_mux0001<0>151 (inst_addrgen4/addr_mux0001<0>151)
     LUT4_D:I3->O         14   0.704   1.079  inst_addrgen4/addr_mux0001<0>179 (inst_addrgen4/N01)
     LUT2:I1->O            1   0.704   0.000  inst_addrgen4/addr_mux0001<13>1 (inst_addrgen4/addr_mux0001<13>)
     FDCE:D                    0.308          inst_addrgen4/addr_1
    ----------------------------------------
    Total                      6.561ns (3.715ns logic, 2.846ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt1/latched_vsync_1 (inst_ov7670capt1/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk2'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt2/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt2/address_14 (FF)
  Source Clock:      ov7670_pclk2 falling
  Destination Clock: ov7670_pclk2 rising

  Data Path: inst_ov7670capt2/latched_vsync_1 to inst_ov7670capt2/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt2/latched_vsync_1 (inst_ov7670capt2/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt2/address_not00011 (inst_ov7670capt2/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt2/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk3'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt3/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt3/address_14 (FF)
  Source Clock:      ov7670_pclk3 falling
  Destination Clock: ov7670_pclk3 rising

  Data Path: inst_ov7670capt3/latched_vsync_1 to inst_ov7670capt3/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt3/latched_vsync_1 (inst_ov7670capt3/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt3/address_not00011 (inst_ov7670capt3/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt3/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk4'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt4/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt4/address_14 (FF)
  Source Clock:      ov7670_pclk4 falling
  Destination Clock: ov7670_pclk4 rising

  Data Path: inst_ov7670capt4/latched_vsync_1 to inst_ov7670capt4/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt4/latched_vsync_1 (inst_ov7670capt4/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt4/address_not00011 (inst_ov7670capt4/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt4/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_xclk4_OBUF1'
  Clock period: 6.281ns (frequency: 159.220MHz)
  Total number of paths / destination ports: 2140 / 190
-------------------------------------------------------------------------
Delay:               6.281ns (Levels of Logic = 3)
  Source:            SCCB/scaler_6 (FF)
  Destination:       SCCB/data_sr_31 (FF)
  Source Clock:      ov7670_xclk4_OBUF1 rising
  Destination Clock: ov7670_xclk4_OBUF1 rising

  Data Path: SCCB/scaler_6 to SCCB/data_sr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.673  SCCB/scaler_6 (SCCB/scaler_6)
     LUT4:I3->O            1   0.704   0.455  SCCB/busy_sr_not0003115 (SCCB/busy_sr_not0003115)
     LUT4:I2->O            2   0.704   0.622  SCCB/busy_sr_not0003138 (SCCB/taken_mux0003)
     LUT2:I0->O           65   0.704   1.273  SCCB/busy_sr_not00032 (SCCB/busy_sr_not0003)
     FDCE:CE                   0.555          SCCB/busy_sr_0
    ----------------------------------------
    Total                      6.281ns (3.258ns logic, 3.023ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.469ns (frequency: 154.583MHz)
  Total number of paths / destination ports: 901 / 50
-------------------------------------------------------------------------
Delay:               6.469ns (Levels of Logic = 8)
  Source:            inst_debounce/counter_8 (FF)
  Destination:       inst_debounce/counter_0 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: inst_debounce/counter_8 to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  inst_debounce/counter_8 (inst_debounce/counter_8)
     LUT4:I0->O            1   0.704   0.000  inst_debounce/counter_cmp_eq0000_wg_lut<0> (inst_debounce/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<0> (inst_debounce/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<1> (inst_debounce/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<2> (inst_debounce/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<3> (inst_debounce/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<4> (inst_debounce/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.459   0.526  inst_debounce/counter_cmp_eq0000_wg_cy<5> (inst_debounce/counter_cmp_eq0000)
     LUT2:I1->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      6.469ns (4.069ns logic, 2.400ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.707ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clk50 rising
=======
Timing constraint: Default period analysis for Clock 'cc41'
  Clock period: 7.228ns (frequency: 138.351MHz)
  Total number of paths / destination ports: 1565 / 327
-------------------------------------------------------------------------
Delay:               7.228ns (Levels of Logic = 13)
  Source:            inst_addrgen1/addr_5 (FF)
  Destination:       inst_addrgen1/va_14 (FF)
  Source Clock:      cc41 rising
  Destination Clock: cc41 rising

  Data Path: inst_addrgen1/addr_5 to inst_addrgen1/va_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.591   1.377  inst_addrgen1/addr_5 (inst_addrgen1/addr_5)
     LUT1:I0->O            1   0.704   0.000  inst_addrgen1/Msub_va_addsub0000_cy<5>_rt (inst_addrgen1/Msub_va_addsub0000_cy<5>_rt)
     MUXCY:S->O            1   0.464   0.000  inst_addrgen1/Msub_va_addsub0000_cy<5> (inst_addrgen1/Msub_va_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<6> (inst_addrgen1/Msub_va_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<7> (inst_addrgen1/Msub_va_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<8> (inst_addrgen1/Msub_va_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<9> (inst_addrgen1/Msub_va_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<10> (inst_addrgen1/Msub_va_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<11> (inst_addrgen1/Msub_va_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<12> (inst_addrgen1/Msub_va_addsub0000_cy<12>)
     XORCY:CI->O           1   0.804   0.595  inst_addrgen1/Msub_va_addsub0000_xor<13> (inst_addrgen1/va_addsub0000<13>)
     LUT1:I0->O            1   0.704   0.000  inst_addrgen1/Madd_va_add0000_cy<13>_rt (inst_addrgen1/Madd_va_add0000_cy<13>_rt)
     MUXCY:S->O            0   0.464   0.000  inst_addrgen1/Madd_va_add0000_cy<13> (inst_addrgen1/Madd_va_add0000_cy<13>)
     XORCY:CI->O           1   0.804   0.000  inst_addrgen1/Madd_va_add0000_xor<14> (inst_addrgen1/va_add0000<14>)
     FDCE:D                    0.308          inst_addrgen1/va_14
    ----------------------------------------
    Total                      7.228ns (5.256ns logic, 1.972ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclkbufmux1'
  Clock period: 7.736ns (frequency: 129.266MHz)
  Total number of paths / destination ports: 776 / 389
-------------------------------------------------------------------------
Delay:               3.868ns (Levels of Logic = 2)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclkbufmux1 falling
  Destination Clock: ov7670_pclkbufmux1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.591   0.482  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT4_D:I2->O         14   0.704   1.079  inst_ov7670capt1/address_mux0001<0>178 (inst_ov7670capt1/N01)
     LUT2:I1->O            1   0.704   0.000  inst_ov7670capt1/address_mux0001<8>1 (inst_ov7670capt1/address_mux0001<8>)
     FDCE:D                    0.308          inst_ov7670capt1/address_6
    ----------------------------------------
    Total                      3.868ns (2.307ns logic, 1.561ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.874ns (frequency: 145.476MHz)
  Total number of paths / destination ports: 7257 / 342
-------------------------------------------------------------------------
Delay:               6.874ns (Levels of Logic = 9)
  Source:            w4dcmcnt_8 (FF)
  Destination:       w4dcmcnt_0 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: w4dcmcnt_8 to w4dcmcnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  w4dcmcnt_8 (w4dcmcnt_8)
     LUT4:I0->O            1   0.704   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           8   0.459   0.792  state_cmp_eq0000_wg_cy<5> (state_cmp_eq0000)
     LUT3_D:I2->O         23   0.704   1.206  w4dcmcnt_mux0000<0>31 (N8)
     LUT4:I3->O            1   0.704   0.000  w4dcmcnt_mux0000<23>1 (w4dcmcnt_mux0000<23>)
     FDC:D                     0.308          w4dcmcnt_0
    ----------------------------------------
    Total                      6.874ns (4.170ns logic, 2.704ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 6.247ns (frequency: 160.077MHz)
  Total number of paths / destination ports: 2563 / 247
-------------------------------------------------------------------------
Delay:               6.247ns (Levels of Logic = 4)
  Source:            inst_vgatiming/fpv_9 (FF)
  Destination:       inst_vgatiming/fpv_12 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: inst_vgatiming/fpv_9 to inst_vgatiming/fpv_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  inst_vgatiming/fpv_9 (inst_vgatiming/fpv_9)
     LUT4:I0->O            1   0.704   0.424  inst_vgatiming/statev_cmp_eq000321 (inst_vgatiming/statev_cmp_eq000321)
     LUT4:I3->O            1   0.704   0.424  inst_vgatiming/statev_cmp_eq000332_SW0 (N189)
     LUT4_D:I3->O         13   0.704   1.062  inst_vgatiming/statev_cmp_eq000332 (inst_vgatiming/statev_cmp_eq0003)
     LUT2:I1->O            1   0.704   0.000  inst_vgatiming/Mcount_fpv_eqn_13 (inst_vgatiming/Mcount_fpv_eqn_1)
     FDCE:D                    0.308          inst_vgatiming/fpv_1
    ----------------------------------------
    Total                      6.247ns (3.715ns logic, 2.532ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 43 / 34
-------------------------------------------------------------------------
Offset:              5.280ns (Levels of Logic = 2)
  Source:            ov7670_pclk3 (PAD)
  Destination:       u1/clockp_2 (FF)
  Destination Clock: clkcam rising
>>>>>>> r1/cam_160x120_to_640x480

  Data Path: ov7670_pclk3 to u1/clockp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.420  cam_buf3a (a3)
     BUFG:I->O             1   1.457   0.420  cam_buf3b (ov7670_pclk3buf1)
     FDC:D                     0.308          u1/clockp_2
    ----------------------------------------
    Total                      5.280ns (4.440ns logic, 0.840ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
<<<<<<< HEAD
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk4'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync4 (PAD)
  Destination:       inst_ov7670capt4/latched_vsync (FF)
  Destination Clock: ov7670_pclk4 falling

  Data Path: ov7670_vsync4 to inst_ov7670capt4/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync4_IBUF (ov7670_vsync4_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt4/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk3'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync3 (PAD)
  Destination:       inst_ov7670capt3/latched_vsync (FF)
  Destination Clock: ov7670_pclk3 falling

  Data Path: ov7670_vsync3 to inst_ov7670capt3/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync3_IBUF (ov7670_vsync3_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt3/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk2'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync2 (PAD)
  Destination:       inst_ov7670capt2/latched_vsync (FF)
  Destination Clock: ov7670_pclk2 falling

  Data Path: ov7670_vsync2 to inst_ov7670capt2/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync2_IBUF (ov7670_vsync2_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt2/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync1 (PAD)
  Destination:       inst_ov7670capt1/latched_vsync (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_vsync1 to inst_ov7670capt1/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync1_IBUF (ov7670_vsync1_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)
=======
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclkbufmux1'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              5.724ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: ov7670_pclkbufmux1 falling

  Data Path: sw<1> to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  sw_1_IBUF (sw_1_IBUF)
     LUT2:I0->O           20   0.704   1.277  ov7670_vsyncmux21 (ov7670_datamux<0>21)
     LUT3:I0->O            1   0.704   0.000  ov7670_vsyncmux66_G (N242)
     MUXF5:I1->O           1   0.321   0.000  ov7670_vsyncmux66 (ov7670_vsyncmux)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_vsync
    ----------------------------------------
    Total                      5.724ns (3.255ns logic, 2.469ns route)
                                       (56.9% logic, 43.1% route)
>>>>>>> r1/cam_160x120_to_640x480

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
<<<<<<< HEAD
Offset:              7.995ns (Levels of Logic = 3)
=======
Offset:              7.751ns (Levels of Logic = 3)
>>>>>>> r1/cam_160x120_to_640x480
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clk50 rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< HEAD
     FDR:C->Q            363   0.591   1.542  inst_debounce/output (inst_debounce/output)
     LUT4:I0->O            4   0.704   0.762  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I0->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      7.995ns (5.271ns logic, 2.724ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ov7670_xclk4_OBUF1'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              6.981ns (Levels of Logic = 3)
  Source:            SCCB/busy_sr_29 (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      ov7670_xclk4_OBUF1 rising

  Data Path: SCCB/busy_sr_29 to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.668  SCCB/busy_sr_29 (SCCB/busy_sr_29)
     LUT4:I2->O            4   0.704   0.622  SCCB/siodLogicTrst18 (SCCB/siodLogicTrst18)
     LUT3:I2->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      6.981ns (5.271ns logic, 1.710ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_clk25/clkbuf1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 1)
  Source:            inst_vgatiming/v (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      inst_clk25/clkbuf1 rising

  Data Path: inst_vgatiming/v to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  inst_vgatiming/v (inst_vgatiming/v)
     OBUF:I->O                 3.272          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 3)
  Source:            sw (PAD)
  Destination:       ov7670_xclk1 (PAD)

  Data Path: sw to ov7670_xclk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  sw_IBUF (sw_IBUF)
     LUT3:I0->O            5   0.704   0.633  cc1 (ov7670_xclk4_OBUF1)
     OBUF:I->O                 3.272          ov7670_xclk1_OBUF (ov7670_xclk1)
    ----------------------------------------
    Total                      6.422ns (5.194ns logic, 1.228ns route)
                                       (80.9% logic, 19.1% route)
=======
     FDR:C->Q            436   0.591   1.394  inst_debounce/output (inst_debounce/output)
     LUT4:I3->O            4   0.704   0.666  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I1->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      7.751ns (5.271ns logic, 2.480ns route)
                                       (68.0% logic, 32.0% route)
>>>>>>> r1/cam_160x120_to_640x480

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              6.240ns (Levels of Logic = 2)
  Source:            inst_vgatiming/tactiveArea1 (FF)
  Destination:       vga_rgb<7> (PAD)
  Source Clock:      clk251 rising

  Data Path: inst_vgatiming/tactiveArea1 to vga_rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.591   1.226  inst_vgatiming/tactiveArea1 (inst_vgatiming/tactiveArea1)
     LUT2:I0->O            2   0.704   0.447  inst_imagegen/RGB_out<7>1 (vga_rgb_7_OBUF)
     OBUF:I->O                 3.272          vga_rgb_7_OBUF (vga_rgb<7>)
    ----------------------------------------
    Total                      6.240ns (4.567ns logic, 1.673ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cc41'
  Total number of paths / destination ports: 176 / 8
-------------------------------------------------------------------------
Offset:              10.809ns (Levels of Logic = 8)
  Source:            inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (RAM)
  Destination:       vga_rgb<7> (PAD)
  Source Clock:      cc41 rising

  Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram to vga_rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB7    1   2.800   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<7>)
     LUT3:I1->O            1   0.704   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_880 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_880)
     MUXF5:I1->O           1   0.321   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_38 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f539)
     MUXF6:I0->O           1   0.521   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_25 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f626)
     MUXF7:I0->O           1   0.521   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_12 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f713)
     MUXF8:I1->O           1   0.521   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_12 (doutb<7>)
     end scope: 'inst_framebuffer1'
     LUT2:I1->O            2   0.704   0.447  inst_imagegen/RGB_out<7>1 (vga_rgb_7_OBUF)
     OBUF:I->O                 3.272          vga_rgb_7_OBUF (vga_rgb<7>)
    ----------------------------------------
    Total                     10.809ns (9.364ns logic, 1.445ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               7.535ns (Levels of Logic = 4)
  Source:            ov7670_data1<3> (PAD)
  Destination:       led1 (PAD)

  Data Path: ov7670_data1<3> to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  ov7670_data1_3_IBUF (ov7670_data1_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  led14 (led14)
     LUT2:I0->O            1   0.704   0.420  led110 (led1_OBUF)
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      7.535ns (5.898ns logic, 1.637ns route)
                                       (78.3% logic, 21.7% route)
=======
     FDC:C->Q              3   0.591   0.706  w4dcmcnt_7 (w4dcmcnt_7)
     LUT4:I0->O            1   0.704   0.000  state1_cmp_eq0000_wg_lut<0> (state1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state1_cmp_eq0000_wg_cy<0> (state1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state1_cmp_eq0000_wg_cy<1> (state1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state1_cmp_eq0000_wg_cy<2> (state1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state1_cmp_eq0000_wg_cy<3> (state1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           7   0.459   0.743  state1_cmp_eq0000_wg_cy<4> (state1_cmp_eq0000)
     LUT3_D:I2->O         19   0.704   1.089  w4dcmcnt_mux0000<0>11 (N11)
     LUT4:I3->O            1   0.704   0.000  w4dcmcnt_mux0000<18>1 (w4dcmcnt_mux0000<18>)
     FDC:D                     0.308          w4dcmcnt_1
    ----------------------------------------
    Total                      6.649ns (4.111ns logic, 2.538ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'o_jc_0_OBUF1'
  Clock period: 7.926ns (frequency: 126.167MHz)
  Total number of paths / destination ports: 1000 / 393
-------------------------------------------------------------------------
Delay:               3.963ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_10 (FF)
  Source Clock:      o_jc_0_OBUF1 falling
  Destination Clock: o_jc_0_OBUF1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           13   0.591   1.062  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT2:I1->O           17   0.704   1.051  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.963ns (1.850ns logic, 2.113ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clock_data'
  Clock period: 2.643ns (frequency: 378.358MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.643ns (Levels of Logic = 1)
  Source:            c0/data_index_2 (FF)
  Destination:       c0/data_index_2 (FF)
  Source Clock:      c0/clock_data rising
  Destination Clock: c0/clock_data rising

  Data Path: c0/data_index_2 to c0/data_index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.040  c0/data_index_2 (c0/data_index_2)
     LUT4:I1->O            1   0.704   0.000  c0/data_index_mux0002<0>1 (c0/data_index_mux0002<0>)
     FDC:D                     0.308          c0/data_index_2
    ----------------------------------------
    Total                      2.643ns (1.603ns logic, 1.040ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clock_divider'
  Clock period: 2.129ns (frequency: 469.704MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.129ns (Levels of Logic = 1)
  Source:            c0/d_0 (FF)
  Destination:       c0/d_0 (FF)
  Source Clock:      c0/clock_divider rising
  Destination Clock: c0/clock_divider rising

  Data Path: c0/d_0 to c0/d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  c0/d_0 (c0/d_0)
     LUT2:I1->O            1   0.704   0.000  c0/d_0_mux00001 (c0/d_0_mux0000)
     FDC:D                     0.308          c0/d_0
    ----------------------------------------
    Total                      2.129ns (1.603ns logic, 0.526ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 64 / 28
-------------------------------------------------------------------------
Offset:              7.769ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       stop_capture (FF)
  Destination Clock: clkcam rising 0.2X

  Data Path: sw<0> to stop_capture
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           22   0.704   1.199  ov7670_hrefmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_vsyncmux66_G (N439)
     MUXF5:I1->O           5   0.321   0.808  ov7670_vsyncmux66 (o_jc_1_OBUF)
     LUT4:I0->O            1   0.704   0.420  stop_capture_not00021 (stop_capture_not0002)
     FDCE:CE                   0.555          stop_capture
    ----------------------------------------
    Total                      7.769ns (4.206ns logic, 3.563ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'o_jc_0_OBUF1'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              5.590ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: o_jc_0_OBUF1 falling

  Data Path: sw<0> to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           22   0.704   1.199  ov7670_hrefmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_hrefmux66_G (N421)
     MUXF5:I1->O           2   0.321   0.000  ov7670_hrefmux66 (o_jc_2_OBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_href
    ----------------------------------------
    Total                      5.590ns (3.255ns logic, 2.335ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 160 / 21
-------------------------------------------------------------------------
Offset:              9.447ns (Levels of Logic = 6)
  Source:            c1/data_byte_4_BRB0 (FF)
  Destination:       o_do (PAD)
  Source Clock:      clkcam rising 0.2X

  Data Path: c1/data_byte_4_BRB0 to o_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.666  c1/data_byte_4_BRB0 (c1/data_byte_4_BRB0)
     LUT4:I1->O            2   0.704   0.451  c1/data_byte_mux0000<7> (c1/data_byte_7)
     LUT4:I3->O            1   0.704   0.000  o_do261_F (N416)
     MUXF5:I0->O           1   0.321   0.455  o_do261 (o_do261)
     LUT4:I2->O            1   0.704   0.455  o_do292 (o_do292)
     LUT4:I2->O            1   0.704   0.420  o_do342 (o_do_OBUF)
     OBUF:I->O                 3.272          o_do_OBUF (o_do)
    ----------------------------------------
    Total                      9.447ns (7.000ns logic, 2.447ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clock_divider'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.609ns (Levels of Logic = 2)
  Source:            c0/ck (FF)
  Destination:       o_ck (PAD)
  Source Clock:      c0/clock_divider rising

  Data Path: c0/ck to o_ck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  c0/ck (c0/ck)
     LUT4:I0->O            1   0.704   0.420  o_ck1 (o_ck_OBUF)
     OBUF:I->O                 3.272          o_ck_OBUF (o_ck)
    ----------------------------------------
    Total                      5.609ns (4.567ns logic, 1.042ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clock_data'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              8.806ns (Levels of Logic = 5)
  Source:            c0/data_index_2 (FF)
  Destination:       o_do (PAD)
  Source Clock:      c0/clock_data rising

  Data Path: c0/data_index_2 to o_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.136  c0/data_index_2 (c0/data_index_2)
     LUT4:I0->O            1   0.704   0.000  o_do1731 (o_do1731)
     MUXF5:I1->O           1   0.321   0.499  o_do173_f5 (o_do173)
     LUT4:I1->O            1   0.704   0.455  o_do292 (o_do292)
     LUT4:I2->O            1   0.704   0.420  o_do342 (o_do_OBUF)
     OBUF:I->O                 3.272          o_do_OBUF (o_do)
    ----------------------------------------
    Total                      8.806ns (6.296ns logic, 2.510ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 84 / 8
-------------------------------------------------------------------------
Delay:               10.954ns (Levels of Logic = 6)
  Source:            ov7670_pclk1 (PAD)
  Destination:       o_jc<0> (PAD)

  Data Path: ov7670_pclk1 to o_jc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.420  cam_buf1a (a1)
     BUFG:I->O             1   1.457   0.455  cam_buf1b (ov7670_pclk1buf1)
     LUT4:I2->O            1   0.704   0.499  ov7670_pclkbufmux51 (ov7670_pclkbufmux51)
     LUT4:I1->O            1   0.704   0.000  ov7670_pclkbufmux68_F (N440)
     MUXF5:I0->O           2   0.321   0.447  ov7670_pclkbufmux68 (o_jc_0_OBUF1)
     OBUF:I->O                 3.272          o_jc_0_OBUF (o_jc<0>)
    ----------------------------------------
    Total                     10.954ns (9.133ns logic, 1.821ns route)
                                       (83.4% logic, 16.6% route)
>>>>>>> r1/cc_spi_wo_dcm

=========================================================================
WARNING:Xst:615 - Flip flop associated with net clk25 not found, property IOB not attached.


<<<<<<< HEAD
<<<<<<< HEAD
Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.28 secs
=======
Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 26.07 secs
>>>>>>> r1/cam_160x120_to_640x480
=======
Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 22.68 secs
>>>>>>> r1/cc_spi_wo_dcm
 
--> 


<<<<<<< HEAD
<<<<<<< HEAD
Total memory usage is 551060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    6 (   0 filtered)
=======
Total memory usage is 553584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   20 (   0 filtered)
>>>>>>> r1/cam_160x120_to_640x480
=======
Total memory usage is 557504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :    6 (   0 filtered)
>>>>>>> r1/cc_spi_wo_dcm

