ARM GAS  /tmp/cc0SGqIU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdio_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdio_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc0SGqIU.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c ****  
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 73 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 73 3 view .LVU2
ARM GAS  /tmp/cc0SGqIU.s 			page 3


  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 73 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 73 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 73 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 74 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 74 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 74 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 74 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 74 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  78:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 78 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 83 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
ARM GAS  /tmp/cc0SGqIU.s 			page 4


  90              	.LFE130:
  92              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_DAC_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
 100              	HAL_DAC_MspInit:
 101              	.LVL1:
 102              	.LFB131:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
 103              		.loc 1 92 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 32
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 92 1 is_stmt 0 view .LVU16
 108 0000 10B5     		push	{r4, lr}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 113 0002 88B0     		sub	sp, sp, #32
 114              	.LCFI4:
 115              		.cfi_def_cfa_offset 40
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 93 3 is_stmt 1 view .LVU17
 117              		.loc 1 93 20 is_stmt 0 view .LVU18
 118 0004 0023     		movs	r3, #0
 119 0006 0393     		str	r3, [sp, #12]
 120 0008 0493     		str	r3, [sp, #16]
 121 000a 0593     		str	r3, [sp, #20]
 122 000c 0693     		str	r3, [sp, #24]
 123 000e 0793     		str	r3, [sp, #28]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 124              		.loc 1 94 3 is_stmt 1 view .LVU19
 125              		.loc 1 94 10 is_stmt 0 view .LVU20
 126 0010 0268     		ldr	r2, [r0]
 127              		.loc 1 94 5 view .LVU21
 128 0012 174B     		ldr	r3, .L9
 129 0014 9A42     		cmp	r2, r3
 130 0016 01D0     		beq	.L8
 131              	.LVL2:
 132              	.L5:
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/cc0SGqIU.s 			page 5


 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****   
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 104:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 105:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> DAC_OUT2 
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC interrupt Init */
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c ****   }
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** }
 133              		.loc 1 120 1 view .LVU22
 134 0018 08B0     		add	sp, sp, #32
 135              	.LCFI5:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 8
 138              		@ sp needed
 139 001a 10BD     		pop	{r4, pc}
 140              	.LVL3:
 141              	.L8:
 142              	.LCFI6:
 143              		.cfi_restore_state
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 144              		.loc 1 100 5 is_stmt 1 view .LVU23
 145              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 146              		.loc 1 100 5 view .LVU24
 147 001c 0024     		movs	r4, #0
 148 001e 0194     		str	r4, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 149              		.loc 1 100 5 view .LVU25
 150 0020 03F5E233 		add	r3, r3, #115712
 151 0024 1A6C     		ldr	r2, [r3, #64]
 152 0026 42F00052 		orr	r2, r2, #536870912
 153 002a 1A64     		str	r2, [r3, #64]
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 154              		.loc 1 100 5 view .LVU26
 155 002c 1A6C     		ldr	r2, [r3, #64]
 156 002e 02F00052 		and	r2, r2, #536870912
 157 0032 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 158              		.loc 1 100 5 view .LVU27
 159 0034 019A     		ldr	r2, [sp, #4]
 160              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c ****   
 161              		.loc 1 100 5 view .LVU28
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
ARM GAS  /tmp/cc0SGqIU.s 			page 6


 162              		.loc 1 102 5 view .LVU29
 163              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 164              		.loc 1 102 5 view .LVU30
 165 0036 0294     		str	r4, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 166              		.loc 1 102 5 view .LVU31
 167 0038 1A6B     		ldr	r2, [r3, #48]
 168 003a 42F00102 		orr	r2, r2, #1
 169 003e 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 170              		.loc 1 102 5 view .LVU32
 171 0040 1B6B     		ldr	r3, [r3, #48]
 172 0042 03F00103 		and	r3, r3, #1
 173 0046 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 174              		.loc 1 102 5 view .LVU33
 175 0048 029B     		ldr	r3, [sp, #8]
 176              	.LBE5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 177              		.loc 1 102 5 view .LVU34
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 107 5 view .LVU35
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 179              		.loc 1 107 25 is_stmt 0 view .LVU36
 180 004a 3023     		movs	r3, #48
 181 004c 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 108 5 is_stmt 1 view .LVU37
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 108 26 is_stmt 0 view .LVU38
 184 004e 0323     		movs	r3, #3
 185 0050 0493     		str	r3, [sp, #16]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 109 5 is_stmt 1 view .LVU39
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 187              		.loc 1 109 26 is_stmt 0 view .LVU40
 188 0052 0594     		str	r4, [sp, #20]
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 110 5 is_stmt 1 view .LVU41
 190 0054 03A9     		add	r1, sp, #12
 191 0056 0748     		ldr	r0, .L9+4
 192              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 110 5 is_stmt 0 view .LVU42
 194 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 196              		.loc 1 113 5 is_stmt 1 view .LVU43
 197 005c 2246     		mov	r2, r4
 198 005e 2146     		mov	r1, r4
 199 0060 3620     		movs	r0, #54
 200 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 201              	.LVL6:
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 202              		.loc 1 114 5 view .LVU44
 203 0066 3620     		movs	r0, #54
ARM GAS  /tmp/cc0SGqIU.s 			page 7


 204 0068 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 205              	.LVL7:
 206              		.loc 1 120 1 is_stmt 0 view .LVU45
 207 006c D4E7     		b	.L5
 208              	.L10:
 209 006e 00BF     		.align	2
 210              	.L9:
 211 0070 00740040 		.word	1073771520
 212 0074 00000240 		.word	1073872896
 213              		.cfi_endproc
 214              	.LFE131:
 216              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_DAC_MspDeInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	HAL_DAC_MspDeInit:
 225              	.LVL8:
 226              	.LFB132:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** /**
 123:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 124:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 126:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32f4xx_hal_msp.c **** */
 128:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 129:Core/Src/stm32f4xx_hal_msp.c **** {
 227              		.loc 1 129 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 129 1 is_stmt 0 view .LVU47
 232 0000 08B5     		push	{r3, lr}
 233              	.LCFI7:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
 130:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 237              		.loc 1 130 3 is_stmt 1 view .LVU48
 238              		.loc 1 130 10 is_stmt 0 view .LVU49
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 130 5 view .LVU50
 241 0004 084B     		ldr	r3, .L15
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L14
 244              	.LVL9:
 245              	.L11:
 131:Core/Src/stm32f4xx_hal_msp.c ****   {
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_DISABLE();
 137:Core/Src/stm32f4xx_hal_msp.c ****   
ARM GAS  /tmp/cc0SGqIU.s 			page 8


 138:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration    
 139:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 140:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> DAC_OUT2 
 141:Core/Src/stm32f4xx_hal_msp.c ****     */
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****     /* DAC interrupt DeInit */
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 149:Core/Src/stm32f4xx_hal_msp.c ****   }
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c **** }
 246              		.loc 1 151 1 view .LVU51
 247 000a 08BD     		pop	{r3, pc}
 248              	.LVL10:
 249              	.L14:
 136:Core/Src/stm32f4xx_hal_msp.c ****   
 250              		.loc 1 136 5 is_stmt 1 view .LVU52
 251 000c 074A     		ldr	r2, .L15+4
 252 000e 136C     		ldr	r3, [r2, #64]
 253 0010 23F00053 		bic	r3, r3, #536870912
 254 0014 1364     		str	r3, [r2, #64]
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 255              		.loc 1 142 5 view .LVU53
 256 0016 3021     		movs	r1, #48
 257 0018 0548     		ldr	r0, .L15+8
 258              	.LVL11:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 142 5 is_stmt 0 view .LVU54
 260 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL12:
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 262              		.loc 1 145 5 is_stmt 1 view .LVU55
 263 001e 3620     		movs	r0, #54
 264 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 265              	.LVL13:
 266              		.loc 1 151 1 is_stmt 0 view .LVU56
 267 0024 F1E7     		b	.L11
 268              	.L16:
 269 0026 00BF     		.align	2
 270              	.L15:
 271 0028 00740040 		.word	1073771520
 272 002c 00380240 		.word	1073887232
 273 0030 00000240 		.word	1073872896
 274              		.cfi_endproc
 275              	.LFE132:
 277              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 278              		.align	1
 279              		.global	HAL_RNG_MspInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu fpv4-sp-d16
 285              	HAL_RNG_MspInit:
 286              	.LVL14:
ARM GAS  /tmp/cc0SGqIU.s 			page 9


 287              	.LFB133:
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c **** /**
 154:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP Initialization
 155:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 156:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 157:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 158:Core/Src/stm32f4xx_hal_msp.c **** */
 159:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 160:Core/Src/stm32f4xx_hal_msp.c **** {
 288              		.loc 1 160 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 161:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 293              		.loc 1 161 3 view .LVU58
 294              		.loc 1 161 10 is_stmt 0 view .LVU59
 295 0000 0268     		ldr	r2, [r0]
 296              		.loc 1 161 5 view .LVU60
 297 0002 094B     		ldr	r3, .L24
 298 0004 9A42     		cmp	r2, r3
 299 0006 00D0     		beq	.L23
 300 0008 7047     		bx	lr
 301              	.L23:
 160:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 302              		.loc 1 160 1 view .LVU61
 303 000a 82B0     		sub	sp, sp, #8
 304              	.LCFI8:
 305              		.cfi_def_cfa_offset 8
 162:Core/Src/stm32f4xx_hal_msp.c ****   {
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 306              		.loc 1 167 5 is_stmt 1 view .LVU62
 307              	.LBB6:
 308              		.loc 1 167 5 view .LVU63
 309 000c 0023     		movs	r3, #0
 310 000e 0193     		str	r3, [sp, #4]
 311              		.loc 1 167 5 view .LVU64
 312 0010 064B     		ldr	r3, .L24+4
 313 0012 5A6B     		ldr	r2, [r3, #52]
 314 0014 42F04002 		orr	r2, r2, #64
 315 0018 5A63     		str	r2, [r3, #52]
 316              		.loc 1 167 5 view .LVU65
 317 001a 5B6B     		ldr	r3, [r3, #52]
 318 001c 03F04003 		and	r3, r3, #64
 319 0020 0193     		str	r3, [sp, #4]
 320              		.loc 1 167 5 view .LVU66
 321 0022 019B     		ldr	r3, [sp, #4]
 322              	.LBE6:
 323              		.loc 1 167 5 view .LVU67
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
ARM GAS  /tmp/cc0SGqIU.s 			page 10


 171:Core/Src/stm32f4xx_hal_msp.c ****   }
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c **** }
 324              		.loc 1 173 1 is_stmt 0 view .LVU68
 325 0024 02B0     		add	sp, sp, #8
 326              	.LCFI9:
 327              		.cfi_def_cfa_offset 0
 328              		@ sp needed
 329 0026 7047     		bx	lr
 330              	.L25:
 331              		.align	2
 332              	.L24:
 333 0028 00080650 		.word	1342572544
 334 002c 00380240 		.word	1073887232
 335              		.cfi_endproc
 336              	.LFE133:
 338              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 339              		.align	1
 340              		.global	HAL_RNG_MspDeInit
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 344              		.fpu fpv4-sp-d16
 346              	HAL_RNG_MspDeInit:
 347              	.LVL15:
 348              	.LFB134:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c **** /**
 176:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 177:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 178:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 179:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 180:Core/Src/stm32f4xx_hal_msp.c **** */
 181:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 182:Core/Src/stm32f4xx_hal_msp.c **** {
 349              		.loc 1 182 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 183:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 354              		.loc 1 183 3 view .LVU70
 355              		.loc 1 183 10 is_stmt 0 view .LVU71
 356 0000 0268     		ldr	r2, [r0]
 357              		.loc 1 183 5 view .LVU72
 358 0002 054B     		ldr	r3, .L29
 359 0004 9A42     		cmp	r2, r3
 360 0006 00D0     		beq	.L28
 361              	.L26:
 184:Core/Src/stm32f4xx_hal_msp.c ****   {
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 188:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 189:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc0SGqIU.s 			page 11


 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** }
 362              		.loc 1 195 1 view .LVU73
 363 0008 7047     		bx	lr
 364              	.L28:
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 365              		.loc 1 189 5 is_stmt 1 view .LVU74
 366 000a 044A     		ldr	r2, .L29+4
 367 000c 536B     		ldr	r3, [r2, #52]
 368 000e 23F04003 		bic	r3, r3, #64
 369 0012 5363     		str	r3, [r2, #52]
 370              		.loc 1 195 1 is_stmt 0 view .LVU75
 371 0014 F8E7     		b	.L26
 372              	.L30:
 373 0016 00BF     		.align	2
 374              	.L29:
 375 0018 00080650 		.word	1342572544
 376 001c 00380240 		.word	1073887232
 377              		.cfi_endproc
 378              	.LFE134:
 380              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 381              		.align	1
 382              		.global	HAL_SD_MspInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	HAL_SD_MspInit:
 389              	.LVL16:
 390              	.LFB135:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c **** /**
 198:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
 199:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 200:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 201:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 202:Core/Src/stm32f4xx_hal_msp.c **** */
 203:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 204:Core/Src/stm32f4xx_hal_msp.c **** {
 391              		.loc 1 204 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 32
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		.loc 1 204 1 is_stmt 0 view .LVU77
 396 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 397              	.LCFI10:
 398              		.cfi_def_cfa_offset 28
 399              		.cfi_offset 4, -28
 400              		.cfi_offset 5, -24
 401              		.cfi_offset 6, -20
 402              		.cfi_offset 7, -16
 403              		.cfi_offset 8, -12
 404              		.cfi_offset 9, -8
 405              		.cfi_offset 14, -4
 406 0004 89B0     		sub	sp, sp, #36
ARM GAS  /tmp/cc0SGqIU.s 			page 12


 407              	.LCFI11:
 408              		.cfi_def_cfa_offset 64
 205:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 409              		.loc 1 205 3 is_stmt 1 view .LVU78
 410              		.loc 1 205 20 is_stmt 0 view .LVU79
 411 0006 0023     		movs	r3, #0
 412 0008 0393     		str	r3, [sp, #12]
 413 000a 0493     		str	r3, [sp, #16]
 414 000c 0593     		str	r3, [sp, #20]
 415 000e 0693     		str	r3, [sp, #24]
 416 0010 0793     		str	r3, [sp, #28]
 206:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 417              		.loc 1 206 3 is_stmt 1 view .LVU80
 418              		.loc 1 206 9 is_stmt 0 view .LVU81
 419 0012 0268     		ldr	r2, [r0]
 420              		.loc 1 206 5 view .LVU82
 421 0014 4F4B     		ldr	r3, .L39
 422 0016 9A42     		cmp	r2, r3
 423 0018 02D0     		beq	.L36
 424              	.LVL17:
 425              	.L31:
 207:Core/Src/stm32f4xx_hal_msp.c ****   {
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 211:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 212:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 213:Core/Src/stm32f4xx_hal_msp.c ****   
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 217:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 218:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 219:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
 220:Core/Src/stm32f4xx_hal_msp.c ****     */
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA Init */
 236:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO_RX Init */
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Instance = DMA2_Stream3;
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 240:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 241:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 242:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
ARM GAS  /tmp/cc0SGqIU.s 			page 13


 243:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 244:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 249:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 250:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 251:Core/Src/stm32f4xx_hal_msp.c ****     {
 252:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 253:Core/Src/stm32f4xx_hal_msp.c ****     }
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO_TX Init */
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Instance = DMA2_Stream6;
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 260:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 261:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 262:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 263:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 264:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 271:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 272:Core/Src/stm32f4xx_hal_msp.c ****     {
 273:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 274:Core/Src/stm32f4xx_hal_msp.c ****     }
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt Init */
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 280:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 281:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 284:Core/Src/stm32f4xx_hal_msp.c ****   }
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c **** }
 426              		.loc 1 286 1 view .LVU83
 427 001a 09B0     		add	sp, sp, #36
 428              	.LCFI12:
 429              		.cfi_remember_state
 430              		.cfi_def_cfa_offset 28
 431              		@ sp needed
 432 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 433              	.LVL18:
 434              	.L36:
 435              	.LCFI13:
 436              		.cfi_restore_state
 437              		.loc 1 286 1 view .LVU84
 438 0020 0446     		mov	r4, r0
ARM GAS  /tmp/cc0SGqIU.s 			page 14


 212:Core/Src/stm32f4xx_hal_msp.c ****   
 439              		.loc 1 212 5 is_stmt 1 view .LVU85
 440              	.LBB7:
 212:Core/Src/stm32f4xx_hal_msp.c ****   
 441              		.loc 1 212 5 view .LVU86
 442 0022 0025     		movs	r5, #0
 443 0024 0095     		str	r5, [sp]
 212:Core/Src/stm32f4xx_hal_msp.c ****   
 444              		.loc 1 212 5 view .LVU87
 445 0026 03F58633 		add	r3, r3, #68608
 446 002a 5A6C     		ldr	r2, [r3, #68]
 447 002c 42F40062 		orr	r2, r2, #2048
 448 0030 5A64     		str	r2, [r3, #68]
 212:Core/Src/stm32f4xx_hal_msp.c ****   
 449              		.loc 1 212 5 view .LVU88
 450 0032 5A6C     		ldr	r2, [r3, #68]
 451 0034 02F40062 		and	r2, r2, #2048
 452 0038 0092     		str	r2, [sp]
 212:Core/Src/stm32f4xx_hal_msp.c ****   
 453              		.loc 1 212 5 view .LVU89
 454 003a 009A     		ldr	r2, [sp]
 455              	.LBE7:
 212:Core/Src/stm32f4xx_hal_msp.c ****   
 456              		.loc 1 212 5 view .LVU90
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 457              		.loc 1 214 5 view .LVU91
 458              	.LBB8:
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 459              		.loc 1 214 5 view .LVU92
 460 003c 0195     		str	r5, [sp, #4]
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 461              		.loc 1 214 5 view .LVU93
 462 003e 1A6B     		ldr	r2, [r3, #48]
 463 0040 42F00402 		orr	r2, r2, #4
 464 0044 1A63     		str	r2, [r3, #48]
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 465              		.loc 1 214 5 view .LVU94
 466 0046 1A6B     		ldr	r2, [r3, #48]
 467 0048 02F00402 		and	r2, r2, #4
 468 004c 0192     		str	r2, [sp, #4]
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 469              		.loc 1 214 5 view .LVU95
 470 004e 019A     		ldr	r2, [sp, #4]
 471              	.LBE8:
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 472              		.loc 1 214 5 view .LVU96
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 473              		.loc 1 215 5 view .LVU97
 474              	.LBB9:
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 475              		.loc 1 215 5 view .LVU98
 476 0050 0295     		str	r5, [sp, #8]
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 477              		.loc 1 215 5 view .LVU99
 478 0052 1A6B     		ldr	r2, [r3, #48]
 479 0054 42F00802 		orr	r2, r2, #8
 480 0058 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/cc0SGqIU.s 			page 15


 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 481              		.loc 1 215 5 view .LVU100
 482 005a 1B6B     		ldr	r3, [r3, #48]
 483 005c 03F00803 		and	r3, r3, #8
 484 0060 0293     		str	r3, [sp, #8]
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 485              		.loc 1 215 5 view .LVU101
 486 0062 029B     		ldr	r3, [sp, #8]
 487              	.LBE9:
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 488              		.loc 1 215 5 view .LVU102
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489              		.loc 1 221 5 view .LVU103
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 490              		.loc 1 221 25 is_stmt 0 view .LVU104
 491 0064 4FF48853 		mov	r3, #4352
 492 0068 0393     		str	r3, [sp, #12]
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 493              		.loc 1 222 5 is_stmt 1 view .LVU105
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 494              		.loc 1 222 26 is_stmt 0 view .LVU106
 495 006a 4FF00209 		mov	r9, #2
 496 006e CDF81090 		str	r9, [sp, #16]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 497              		.loc 1 223 5 is_stmt 1 view .LVU107
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 498              		.loc 1 223 26 is_stmt 0 view .LVU108
 499 0072 0595     		str	r5, [sp, #20]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 500              		.loc 1 224 5 is_stmt 1 view .LVU109
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 501              		.loc 1 224 27 is_stmt 0 view .LVU110
 502 0074 0326     		movs	r6, #3
 503 0076 0696     		str	r6, [sp, #24]
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 504              		.loc 1 225 5 is_stmt 1 view .LVU111
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 505              		.loc 1 225 31 is_stmt 0 view .LVU112
 506 0078 4FF00C08 		mov	r8, #12
 507 007c CDF81C80 		str	r8, [sp, #28]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 508              		.loc 1 226 5 is_stmt 1 view .LVU113
 509 0080 0DEB0801 		add	r1, sp, r8
 510 0084 3448     		ldr	r0, .L39+4
 511              	.LVL19:
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 512              		.loc 1 226 5 is_stmt 0 view .LVU114
 513 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 514              	.LVL20:
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515              		.loc 1 228 5 is_stmt 1 view .LVU115
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 516              		.loc 1 228 25 is_stmt 0 view .LVU116
 517 008a 0427     		movs	r7, #4
 518 008c 0397     		str	r7, [sp, #12]
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 519              		.loc 1 229 5 is_stmt 1 view .LVU117
ARM GAS  /tmp/cc0SGqIU.s 			page 16


 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 520              		.loc 1 229 26 is_stmt 0 view .LVU118
 521 008e CDF81090 		str	r9, [sp, #16]
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 522              		.loc 1 230 5 is_stmt 1 view .LVU119
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 523              		.loc 1 230 26 is_stmt 0 view .LVU120
 524 0092 0595     		str	r5, [sp, #20]
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 525              		.loc 1 231 5 is_stmt 1 view .LVU121
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 526              		.loc 1 231 27 is_stmt 0 view .LVU122
 527 0094 0696     		str	r6, [sp, #24]
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 528              		.loc 1 232 5 is_stmt 1 view .LVU123
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 529              		.loc 1 232 31 is_stmt 0 view .LVU124
 530 0096 CDF81C80 		str	r8, [sp, #28]
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 233 5 is_stmt 1 view .LVU125
 532 009a 0DEB0801 		add	r1, sp, r8
 533 009e 2F48     		ldr	r0, .L39+8
 534 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 535              	.LVL21:
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 536              		.loc 1 237 5 view .LVU126
 237:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 537              		.loc 1 237 27 is_stmt 0 view .LVU127
 538 00a4 2E48     		ldr	r0, .L39+12
 539 00a6 2F4B     		ldr	r3, .L39+16
 540 00a8 0360     		str	r3, [r0]
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 541              		.loc 1 238 5 is_stmt 1 view .LVU128
 238:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 542              		.loc 1 238 31 is_stmt 0 view .LVU129
 543 00aa 4FF00063 		mov	r3, #134217728
 544 00ae 4360     		str	r3, [r0, #4]
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 545              		.loc 1 239 5 is_stmt 1 view .LVU130
 239:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 546              		.loc 1 239 33 is_stmt 0 view .LVU131
 547 00b0 8560     		str	r5, [r0, #8]
 240:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 548              		.loc 1 240 5 is_stmt 1 view .LVU132
 240:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 549              		.loc 1 240 33 is_stmt 0 view .LVU133
 550 00b2 C560     		str	r5, [r0, #12]
 241:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 551              		.loc 1 241 5 is_stmt 1 view .LVU134
 241:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 552              		.loc 1 241 30 is_stmt 0 view .LVU135
 553 00b4 4FF48063 		mov	r3, #1024
 554 00b8 0361     		str	r3, [r0, #16]
 242:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 555              		.loc 1 242 5 is_stmt 1 view .LVU136
 242:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 556              		.loc 1 242 43 is_stmt 0 view .LVU137
ARM GAS  /tmp/cc0SGqIU.s 			page 17


 557 00ba 4FF48053 		mov	r3, #4096
 558 00be 4361     		str	r3, [r0, #20]
 243:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 559              		.loc 1 243 5 is_stmt 1 view .LVU138
 243:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 560              		.loc 1 243 40 is_stmt 0 view .LVU139
 561 00c0 4FF48043 		mov	r3, #16384
 562 00c4 8361     		str	r3, [r0, #24]
 244:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 563              		.loc 1 244 5 is_stmt 1 view .LVU140
 244:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 564              		.loc 1 244 28 is_stmt 0 view .LVU141
 565 00c6 2023     		movs	r3, #32
 566 00c8 C361     		str	r3, [r0, #28]
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 567              		.loc 1 245 5 is_stmt 1 view .LVU142
 245:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 568              		.loc 1 245 32 is_stmt 0 view .LVU143
 569 00ca 0562     		str	r5, [r0, #32]
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 570              		.loc 1 246 5 is_stmt 1 view .LVU144
 246:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 571              		.loc 1 246 32 is_stmt 0 view .LVU145
 572 00cc 4762     		str	r7, [r0, #36]
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 573              		.loc 1 247 5 is_stmt 1 view .LVU146
 247:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 574              		.loc 1 247 37 is_stmt 0 view .LVU147
 575 00ce 8662     		str	r6, [r0, #40]
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 576              		.loc 1 248 5 is_stmt 1 view .LVU148
 248:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 577              		.loc 1 248 32 is_stmt 0 view .LVU149
 578 00d0 4FF40003 		mov	r3, #8388608
 579 00d4 C362     		str	r3, [r0, #44]
 249:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 580              		.loc 1 249 5 is_stmt 1 view .LVU150
 249:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 581              		.loc 1 249 35 is_stmt 0 view .LVU151
 582 00d6 4FF40013 		mov	r3, #2097152
 583 00da 0363     		str	r3, [r0, #48]
 250:Core/Src/stm32f4xx_hal_msp.c ****     {
 584              		.loc 1 250 5 is_stmt 1 view .LVU152
 250:Core/Src/stm32f4xx_hal_msp.c ****     {
 585              		.loc 1 250 9 is_stmt 0 view .LVU153
 586 00dc FFF7FEFF 		bl	HAL_DMA_Init
 587              	.LVL22:
 250:Core/Src/stm32f4xx_hal_msp.c ****     {
 588              		.loc 1 250 8 view .LVU154
 589 00e0 0028     		cmp	r0, #0
 590 00e2 31D1     		bne	.L37
 591              	.L33:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 592              		.loc 1 255 5 is_stmt 1 view .LVU155
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 255 5 view .LVU156
 594 00e4 1E4B     		ldr	r3, .L39+12
ARM GAS  /tmp/cc0SGqIU.s 			page 18


 595 00e6 2364     		str	r3, [r4, #64]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 255 5 view .LVU157
 597 00e8 9C63     		str	r4, [r3, #56]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 598              		.loc 1 255 5 view .LVU158
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 599              		.loc 1 258 5 view .LVU159
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 600              		.loc 1 258 27 is_stmt 0 view .LVU160
 601 00ea 1F48     		ldr	r0, .L39+20
 602 00ec 1F4B     		ldr	r3, .L39+24
 603 00ee 0360     		str	r3, [r0]
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 604              		.loc 1 259 5 is_stmt 1 view .LVU161
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 605              		.loc 1 259 31 is_stmt 0 view .LVU162
 606 00f0 4FF00063 		mov	r3, #134217728
 607 00f4 4360     		str	r3, [r0, #4]
 260:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 608              		.loc 1 260 5 is_stmt 1 view .LVU163
 260:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 609              		.loc 1 260 33 is_stmt 0 view .LVU164
 610 00f6 4023     		movs	r3, #64
 611 00f8 8360     		str	r3, [r0, #8]
 261:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 612              		.loc 1 261 5 is_stmt 1 view .LVU165
 261:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 613              		.loc 1 261 33 is_stmt 0 view .LVU166
 614 00fa 0023     		movs	r3, #0
 615 00fc C360     		str	r3, [r0, #12]
 262:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 616              		.loc 1 262 5 is_stmt 1 view .LVU167
 262:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 617              		.loc 1 262 30 is_stmt 0 view .LVU168
 618 00fe 4FF48062 		mov	r2, #1024
 619 0102 0261     		str	r2, [r0, #16]
 263:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 620              		.loc 1 263 5 is_stmt 1 view .LVU169
 263:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 621              		.loc 1 263 43 is_stmt 0 view .LVU170
 622 0104 4FF48052 		mov	r2, #4096
 623 0108 4261     		str	r2, [r0, #20]
 264:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 624              		.loc 1 264 5 is_stmt 1 view .LVU171
 264:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 625              		.loc 1 264 40 is_stmt 0 view .LVU172
 626 010a 4FF48042 		mov	r2, #16384
 627 010e 8261     		str	r2, [r0, #24]
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 628              		.loc 1 265 5 is_stmt 1 view .LVU173
 265:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 629              		.loc 1 265 28 is_stmt 0 view .LVU174
 630 0110 2022     		movs	r2, #32
 631 0112 C261     		str	r2, [r0, #28]
 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 632              		.loc 1 266 5 is_stmt 1 view .LVU175
ARM GAS  /tmp/cc0SGqIU.s 			page 19


 266:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 633              		.loc 1 266 32 is_stmt 0 view .LVU176
 634 0114 0362     		str	r3, [r0, #32]
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 635              		.loc 1 267 5 is_stmt 1 view .LVU177
 267:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 636              		.loc 1 267 32 is_stmt 0 view .LVU178
 637 0116 0423     		movs	r3, #4
 638 0118 4362     		str	r3, [r0, #36]
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 639              		.loc 1 268 5 is_stmt 1 view .LVU179
 268:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 640              		.loc 1 268 37 is_stmt 0 view .LVU180
 641 011a 0323     		movs	r3, #3
 642 011c 8362     		str	r3, [r0, #40]
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 643              		.loc 1 269 5 is_stmt 1 view .LVU181
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 644              		.loc 1 269 32 is_stmt 0 view .LVU182
 645 011e 4FF40003 		mov	r3, #8388608
 646 0122 C362     		str	r3, [r0, #44]
 270:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 647              		.loc 1 270 5 is_stmt 1 view .LVU183
 270:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 648              		.loc 1 270 35 is_stmt 0 view .LVU184
 649 0124 4FF40013 		mov	r3, #2097152
 650 0128 0363     		str	r3, [r0, #48]
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 651              		.loc 1 271 5 is_stmt 1 view .LVU185
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 652              		.loc 1 271 9 is_stmt 0 view .LVU186
 653 012a FFF7FEFF 		bl	HAL_DMA_Init
 654              	.LVL23:
 271:Core/Src/stm32f4xx_hal_msp.c ****     {
 655              		.loc 1 271 8 view .LVU187
 656 012e 70B9     		cbnz	r0, .L38
 657              	.L34:
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 658              		.loc 1 276 5 is_stmt 1 view .LVU188
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 659              		.loc 1 276 5 view .LVU189
 660 0130 0D4B     		ldr	r3, .L39+20
 661 0132 E363     		str	r3, [r4, #60]
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 662              		.loc 1 276 5 view .LVU190
 663 0134 9C63     		str	r4, [r3, #56]
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 664              		.loc 1 276 5 view .LVU191
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 665              		.loc 1 279 5 view .LVU192
 666 0136 0022     		movs	r2, #0
 667 0138 0521     		movs	r1, #5
 668 013a 3120     		movs	r0, #49
 669 013c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 670              	.LVL24:
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 671              		.loc 1 280 5 view .LVU193
ARM GAS  /tmp/cc0SGqIU.s 			page 20


 672 0140 3120     		movs	r0, #49
 673 0142 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 674              	.LVL25:
 675              		.loc 1 286 1 is_stmt 0 view .LVU194
 676 0146 68E7     		b	.L31
 677              	.L37:
 252:Core/Src/stm32f4xx_hal_msp.c ****     }
 678              		.loc 1 252 7 is_stmt 1 view .LVU195
 679 0148 FFF7FEFF 		bl	Error_Handler
 680              	.LVL26:
 681 014c CAE7     		b	.L33
 682              	.L38:
 273:Core/Src/stm32f4xx_hal_msp.c ****     }
 683              		.loc 1 273 7 view .LVU196
 684 014e FFF7FEFF 		bl	Error_Handler
 685              	.LVL27:
 686 0152 EDE7     		b	.L34
 687              	.L40:
 688              		.align	2
 689              	.L39:
 690 0154 002C0140 		.word	1073818624
 691 0158 00080240 		.word	1073874944
 692 015c 000C0240 		.word	1073875968
 693 0160 00000000 		.word	hdma_sdio_rx
 694 0164 58640240 		.word	1073898584
 695 0168 00000000 		.word	hdma_sdio_tx
 696 016c A0640240 		.word	1073898656
 697              		.cfi_endproc
 698              	.LFE135:
 700              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 701              		.align	1
 702              		.global	HAL_SD_MspDeInit
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 706              		.fpu fpv4-sp-d16
 708              	HAL_SD_MspDeInit:
 709              	.LVL28:
 710              	.LFB136:
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c **** /**
 289:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 290:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 291:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 292:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32f4xx_hal_msp.c **** */
 294:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 295:Core/Src/stm32f4xx_hal_msp.c **** {
 711              		.loc 1 295 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 296:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 715              		.loc 1 296 3 view .LVU198
 716              		.loc 1 296 9 is_stmt 0 view .LVU199
 717 0000 0268     		ldr	r2, [r0]
 718              		.loc 1 296 5 view .LVU200
ARM GAS  /tmp/cc0SGqIU.s 			page 21


 719 0002 0F4B     		ldr	r3, .L48
 720 0004 9A42     		cmp	r2, r3
 721 0006 00D0     		beq	.L47
 722 0008 7047     		bx	lr
 723              	.L47:
 295:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 724              		.loc 1 295 1 view .LVU201
 725 000a 10B5     		push	{r4, lr}
 726              	.LCFI14:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 4, -8
 729              		.cfi_offset 14, -4
 730 000c 0446     		mov	r4, r0
 297:Core/Src/stm32f4xx_hal_msp.c ****   {
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 301:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 302:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 731              		.loc 1 302 5 is_stmt 1 view .LVU202
 732 000e 0D4A     		ldr	r2, .L48+4
 733 0010 536C     		ldr	r3, [r2, #68]
 734 0012 23F40063 		bic	r3, r3, #2048
 735 0016 5364     		str	r3, [r2, #68]
 303:Core/Src/stm32f4xx_hal_msp.c ****   
 304:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 305:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 306:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 307:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
 308:Core/Src/stm32f4xx_hal_msp.c ****     */
 309:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_12);
 736              		.loc 1 309 5 view .LVU203
 737 0018 4FF48851 		mov	r1, #4352
 738 001c 0A48     		ldr	r0, .L48+8
 739              	.LVL29:
 740              		.loc 1 309 5 is_stmt 0 view .LVU204
 741 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 742              	.LVL30:
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 743              		.loc 1 311 5 is_stmt 1 view .LVU205
 744 0022 0421     		movs	r1, #4
 745 0024 0948     		ldr	r0, .L48+12
 746 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 747              	.LVL31:
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA DeInit */
 314:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 748              		.loc 1 314 5 view .LVU206
 749 002a 206C     		ldr	r0, [r4, #64]
 750 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 751              	.LVL32:
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 752              		.loc 1 315 5 view .LVU207
 753 0030 E06B     		ldr	r0, [r4, #60]
 754 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 755              	.LVL33:
ARM GAS  /tmp/cc0SGqIU.s 			page 22


 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt DeInit */
 318:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDIO_IRQn);
 756              		.loc 1 318 5 view .LVU208
 757 0036 3120     		movs	r0, #49
 758 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 759              	.LVL34:
 319:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 322:Core/Src/stm32f4xx_hal_msp.c ****   }
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c **** }
 760              		.loc 1 324 1 is_stmt 0 view .LVU209
 761 003c 10BD     		pop	{r4, pc}
 762              	.LVL35:
 763              	.L49:
 764              		.loc 1 324 1 view .LVU210
 765 003e 00BF     		.align	2
 766              	.L48:
 767 0040 002C0140 		.word	1073818624
 768 0044 00380240 		.word	1073887232
 769 0048 00080240 		.word	1073874944
 770 004c 000C0240 		.word	1073875968
 771              		.cfi_endproc
 772              	.LFE136:
 774              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 775              		.align	1
 776              		.global	HAL_TIM_Base_MspInit
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv4-sp-d16
 782              	HAL_TIM_Base_MspInit:
 783              	.LVL36:
 784              	.LFB137:
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c **** /**
 327:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 328:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 329:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 330:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 331:Core/Src/stm32f4xx_hal_msp.c **** */
 332:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 333:Core/Src/stm32f4xx_hal_msp.c **** {
 785              		.loc 1 333 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 8
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 334:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM7)
 789              		.loc 1 334 3 view .LVU212
 790              		.loc 1 334 15 is_stmt 0 view .LVU213
 791 0000 0268     		ldr	r2, [r0]
 792              		.loc 1 334 5 view .LVU214
 793 0002 0E4B     		ldr	r3, .L57
 794 0004 9A42     		cmp	r2, r3
 795 0006 00D0     		beq	.L56
ARM GAS  /tmp/cc0SGqIU.s 			page 23


 796 0008 7047     		bx	lr
 797              	.L56:
 333:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM7)
 798              		.loc 1 333 1 view .LVU215
 799 000a 00B5     		push	{lr}
 800              	.LCFI15:
 801              		.cfi_def_cfa_offset 4
 802              		.cfi_offset 14, -4
 803 000c 83B0     		sub	sp, sp, #12
 804              	.LCFI16:
 805              		.cfi_def_cfa_offset 16
 335:Core/Src/stm32f4xx_hal_msp.c ****   {
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 339:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 340:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 806              		.loc 1 340 5 is_stmt 1 view .LVU216
 807              	.LBB10:
 808              		.loc 1 340 5 view .LVU217
 809 000e 0022     		movs	r2, #0
 810 0010 0192     		str	r2, [sp, #4]
 811              		.loc 1 340 5 view .LVU218
 812 0012 03F50933 		add	r3, r3, #140288
 813 0016 196C     		ldr	r1, [r3, #64]
 814 0018 41F02001 		orr	r1, r1, #32
 815 001c 1964     		str	r1, [r3, #64]
 816              		.loc 1 340 5 view .LVU219
 817 001e 1B6C     		ldr	r3, [r3, #64]
 818 0020 03F02003 		and	r3, r3, #32
 819 0024 0193     		str	r3, [sp, #4]
 820              		.loc 1 340 5 view .LVU220
 821 0026 019B     		ldr	r3, [sp, #4]
 822              	.LBE10:
 823              		.loc 1 340 5 view .LVU221
 341:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 824              		.loc 1 342 5 view .LVU222
 825 0028 0521     		movs	r1, #5
 826 002a 3720     		movs	r0, #55
 827              	.LVL37:
 828              		.loc 1 342 5 is_stmt 0 view .LVU223
 829 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 830              	.LVL38:
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 831              		.loc 1 343 5 is_stmt 1 view .LVU224
 832 0030 3720     		movs	r0, #55
 833 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 834              	.LVL39:
 344:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 345:Core/Src/stm32f4xx_hal_msp.c **** 
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 347:Core/Src/stm32f4xx_hal_msp.c ****   }
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 349:Core/Src/stm32f4xx_hal_msp.c **** }
 835              		.loc 1 349 1 is_stmt 0 view .LVU225
 836 0036 03B0     		add	sp, sp, #12
ARM GAS  /tmp/cc0SGqIU.s 			page 24


 837              	.LCFI17:
 838              		.cfi_def_cfa_offset 4
 839              		@ sp needed
 840 0038 5DF804FB 		ldr	pc, [sp], #4
 841              	.L58:
 842              		.align	2
 843              	.L57:
 844 003c 00140040 		.word	1073746944
 845              		.cfi_endproc
 846              	.LFE137:
 848              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 849              		.align	1
 850              		.global	HAL_TIM_Base_MspDeInit
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv4-sp-d16
 856              	HAL_TIM_Base_MspDeInit:
 857              	.LVL40:
 858              	.LFB138:
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c **** /**
 352:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 353:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 354:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 355:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 356:Core/Src/stm32f4xx_hal_msp.c **** */
 357:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 358:Core/Src/stm32f4xx_hal_msp.c **** {
 859              		.loc 1 358 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		.loc 1 358 1 is_stmt 0 view .LVU227
 864 0000 08B5     		push	{r3, lr}
 865              	.LCFI18:
 866              		.cfi_def_cfa_offset 8
 867              		.cfi_offset 3, -8
 868              		.cfi_offset 14, -4
 359:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM7)
 869              		.loc 1 359 3 is_stmt 1 view .LVU228
 870              		.loc 1 359 15 is_stmt 0 view .LVU229
 871 0002 0268     		ldr	r2, [r0]
 872              		.loc 1 359 5 view .LVU230
 873 0004 064B     		ldr	r3, .L63
 874 0006 9A42     		cmp	r2, r3
 875 0008 00D0     		beq	.L62
 876              	.LVL41:
 877              	.L59:
 360:Core/Src/stm32f4xx_hal_msp.c ****   {
 361:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 364:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 365:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 367:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
ARM GAS  /tmp/cc0SGqIU.s 			page 25


 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 372:Core/Src/stm32f4xx_hal_msp.c ****   }
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c **** }
 878              		.loc 1 374 1 view .LVU231
 879 000a 08BD     		pop	{r3, pc}
 880              	.LVL42:
 881              	.L62:
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 882              		.loc 1 365 5 is_stmt 1 view .LVU232
 883 000c 054A     		ldr	r2, .L63+4
 884 000e 136C     		ldr	r3, [r2, #64]
 885 0010 23F02003 		bic	r3, r3, #32
 886 0014 1364     		str	r3, [r2, #64]
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 887              		.loc 1 368 5 view .LVU233
 888 0016 3720     		movs	r0, #55
 889              	.LVL43:
 368:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 890              		.loc 1 368 5 is_stmt 0 view .LVU234
 891 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 892              	.LVL44:
 893              		.loc 1 374 1 view .LVU235
 894 001c F5E7     		b	.L59
 895              	.L64:
 896 001e 00BF     		.align	2
 897              	.L63:
 898 0020 00140040 		.word	1073746944
 899 0024 00380240 		.word	1073887232
 900              		.cfi_endproc
 901              	.LFE138:
 903              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 904              		.align	1
 905              		.global	HAL_UART_MspInit
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu fpv4-sp-d16
 911              	HAL_UART_MspInit:
 912              	.LVL45:
 913              	.LFB139:
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c **** /**
 377:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 378:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 379:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 380:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 381:Core/Src/stm32f4xx_hal_msp.c **** */
 382:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 383:Core/Src/stm32f4xx_hal_msp.c **** {
 914              		.loc 1 383 1 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 32
 917              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc0SGqIU.s 			page 26


 918              		.loc 1 383 1 is_stmt 0 view .LVU237
 919 0000 00B5     		push	{lr}
 920              	.LCFI19:
 921              		.cfi_def_cfa_offset 4
 922              		.cfi_offset 14, -4
 923 0002 89B0     		sub	sp, sp, #36
 924              	.LCFI20:
 925              		.cfi_def_cfa_offset 40
 384:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 926              		.loc 1 384 3 is_stmt 1 view .LVU238
 927              		.loc 1 384 20 is_stmt 0 view .LVU239
 928 0004 0023     		movs	r3, #0
 929 0006 0393     		str	r3, [sp, #12]
 930 0008 0493     		str	r3, [sp, #16]
 931 000a 0593     		str	r3, [sp, #20]
 932 000c 0693     		str	r3, [sp, #24]
 933 000e 0793     		str	r3, [sp, #28]
 385:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 934              		.loc 1 385 3 is_stmt 1 view .LVU240
 935              		.loc 1 385 11 is_stmt 0 view .LVU241
 936 0010 0268     		ldr	r2, [r0]
 937              		.loc 1 385 5 view .LVU242
 938 0012 03F18043 		add	r3, r3, #1073741824
 939 0016 03F58833 		add	r3, r3, #69632
 940 001a 9A42     		cmp	r2, r3
 941 001c 02D0     		beq	.L68
 942              	.LVL46:
 943              	.L65:
 386:Core/Src/stm32f4xx_hal_msp.c ****   {
 387:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 390:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 391:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 392:Core/Src/stm32f4xx_hal_msp.c ****   
 393:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 394:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 395:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 396:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX 
 397:Core/Src/stm32f4xx_hal_msp.c ****     */
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 399:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 403:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 407:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 408:Core/Src/stm32f4xx_hal_msp.c ****   }
 409:Core/Src/stm32f4xx_hal_msp.c **** 
 410:Core/Src/stm32f4xx_hal_msp.c **** }
 944              		.loc 1 410 1 view .LVU243
 945 001e 09B0     		add	sp, sp, #36
 946              	.LCFI21:
 947              		.cfi_remember_state
ARM GAS  /tmp/cc0SGqIU.s 			page 27


 948              		.cfi_def_cfa_offset 4
 949              		@ sp needed
 950 0020 5DF804FB 		ldr	pc, [sp], #4
 951              	.LVL47:
 952              	.L68:
 953              	.LCFI22:
 954              		.cfi_restore_state
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 955              		.loc 1 391 5 is_stmt 1 view .LVU244
 956              	.LBB11:
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 957              		.loc 1 391 5 view .LVU245
 958 0024 0022     		movs	r2, #0
 959 0026 0192     		str	r2, [sp, #4]
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 960              		.loc 1 391 5 view .LVU246
 961 0028 03F59433 		add	r3, r3, #75776
 962 002c 596C     		ldr	r1, [r3, #68]
 963 002e 41F01001 		orr	r1, r1, #16
 964 0032 5964     		str	r1, [r3, #68]
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 965              		.loc 1 391 5 view .LVU247
 966 0034 596C     		ldr	r1, [r3, #68]
 967 0036 01F01001 		and	r1, r1, #16
 968 003a 0191     		str	r1, [sp, #4]
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 969              		.loc 1 391 5 view .LVU248
 970 003c 0199     		ldr	r1, [sp, #4]
 971              	.LBE11:
 391:Core/Src/stm32f4xx_hal_msp.c ****   
 972              		.loc 1 391 5 view .LVU249
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 973              		.loc 1 393 5 view .LVU250
 974              	.LBB12:
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 975              		.loc 1 393 5 view .LVU251
 976 003e 0292     		str	r2, [sp, #8]
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 977              		.loc 1 393 5 view .LVU252
 978 0040 196B     		ldr	r1, [r3, #48]
 979 0042 41F00101 		orr	r1, r1, #1
 980 0046 1963     		str	r1, [r3, #48]
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 981              		.loc 1 393 5 view .LVU253
 982 0048 1B6B     		ldr	r3, [r3, #48]
 983 004a 03F00103 		and	r3, r3, #1
 984 004e 0293     		str	r3, [sp, #8]
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 985              		.loc 1 393 5 view .LVU254
 986 0050 029B     		ldr	r3, [sp, #8]
 987              	.LBE12:
 393:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 988              		.loc 1 393 5 view .LVU255
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 989              		.loc 1 398 5 view .LVU256
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 990              		.loc 1 398 25 is_stmt 0 view .LVU257
ARM GAS  /tmp/cc0SGqIU.s 			page 28


 991 0052 4FF4C063 		mov	r3, #1536
 992 0056 0393     		str	r3, [sp, #12]
 399:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 993              		.loc 1 399 5 is_stmt 1 view .LVU258
 399:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 994              		.loc 1 399 26 is_stmt 0 view .LVU259
 995 0058 0223     		movs	r3, #2
 996 005a 0493     		str	r3, [sp, #16]
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 997              		.loc 1 400 5 is_stmt 1 view .LVU260
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 998              		.loc 1 400 26 is_stmt 0 view .LVU261
 999 005c 0592     		str	r2, [sp, #20]
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1000              		.loc 1 401 5 is_stmt 1 view .LVU262
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1001              		.loc 1 401 27 is_stmt 0 view .LVU263
 1002 005e 0323     		movs	r3, #3
 1003 0060 0693     		str	r3, [sp, #24]
 402:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1004              		.loc 1 402 5 is_stmt 1 view .LVU264
 402:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1005              		.loc 1 402 31 is_stmt 0 view .LVU265
 1006 0062 0723     		movs	r3, #7
 1007 0064 0793     		str	r3, [sp, #28]
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 1008              		.loc 1 403 5 is_stmt 1 view .LVU266
 1009 0066 03A9     		add	r1, sp, #12
 1010 0068 0148     		ldr	r0, .L69
 1011              	.LVL48:
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 1012              		.loc 1 403 5 is_stmt 0 view .LVU267
 1013 006a FFF7FEFF 		bl	HAL_GPIO_Init
 1014              	.LVL49:
 1015              		.loc 1 410 1 view .LVU268
 1016 006e D6E7     		b	.L65
 1017              	.L70:
 1018              		.align	2
 1019              	.L69:
 1020 0070 00000240 		.word	1073872896
 1021              		.cfi_endproc
 1022              	.LFE139:
 1024              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1025              		.align	1
 1026              		.global	HAL_UART_MspDeInit
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu fpv4-sp-d16
 1032              	HAL_UART_MspDeInit:
 1033              	.LVL50:
 1034              	.LFB140:
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 412:Core/Src/stm32f4xx_hal_msp.c **** /**
 413:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 414:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 415:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/cc0SGqIU.s 			page 29


 416:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 417:Core/Src/stm32f4xx_hal_msp.c **** */
 418:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 419:Core/Src/stm32f4xx_hal_msp.c **** {
 1035              		.loc 1 419 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		.loc 1 419 1 is_stmt 0 view .LVU270
 1040 0000 08B5     		push	{r3, lr}
 1041              	.LCFI23:
 1042              		.cfi_def_cfa_offset 8
 1043              		.cfi_offset 3, -8
 1044              		.cfi_offset 14, -4
 420:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1045              		.loc 1 420 3 is_stmt 1 view .LVU271
 1046              		.loc 1 420 11 is_stmt 0 view .LVU272
 1047 0002 0268     		ldr	r2, [r0]
 1048              		.loc 1 420 5 view .LVU273
 1049 0004 074B     		ldr	r3, .L75
 1050 0006 9A42     		cmp	r2, r3
 1051 0008 00D0     		beq	.L74
 1052              	.LVL51:
 1053              	.L71:
 421:Core/Src/stm32f4xx_hal_msp.c ****   {
 422:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 425:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 426:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 427:Core/Src/stm32f4xx_hal_msp.c ****   
 428:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 429:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 430:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX 
 431:Core/Src/stm32f4xx_hal_msp.c ****     */
 432:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 433:Core/Src/stm32f4xx_hal_msp.c **** 
 434:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 437:Core/Src/stm32f4xx_hal_msp.c ****   }
 438:Core/Src/stm32f4xx_hal_msp.c **** 
 439:Core/Src/stm32f4xx_hal_msp.c **** }
 1054              		.loc 1 439 1 view .LVU274
 1055 000a 08BD     		pop	{r3, pc}
 1056              	.LVL52:
 1057              	.L74:
 426:Core/Src/stm32f4xx_hal_msp.c ****   
 1058              		.loc 1 426 5 is_stmt 1 view .LVU275
 1059 000c 064A     		ldr	r2, .L75+4
 1060 000e 536C     		ldr	r3, [r2, #68]
 1061 0010 23F01003 		bic	r3, r3, #16
 1062 0014 5364     		str	r3, [r2, #68]
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 1063              		.loc 1 432 5 view .LVU276
 1064 0016 4FF4C061 		mov	r1, #1536
 1065 001a 0448     		ldr	r0, .L75+8
ARM GAS  /tmp/cc0SGqIU.s 			page 30


 1066              	.LVL53:
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 1067              		.loc 1 432 5 is_stmt 0 view .LVU277
 1068 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1069              	.LVL54:
 1070              		.loc 1 439 1 view .LVU278
 1071 0020 F3E7     		b	.L71
 1072              	.L76:
 1073 0022 00BF     		.align	2
 1074              	.L75:
 1075 0024 00100140 		.word	1073811456
 1076 0028 00380240 		.word	1073887232
 1077 002c 00000240 		.word	1073872896
 1078              		.cfi_endproc
 1079              	.LFE140:
 1081              		.text
 1082              	.Letext0:
 1083              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1084              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 1085              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1086              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1087              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1088              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1089              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1090              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 1091              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rng.h"
 1092              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 1093              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 1094              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1095              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1096              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1097              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1098              		.file 17 "Core/Inc/main.h"
ARM GAS  /tmp/cc0SGqIU.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cc0SGqIU.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc0SGqIU.s:88     .text.HAL_MspInit:0000000000000040 $d
     /tmp/cc0SGqIU.s:93     .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:100    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/cc0SGqIU.s:211    .text.HAL_DAC_MspInit:0000000000000070 $d
     /tmp/cc0SGqIU.s:217    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:224    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/cc0SGqIU.s:271    .text.HAL_DAC_MspDeInit:0000000000000028 $d
     /tmp/cc0SGqIU.s:278    .text.HAL_RNG_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:285    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
     /tmp/cc0SGqIU.s:333    .text.HAL_RNG_MspInit:0000000000000028 $d
     /tmp/cc0SGqIU.s:339    .text.HAL_RNG_MspDeInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:346    .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
     /tmp/cc0SGqIU.s:375    .text.HAL_RNG_MspDeInit:0000000000000018 $d
     /tmp/cc0SGqIU.s:381    .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:388    .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/cc0SGqIU.s:690    .text.HAL_SD_MspInit:0000000000000154 $d
     /tmp/cc0SGqIU.s:701    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:708    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/cc0SGqIU.s:767    .text.HAL_SD_MspDeInit:0000000000000040 $d
     /tmp/cc0SGqIU.s:775    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:782    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc0SGqIU.s:844    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/cc0SGqIU.s:849    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:856    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc0SGqIU.s:898    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/cc0SGqIU.s:904    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:911    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc0SGqIU.s:1020   .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/cc0SGqIU.s:1025   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc0SGqIU.s:1032   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc0SGqIU.s:1075   .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_sdio_rx
hdma_sdio_tx
HAL_DMA_DeInit
