<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Timing Analyzer report for printer_system</TITLE>

<link rel="stylesheet" type="text/css" href="printer_system.sta.rpt.htm_files/css/reset.css">
<link rel="stylesheet" type="text/css" href="printer_system.sta.rpt.htm_files/css/base.css">
<link rel="stylesheet" type="text/css" href="printer_system.sta.rpt.htm_files/css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="printer_system.sta.rpt.htm_files/css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="printer_system.sta.rpt.htm_files/css/override.css">

<script type="text/javascript" src="printer_system.sta.rpt.htm_files/js/jquery-1.7.2.min.js"></script>
<script type="text/javascript" src="printer_system.sta.rpt.htm_files/js/jquery-ui.min.js"></script>
<script type="text/javascript" src="printer_system.sta.rpt.htm_files/js/jquery.layout-latest.js"></script>

<script type="text/javascript">

// jQuery Ready event
$(document).ready(function () {
		$("#main_layout").show().layout({
				west: {
					size: 300
				},
				center: {
					// This is needed because the center pane contains an iframe.
					// https://groups.google.com/d/msg/jquery-ui-layout/qT4rnGxnvYA/CH55dRwdWJoJ
					maskContents: true
				}
		});
		$(".toc_entry").hover(
			// mouse enter
			function (event) {
				$(this).addClass("ui-state-highlight");
			},
			// mouse leave
			function (event) {
				$(this).removeClass("ui-state-highlight");
			}
		);
		// When the user clicks on a TOC entry, display the content
		// in the View pane.
		$(".toc_entry").click(function (event) {
				var title = $(this).html();
				var filename = $(this).attr("id").substr(4) + ".htm";
				var view = $("#view_content");
				view.attr("src", "printer_system.sta.rpt.htm_files/" + filename);
				$("#view_title").html(title);
				// Expand/collapse folders.
				var parent_li = $(this).parent();
				if (parent_li.hasClass("rdb_closed_folder"))
				{
					parent_li.removeClass("rdb_closed_folder");
					parent_li.addClass("rdb_opened_folder");
					parent_li.children("div").show();
				}
				else if (parent_li.hasClass("rdb_opened_folder"))
				{
					parent_li.removeClass("rdb_opened_folder");
					parent_li.addClass("rdb_closed_folder");
					parent_li.children("div").hide();
				}
		});
});

</script>

</HEAD>

<BODY>
<div id="main_layout" style="height:100%;display:none">
	<div class="ui-layout-north">
		<h1 class="ui-widget-header" style="padding:10px">Timing Analyzer report for printer_system</h1>
	</div>
	<div class="ui-layout-center ui-widget-content">
		<div class="ui-widget-header" id="view_title">Data not available</div>
		<div class="ui-layout-content ui-widget-content" id="view_container" style="padding:0;overflow:hidden"><iframe id="view_content"></iframe></div>
	</div>

	<div class="ui-layout-west">
		<div class="ui-widget-header">Table of Contents</div>
		<div class="ui-layout-content ui-widget-content" id="toc" style="padding:0"><ul><li class="rdb_text_type"><span class="toc_entry" id="toc_1">Legal Notice</span></li><li class="rdb_summary_table_type"><span class="toc_entry" id="toc_2">Timing Analyzer Summary</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_3">Parallel Compilation</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_4">SDC File List</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_5">Clocks</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_6">Slow 1100mV 100C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_7">Slow 1100mV 100C Model Fmax Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_8">Timing Closure Recommendations</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_9">Slow 1100mV 100C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_10">Slow 1100mV 100C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_11">Slow 1100mV 100C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_12">Slow 1100mV 100C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_13">Slow 1100mV 100C Model Minimum Pulse Width Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_14">Slow 1100mV 100C Model Metastability Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_15">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_16">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_17">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_18">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_19">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_20">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_21">ss0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_22">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_23">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_24">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_25">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_26">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_27">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_28">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_29">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_30">ss0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_31">ss0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_32">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_33">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_34">ss0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_35">Slow 1100mV -40C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_36">Slow 1100mV -40C Model Fmax Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_37">Slow 1100mV -40C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_38">Slow 1100mV -40C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_39">Slow 1100mV -40C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_40">Slow 1100mV -40C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_41">Slow 1100mV -40C Model Minimum Pulse Width Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_42">Slow 1100mV -40C Model Metastability Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_43">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_44">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_45">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_46">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_47">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_48">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_49">ss0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_50">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_51">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_52">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_53">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_54">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_55">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_56">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_57">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_58">ss0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_59">ss0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_60">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_61">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_62">ss0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_63">Fast 1100mV 100C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_64">Fast 1100mV 100C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_65">Fast 1100mV 100C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_66">Fast 1100mV 100C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_67">Fast 1100mV 100C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_68">Fast 1100mV 100C Model Minimum Pulse Width Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_69">Fast 1100mV 100C Model Metastability Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_70">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_71">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_72">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_73">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_74">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_75">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_76">ss0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_77">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_78">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_79">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_80">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_81">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_82">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_83">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_84">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_85">ss0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_86">ss0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_87">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_88">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_89">ss0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_90">Fast 1100mV -40C Model</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_91">Fast 1100mV -40C Model Setup Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_92">Fast 1100mV -40C Model Hold Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_93">Fast 1100mV -40C Model Recovery Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_94">Fast 1100mV -40C Model Removal Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_95">Fast 1100mV -40C Model Minimum Pulse Width Summary</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_96">Fast 1100mV -40C Model Metastability Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_97">Report DDR</span><div style="display:none"><ul><li class="rdb_closed_folder"><span class="toc_entry" id="toc_98">Before Calibration (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_99">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_100">ss0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_101">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_102">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_103">ss0|hps_0|hps_io|border|hps_sdram_inst Write</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_104">ss0|hps_0|hps_io|border|hps_sdram_inst Read Capture</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_105">Before Extra Common Clock Pessimism Removal (Negative slacks are OK)</span><div style="display:none"><ul><li class="rdb_path_type"><span class="toc_entry" id="toc_106">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_107">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_108">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_109">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)</span></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_110">ss0|hps_0|hps_io|border|hps_sdram_inst Address Command</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_111">ss0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_112">ss0|hps_0|hps_io|border|hps_sdram_inst Core (setup)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_113">ss0|hps_0|hps_io|border|hps_sdram_inst Core (hold)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_114">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)</span></li><li class="rdb_path_type"><span class="toc_entry" id="toc_115">ss0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_116">ss0|hps_0|hps_io|border|hps_sdram_inst</span></li></ul></div></li></ul></div></li><li class="rdb_table_type"><span class="toc_entry" id="toc_117">Multicorner Timing Analysis Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_118">Advanced I/O Timing</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_119">Board Trace Model Assignments</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_120">Input Transition Times</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_121">Signal Integrity Metrics</span><div style="display:none"><ul><li class="rdb_table_type"><span class="toc_entry" id="toc_122">Signal Integrity Metrics (Slow 1100mv n40c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_123">Signal Integrity Metrics (Slow 1100mv 100c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_124">Signal Integrity Metrics (Fast 1100mv n40c Model)</span></li><li class="rdb_table_type"><span class="toc_entry" id="toc_125">Signal Integrity Metrics (Fast 1100mv 100c Model)</span></li></ul></div></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_126">Clock Transfers</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_127">Setup Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_128">Hold Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_129">Recovery Transfers</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_130">Removal Transfers</span></li></ul></div></li><li class="rdb_text_type"><span class="toc_entry" id="toc_131">Report TCCS</span></li><li class="rdb_text_type"><span class="toc_entry" id="toc_132">Report RSKM</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_133">Unconstrained Paths</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_134">Unconstrained Paths Summary</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_135">Clock Status Summary</span></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_136">Setup Analysis</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_137">Unconstrained Input Ports</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_138">Unconstrained Output Ports</span></li></ul></div></li><li class="rdb_closed_folder"><span class="toc_entry" id="toc_139">Hold Analysis</span><div style="display:none"><ul><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_140">Unconstrained Input Ports</span></li><li class="rdb_timing_table_type"><span class="toc_entry" id="toc_141">Unconstrained Output Ports</span></li></ul></div></li></ul></div></li><li class="rdb_messages_type"><span class="toc_entry" id="toc_142">Timing Analyzer Messages</span></li></ul></div>
	</div>
</div>
<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
