GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\test_02.vhd'
Analyzing entity 'test_02'("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\test_02.vhd":5)
Analyzing architecture 'rtl'("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\test_02.vhd":12)
Analyzing VHDL file 'C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\top.vhd'
Analyzing entity 'top'("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\top.vhd":5)
Analyzing architecture 'rtl'("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\top.vhd":13)
Processing 'top(rtl)'("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\top.vhd":5)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_rst_n is unused("C:\Users\Tommy\VHDPlus\Projects\FPGAir\rtl\top.vhd":8)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Tommy\VHDPlus\Projects\FPGAir\impl\gwsynthesis\FPGAir.vg" completed
[100%] Generate report file "C:\Users\Tommy\VHDPlus\Projects\FPGAir\impl\gwsynthesis\FPGAir_syn.rpt.html" completed
GowinSynthesis finish
