Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 12:55:21 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file lab4_2_control_sets_placed.rpt
| Design       : lab4_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal    |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     | cd100/E[0]                           | rst_IBUF                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     |                                      | rst_IBUF                  |                3 |              5 |         1.67 |
|  cd_display/out[0] |                                      |                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG     | cd100/FSM_sequential_state_reg[1][0] | rst_IBUF                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG     | etop/E[0]                            | rst_IBUF                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG     |                                      | cd100/counter[23]_i_1_n_0 |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG     |                                      |                           |               10 |             36 |         3.60 |
+--------------------+--------------------------------------+---------------------------+------------------+----------------+--------------+


