===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.2712 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7797 (  8.7%)    3.7797 ( 15.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.0007 (  6.9%)    3.0007 ( 11.9%)    Parse modules
    0.7225 (  1.7%)    0.7225 (  2.9%)    Verify circuit
   35.6063 ( 81.7%)   18.3831 ( 72.7%)  'firrtl.circuit' Pipeline
    0.7032 (  1.6%)    0.7032 (  2.8%)    LowerFIRRTLAnnotations
    3.5007 (  8.0%)    1.8859 (  7.5%)    'firrtl.module' Pipeline
    1.1022 (  2.5%)    0.5948 (  2.4%)      DropName
    2.3985 (  5.5%)    1.2911 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1595 (  0.4%)    0.0874 (  0.3%)    'firrtl.module' Pipeline
    0.1595 (  0.4%)    0.0874 (  0.3%)      LowerCHIRRTLPass
    0.2331 (  0.5%)    0.2331 (  0.9%)    InferWidths
    0.7086 (  1.6%)    0.7086 (  2.8%)    MemToRegOfVec
    1.1593 (  2.7%)    1.1593 (  4.6%)    InferResets
    0.1375 (  0.3%)    0.1375 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1883 (  0.4%)    0.1883 (  0.7%)    WireDFT
    1.4875 (  3.4%)    1.4875 (  5.9%)    LowerFIRRTLTypes
    4.1496 (  9.5%)    2.3364 (  9.2%)    'firrtl.module' Pipeline
    3.1504 (  7.2%)    1.7444 (  6.9%)      ExpandWhens
    0.9991 (  2.3%)    0.5919 (  2.3%)      SFCCompat
    1.1052 (  2.5%)    1.1052 (  4.4%)    CheckCombCycles
    0.2061 (  0.5%)    0.2061 (  0.8%)      (A) circt::firrtl::InstanceGraph
    6.5360 ( 15.0%)    3.6834 ( 14.6%)    'firrtl.module' Pipeline
    6.1975 ( 14.2%)    3.4915 ( 13.8%)      Canonicalizer
    0.3385 (  0.8%)    0.1919 (  0.8%)      InferReadWrite
    0.1723 (  0.4%)    0.1723 (  0.7%)    PrefixModules
    0.0649 (  0.1%)    0.0649 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3735 (  0.9%)    0.3735 (  1.5%)    Inliner
    0.9058 (  2.1%)    0.9058 (  3.6%)    IMConstProp
    0.0636 (  0.1%)    0.0636 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0538 (  0.1%)    0.0538 (  0.2%)    AddSeqMemPorts
    0.0538 (  0.1%)    0.0538 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1857 (  0.4%)    0.1857 (  0.7%)    CreateSiFiveMetadata
    0.0285 (  0.1%)    0.0285 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.8775 (  6.6%)    1.5004 (  5.9%)    'firrtl.module' Pipeline
    0.2549 (  0.6%)    0.1362 (  0.5%)      DropName
    2.6225 (  6.0%)    1.3642 (  5.4%)      Canonicalizer
    0.7361 (  1.7%)    0.7361 (  2.9%)    IMDeadCodeElim
    0.0558 (  0.1%)    0.0558 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.6221 (  1.4%)    0.6221 (  2.5%)  LowerFIRRTLToHW
    0.0302 (  0.1%)    0.0302 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.1184 (  0.3%)    0.1184 (  0.5%)  LowerSeqToSV
    0.5349 (  1.2%)    0.5349 (  2.1%)  HWMemSimImpl
    0.8835 (  2.0%)    0.5591 (  2.2%)  'hw.module' Pipeline
    0.3042 (  0.7%)    0.1952 (  0.8%)    CSE
    0.0075 (  0.0%)    0.0040 (  0.0%)      (A) DominanceInfo
    0.3136 (  0.7%)    0.2105 (  0.8%)    Canonicalizer
    0.1493 (  0.3%)    0.0937 (  0.4%)    CSE
    0.0052 (  0.0%)    0.0027 (  0.0%)      (A) DominanceInfo
    0.0619 (  0.1%)    0.0321 (  0.1%)    HWCleanup
    0.1900 (  0.4%)    0.1063 (  0.4%)  'hw.module' Pipeline
    0.0284 (  0.1%)    0.0155 (  0.1%)    HWLegalizeModules
    0.1185 (  0.3%)    0.0693 (  0.3%)    PrettifyVerilog
    0.1921 (  0.4%)    0.1921 (  0.8%)  StripDebugInfoWithPred
    0.8797 (  2.0%)    0.8797 (  3.5%)  ExportVerilog
    0.0071 (  0.0%)    0.0071 (  0.0%)  Rest
   43.5679 (100.0%)   25.2712 (100.0%)  Total

{
  totalTime: 25.312,
  maxMemory: 1032060928
}
