OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/talha/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0227] LEF file: /openlane/designs/project_5/runs/RUN_2025.06.08_19.44.02/tmp/merged.nom.lef, created 13 layers, 25 vias, 441 library cells
[INFO ODB-0127] Reading DEF file: /openlane/designs/project_5/runs/RUN_2025.06.08_19.44.02/tmp/signoff/37-cpu_top.p.def
[INFO ODB-0128] Design: cpu_top
[INFO ODB-0130]     Created 20 pins.
[INFO ODB-0131]     Created 357 components and 1718 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1344 connections.
[INFO ODB-0133]     Created 127 nets and 373 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/project_5/runs/RUN_2025.06.08_19.44.02/tmp/signoff/37-cpu_top.p.def
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[WARNING] Did not save OpenROAD database!
Writing netlist to '/openlane/designs/project_5/runs/RUN_2025.06.08_19.44.02/tmp/signoff/37-cpu_top.nl.v'…
Writing powered netlist to '/openlane/designs/project_5/runs/RUN_2025.06.08_19.44.02/tmp/signoff/37-cpu_top.pnl.v'…
