-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 11.0 (Build Build 157 04/27/2011)
-- Created on Wed Dec 04 15:54:42 2013

FUNCTION bol_320_control (CLK_10, CLK_6_6, RESET, BL_ENABLE)
	WITH (S_IDLE, S_RESET_UP, S_PAUSE, S_ROW_UP, S_ROW_DOWN1, S_PIX_OUT, S_ROW_DOWN2, S_CHANGE_BUF, S_MEM_UP, RESET_BOL, RESET_LINE, PAUSE_PIX, PAUSE)
	RETURNS (BL_SYT, BL_SYP, BL_SYL, BL_SIZE, BUF_IN_EN, WRITE_EN, BUFER_CHANGE, CNT_ROW[9..0]);
