transition:0.0160052294806
circuit:0.0119980021835
redd:0.0108957478188
circuits:0.00987636580473
pi:0.00911306951578
bdd:0.00833449791617
red:0.00781801245546
predecessors:0.00524363216918
oe:0.00455670736706
bdds:0.00448780657024
symbolic:0.00437823135805
ctl:0.00432578991699
init:0.00427077353676
checking:0.00414148924651
relations:0.00405821330344
pci:0.00402522524717
smv:0.00372349216979
inputs:0.00369679763215
sub:0.00363737097507
assignment:0.00326584977903
sequences:0.00269772077751
generation:0.00265429773856
gains:0.00259216160802
sup:0.0025297111464
bus:0.00243449891096
subcircuit:0.0024151351483
verification:0.00240086150665
endfor:0.00239150594011
backwards:0.00237265196487
operator:0.00235741481336
transition relations:0.0281807485656
dynamic transition:0.0272943425128
transition relation:0.0239501750189
test sequence:0.0231589348975
model checking:0.018304985322
p red:0.0161104689375
test sequences:0.0138953609385
of states:0.0128629309939
sequence generation:0.0121308188946
p redd:0.0121308188946
partial assignment:0.0118054744683
symbolic model:0.0111721304147
partial transition:0.01111991732
test generation:0.0101055319107
sub circuit:0.00998924762703
generation algorithm:0.00935940726954
the circuit:0.00812279325941
sequence pi:0.00707631102184
full design:0.00707631102184
pi sub:0.00707631102184
next state:0.00686436949577
the transition:0.00667940942926
assignment oe:0.00635679394447
i sub:0.00635679394447
over u:0.00631702300962
a test:0.00621709371476
sub circuits:0.00606540944729
of predecessors:0.00606540944729
the test:0.00586230871167
variables in:0.00551746702275
dynamic transition relations:0.028920967911
set of states:0.0132969986685
test generation algorithm:0.012853763516
a test sequence:0.0127154705467
symbolic model checking:0.01207925213
the transition relation:0.01207925213
a partial assignment:0.011620765803
test sequence generation:0.0107114695967
of p red:0.00964032263699
partial transition relation:0.00856917567732
partial assignment oe:0.00749802871766
the sub circuit:0.00749802871766
the full design:0.00749802871766
the test sequence:0.00749150409726
of the circuit:0.0071498796643
of test sequences:0.00677878005173
the partial transition:0.00642688175799
the dynamic transition:0.00642688175799
transition relation r:0.00642688175799
test sequence pi:0.00642688175799
set of predecessors:0.00642688175799
the test generation:0.00635773527336
the next state:0.00611057416082
an initial state:0.00595935189858
in the support:0.00544948737716
a transition relation:0.00535573479833
pci local bus:0.00535573479833
variables in i:0.00535573479833
the pci local:0.00535573479833
of predecessors of:0.00535573479833
