Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 14:21:17 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0067        --    0.0489    0.0423    0.0473    0.0023        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0067        --    0.0489    0.0423        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0489 r    0.0489 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0423 r    0.0423 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0423 r    0.0423 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0423 r    0.0423 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0423 r    0.0423 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0423 r    0.0423 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0142 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0060    0.0101    0.0243 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0060    0.0004    0.0246 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0049    0.0045    0.0093    0.0340 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0003    0.0342 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0189    0.0078    0.0059    0.0401 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0006    0.0407 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0284    0.0098    0.0071    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0142 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0060    0.0101    0.0243 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0060    0.0004    0.0246 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0049    0.0045    0.0093    0.0340 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0003    0.0342 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0189    0.0078    0.0059    0.0401 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0006    0.0407 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0284    0.0098    0.0071    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0142 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0060    0.0101    0.0243 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0060    0.0004    0.0246 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0049    0.0045    0.0093    0.0340 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0003    0.0342 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0189    0.0078    0.0059    0.0401 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0006    0.0407 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0284    0.0098    0.0071    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0011    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0142 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0060    0.0101    0.0243 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0060    0.0004    0.0246 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0049    0.0045    0.0093    0.0340 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0003    0.0342 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0189    0.0078    0.0059    0.0401 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0006    0.0407 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0284    0.0098    0.0071    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0010    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0489
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0142 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0060    0.0101    0.0243 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0060    0.0004    0.0246 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0049    0.0045    0.0093    0.0340 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0045    0.0003    0.0342 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0189    0.0078    0.0059    0.0401 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0006    0.0407 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0284    0.0098    0.0071    0.0478 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0101    0.0010    0.0489 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0489


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0423
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0063    0.0002    0.0141 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0043    0.0080    0.0222 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0043    0.0001    0.0223 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0144    0.0174    0.0198    0.0421 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0174    0.0002    0.0423 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0423


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0423
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0063    0.0002    0.0141 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0043    0.0080    0.0222 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0043    0.0001    0.0223 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0144    0.0174    0.0198    0.0421 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0174    0.0002    0.0423 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0423


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0423
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0063    0.0002    0.0141 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0043    0.0080    0.0222 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0043    0.0001    0.0223 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0144    0.0174    0.0198    0.0421 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0174    0.0002    0.0423 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0423


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0423
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0063    0.0002    0.0141 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0043    0.0080    0.0222 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0043    0.0001    0.0223 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0144    0.0174    0.0198    0.0421 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0174    0.0002    0.0423 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0423


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0423
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0534    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0063    0.0137    0.0139 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0063    0.0002    0.0141 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0043    0.0080    0.0222 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0043    0.0001    0.0223 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0144    0.0174    0.0198    0.0421 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0174    0.0002    0.0423 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0423


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0151        --    0.0830    0.0680    0.0800    0.0055        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0151        --    0.0830    0.0680        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0830 r    0.0830 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0830 r    0.0830 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0830 r    0.0830 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
                                                                        0.0830 r    0.0830 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0830 r    0.0829 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0680 r    0.0680 r        --          --
                                   S   i_img2_jtag_tap_tdi_i_reg/CP     0.0683 r    0.0683 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
                                                                        0.0683 r    0.0683 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0683 r    0.0683 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_0_/CP
                                                                        0.0683 r    0.0683 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0830
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0102    0.0198    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0107    0.0014    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0101    0.0161    0.0386 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0109    0.0017    0.0403 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0074    0.0154    0.0557 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0076    0.0018    0.0575 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0191    0.0130    0.0076    0.0651 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0168    0.0040    0.0690 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0269    0.0158    0.0095    0.0785 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0193    0.0045    0.0830 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0830


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0830
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0102    0.0198    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0107    0.0014    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0101    0.0161    0.0386 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0109    0.0017    0.0403 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0074    0.0154    0.0557 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0076    0.0018    0.0575 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0191    0.0130    0.0076    0.0651 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0168    0.0040    0.0690 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0269    0.0158    0.0095    0.0785 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0193    0.0045    0.0830 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0830


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0830
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0102    0.0198    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0107    0.0014    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0101    0.0161    0.0386 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0109    0.0017    0.0403 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0074    0.0154    0.0557 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0076    0.0018    0.0575 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0191    0.0130    0.0076    0.0651 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0168    0.0040    0.0690 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0269    0.0158    0.0095    0.0785 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0191    0.0044    0.0830 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0830


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
Latency             : 0.0830
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0102    0.0198    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0107    0.0014    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0101    0.0161    0.0386 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0109    0.0017    0.0403 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0074    0.0154    0.0557 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0076    0.0018    0.0575 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0191    0.0130    0.0076    0.0651 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0168    0.0040    0.0690 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0269    0.0158    0.0095    0.0785 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0192    0.0044    0.0830 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0830


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0830
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0068    0.0102    0.0198    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0107    0.0014    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0101    0.0161    0.0386 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0109    0.0017    0.0403 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0074    0.0154    0.0557 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0076    0.0018    0.0575 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0191    0.0130    0.0076    0.0651 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0168    0.0040    0.0690 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0269    0.0158    0.0095    0.0785 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0192    0.0044    0.0830 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0830


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0680
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0058    0.0001    0.0200 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0042    0.0100    0.0300 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0042    0.0001    0.0301 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0100    0.0401 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0402 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0085    0.0487 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0502 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0254    0.0149    0.0651 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0268    0.0028    0.0680 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0680


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdi_i_reg/CP
Latency             : 0.0683
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0058    0.0001    0.0200 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0042    0.0100    0.0300 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0042    0.0001    0.0301 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0100    0.0401 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0402 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0085    0.0487 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0502 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0254    0.0149    0.0651 r
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                  0.0268    0.0031    0.0683 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0683


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP
Latency             : 0.0683
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0058    0.0001    0.0200 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0042    0.0100    0.0300 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0042    0.0001    0.0301 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0100    0.0401 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0402 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0085    0.0487 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0502 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0254    0.0149    0.0651 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD4BWP16P90CPD)
                                                                     0.0268    0.0031    0.0683 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0683


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0683
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0058    0.0001    0.0200 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0042    0.0100    0.0300 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0042    0.0001    0.0301 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0100    0.0401 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0402 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0085    0.0487 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0502 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0254    0.0149    0.0651 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD4BWP16P90CPDULVT)
                                                                     0.0267    0.0032    0.0683 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0683


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_0_/CP
Latency             : 0.0683
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0866    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1188/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1188/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0199 r
  ctstcto_buf_1186/I (CKBD2BWP16P90CPDULVT)                          0.0058    0.0001    0.0200 r
  ctstcto_buf_1186/Z (CKBD2BWP16P90CPDULVT)         1      0.0010    0.0042    0.0100    0.0300 r
  ctstcto_buf_1140/I (CKBD2BWP16P90CPDULVT)                          0.0042    0.0001    0.0301 r
  ctstcto_buf_1140/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0100    0.0401 r
  ctstcts_inv_8511028/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0402 r
  ctstcts_inv_8511028/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0085    0.0487 f
  ctstcts_inv_8471024/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0502 f
  ctstcts_inv_8471024/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0254    0.0149    0.0651 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_0_/CP (DFSNQD1BWP16P90CPDLVT)
                                                                     0.0269    0.0032    0.0683 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0683


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0097        --    0.0647    0.0550    0.0628    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0097        --    0.0647    0.0550        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0647 r    0.0647 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0550 r    0.0550 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0550 r    0.0550 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0551 r    0.0551 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
                                                                        0.0551 r    0.0551 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0551 r    0.0551 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0081    0.0129    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0083    0.0010    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0059    0.0121    0.0442 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0009    0.0451 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0192    0.0109    0.0069    0.0520 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0121    0.0021    0.0541 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0276    0.0127    0.0081    0.0622 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_56_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0141    0.0026    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0081    0.0129    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0083    0.0010    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0059    0.0121    0.0442 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0009    0.0451 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0192    0.0109    0.0069    0.0520 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0121    0.0021    0.0541 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0276    0.0127    0.0081    0.0622 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0140    0.0026    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0081    0.0129    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0083    0.0010    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0059    0.0121    0.0442 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0009    0.0451 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0192    0.0109    0.0069    0.0520 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0121    0.0021    0.0541 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0276    0.0127    0.0081    0.0622 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_54_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0140    0.0026    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0081    0.0129    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0083    0.0010    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0059    0.0121    0.0442 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0009    0.0451 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0192    0.0109    0.0069    0.0520 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0121    0.0021    0.0541 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0276    0.0127    0.0081    0.0622 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0141    0.0025    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0647
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0084    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0081    0.0129    0.0311 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0083    0.0010    0.0320 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0048    0.0059    0.0121    0.0442 r
  ctstcts_inv_796973/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0009    0.0451 r
  ctstcts_inv_796973/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0192    0.0109    0.0069    0.0520 f
  ctstcts_inv_791968/I (DCCKND8BWP16P90CPDULVT)                      0.0121    0.0021    0.0541 f
  ctstcts_inv_791968/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0276    0.0127    0.0081    0.0622 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0140    0.0025    0.0647 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0647


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0550
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0083    0.0006    0.0180 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0055    0.0105    0.0285 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0004    0.0289 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0218    0.0255    0.0544 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0219    0.0006    0.0550 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0550


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0550
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0083    0.0006    0.0180 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0055    0.0105    0.0285 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0004    0.0289 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0218    0.0255    0.0544 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0218    0.0006    0.0550 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0550


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0551
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0083    0.0006    0.0180 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0055    0.0105    0.0285 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0004    0.0289 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0218    0.0255    0.0544 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0219    0.0007    0.0551 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0551


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_1_/CP
Latency             : 0.0551
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0083    0.0006    0.0180 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0055    0.0105    0.0285 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0004    0.0289 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0218    0.0255    0.0544 r
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0218    0.0007    0.0551 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0551


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0551
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0668    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0082    0.0167    0.0174 r
  ctstcto_buf_1187/I (CKBD2BWP16P90CPDULVT)                          0.0083    0.0006    0.0180 r
  ctstcto_buf_1187/Z (CKBD2BWP16P90CPDULVT)         1      0.0028    0.0055    0.0105    0.0285 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0055    0.0004    0.0289 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0139    0.0218    0.0255    0.0544 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0219    0.0007    0.0551 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0551


1
