
*** Running vivado
    with args -log Acceleratorx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Acceleratorx.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Acceleratorx.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/intelligent_traffic_light/optimized_intellight_v2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/ip 
Command: read_checkpoint -auto_incremental -incremental D:/intelligent_traffic_light/optimized_intellight_v2/synth_1/PG.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/intelligent_traffic_light/optimized_intellight_v2/synth_1/PG.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Acceleratorx -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18548
WARNING: [Synth 8-6901] identifier 'Q_max' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/PG.v:46]
WARNING: [Synth 8-6901] identifier 'Q' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/PG.v:58]
WARNING: [Synth 8-6901] identifier 'Q' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:45]
WARNING: [Synth 8-6901] identifier 'Qsel' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:67]
WARNING: [Synth 8-6901] identifier 'Qmax' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:68]
WARNING: [Synth 8-6901] identifier 'x' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:69]
WARNING: [Synth 8-6901] identifier 'L_next' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:48]
WARNING: [Synth 8-6901] identifier 'L_next' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:49]
WARNING: [Synth 8-6901] identifier 'L_next' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:50]
WARNING: [Synth 8-6901] identifier 'L_next' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:51]
WARNING: [Synth 8-6901] identifier 'r_xnor' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Acceleratorx' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:12]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/CU.v:12]
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter CTR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:50]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/CU.v:12]
WARNING: [Synth 8-7071] port 'PG' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'QA' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'SD' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'RD' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'wire_step' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'wire_episode' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'wire_epsilon' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'wire_cs' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7071] port 'wire_ns' of module 'CU' is unconnected for instance 'CU_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
WARNING: [Synth 8-7023] instance 'CU_0' of module 'CU' has 20 connections declared, but only 11 given [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:174]
INFO: [Synth 8-6157] synthesizing module 'MII' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wen_decoder' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:115]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wen_decoder' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:115]
INFO: [Synth 8-6157] synthesizing module 'en_decoder' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:138]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'en_decoder' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:138]
INFO: [Synth 8-6157] synthesizing module 'data_config' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:155]
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_config' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:155]
INFO: [Synth 8-6155] done synthesizing module 'MII' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:12]
INFO: [Synth 8-6157] synthesizing module 'MOI' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MOI.v:5]
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MOI' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MOI.v:5]
INFO: [Synth 8-6157] synthesizing module 'PG' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/PG.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max4to1' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_max.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max4to1' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_max.v:13]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:50]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'PG' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'QA' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_mux.v:12]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'multiply' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:12]
INFO: [Synth 8-6157] synthesizing module 'r_shift' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'r_shift' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v:12]
INFO: [Synth 8-6155] done synthesizing module 'QA' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/RD.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/RD.v:12]
INFO: [Synth 8-6157] synthesizing module 'SD' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:13]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SD' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Acceleratorx' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v:12]
WARNING: [Synth 8-6014] Unused sequential element S_reg5_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:46]
WARNING: [Synth 8-6014] Unused sequential element S_reg4_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:46]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[3] was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:62]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[4] was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:62]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[5] was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:62]
WARNING: [Synth 8-6014] Unused sequential element Qmax_reg0_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/QA.v:59]
WARNING: [Synth 8-6014] Unused sequential element A_reg0_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/SD.v:41]
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.160 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1294.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Acceleratorx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Acceleratorx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1357.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1357.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/intelligent_traffic_light/optimized_intellight_v2/synth_1/PG.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                  000000000000001 |                            01111
                  S_INIT |                  000000000000010 |                            10000
                    S_L0 |                  000000000000100 |                            00000
                    S_L1 |                  000000000001000 |                            00001
                    S_L2 |                  000000000010000 |                            00010
                    S_L3 |                  000000000100000 |                            00011
                    S_L4 |                  000000001000000 |                            00100
                    S_L5 |                  000000010000000 |                            00101
                    S_L6 |                  000000100000000 |                            00110
                    S_L7 |                  000001000000000 |                            00111
                    S_L8 |                  000010000000000 |                            01000
                    S_L9 |                  000100000000000 |                            01001
                   S_L10 |                  001000000000000 |                            01010
                   S_L11 |                  010000000000000 |                            01011
                  S_DONE |                  100000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 38    
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 21    
	  15 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Acceleratorx | MII_0/D_reg_reg[3][63] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|Acceleratorx | MII_0/wr_addr_reg[9]   | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |     4|
|4     |LUT2   |    78|
|5     |LUT3   |    96|
|6     |LUT4   |   268|
|7     |LUT5   |    30|
|8     |LUT6   |   289|
|9     |SRL16E |    72|
|10    |FDRE   |   448|
|11    |FDSE   |    17|
|12    |IBUF   |   402|
|13    |OBUF   |   398|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1357.461 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1357.461 ; gain = 63.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1360.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f830158d
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1364.852 ; gain = 70.691
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/Acceleratorx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Acceleratorx_utilization_synth.rpt -pb intellight_v2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 18:27:52 2022...
