<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p306" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_306{left:96px;bottom:1124px;letter-spacing:0.2px;}
#t2_306{left:691px;bottom:1130px;}
#t3_306{left:691px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.01px;}
#t4_306{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_306{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_306{left:138px;bottom:1069px;letter-spacing:0.13px;}
#t7_306{left:165px;bottom:1045px;letter-spacing:-0.15px;}
#t8_306{left:214px;bottom:1045px;}
#t9_306{left:235px;bottom:1045px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ta_306{left:165px;bottom:1028px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tb_306{left:272px;bottom:1028px;}
#tc_306{left:293px;bottom:1028px;letter-spacing:-0.16px;word-spacing:0.01px;}
#td_306{left:165px;bottom:1011px;letter-spacing:-0.15px;}
#te_306{left:214px;bottom:1011px;}
#tf_306{left:235px;bottom:1011px;letter-spacing:-0.15px;}
#tg_306{left:276px;bottom:1009px;letter-spacing:-0.01px;}
#th_306{left:350px;bottom:1011px;letter-spacing:-0.16px;word-spacing:0.02px;}
#ti_306{left:424px;bottom:1009px;}
#tj_306{left:459px;bottom:1011px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tk_306{left:599px;bottom:1018px;}
#tl_306{left:606px;bottom:1011px;}
#tm_306{left:165px;bottom:995px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#tn_306{left:192px;bottom:978px;letter-spacing:-0.15px;}
#to_306{left:242px;bottom:978px;}
#tp_306{left:262px;bottom:978px;letter-spacing:-0.15px;}
#tq_306{left:304px;bottom:976px;letter-spacing:-0.01px;}
#tr_306{left:376px;bottom:978px;letter-spacing:-0.15px;}
#ts_306{left:409px;bottom:985px;}
#tt_306{left:165px;bottom:961px;letter-spacing:-0.17px;}
#tu_306{left:165px;bottom:944px;letter-spacing:-0.15px;}
#tv_306{left:206px;bottom:944px;}
#tw_306{left:227px;bottom:944px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tx_306{left:317px;bottom:942px;}
#ty_306{left:352px;bottom:944px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_306{left:484px;bottom:951px;}
#t10_306{left:490px;bottom:944px;}
#t11_306{left:165px;bottom:927px;letter-spacing:-0.15px;}
#t12_306{left:206px;bottom:927px;}
#t13_306{left:227px;bottom:927px;letter-spacing:-0.17px;}
#t14_306{left:268px;bottom:925px;}
#t15_306{left:283px;bottom:927px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t16_306{left:165px;bottom:910px;letter-spacing:-0.16px;}
#t17_306{left:280px;bottom:910px;}
#t18_306{left:301px;bottom:910px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t19_306{left:165px;bottom:894px;letter-spacing:-0.15px;}
#t1a_306{left:206px;bottom:894px;}
#t1b_306{left:227px;bottom:894px;letter-spacing:-0.17px;}
#t1c_306{left:334px;bottom:891px;letter-spacing:-0.01px;}
#t1d_306{left:513px;bottom:894px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1e_306{left:596px;bottom:891px;letter-spacing:-0.01px;}
#t1f_306{left:165px;bottom:877px;letter-spacing:-0.15px;}
#t1g_306{left:231px;bottom:877px;}
#t1h_306{left:251px;bottom:877px;letter-spacing:-0.15px;}
#t1i_306{left:293px;bottom:875px;letter-spacing:-0.09px;}
#t1j_306{left:306px;bottom:877px;}
#t1k_306{left:314px;bottom:884px;}
#t1l_306{left:335px;bottom:877px;letter-spacing:-0.15px;}
#t1m_306{left:138px;bottom:843px;letter-spacing:0.11px;}
#t1n_306{left:138px;bottom:817px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1o_306{left:138px;bottom:783px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1p_306{left:138px;bottom:758px;letter-spacing:0.11px;word-spacing:1.99px;}
#t1q_306{left:137px;bottom:739px;letter-spacing:0.1px;}
#t1r_306{left:137px;bottom:706px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1s_306{left:137px;bottom:680px;letter-spacing:0.09px;word-spacing:0.48px;}
#t1t_306{left:137px;bottom:661px;letter-spacing:0.07px;word-spacing:1.7px;}
#t1u_306{left:137px;bottom:643px;letter-spacing:0.11px;word-spacing:0.21px;}
#t1v_306{left:137px;bottom:625px;letter-spacing:0.11px;word-spacing:-0.01px;}

.s1_306{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_306{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_306{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_306{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_306{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_306{font-size:14px;font-family:Courier_vm;color:#000;}
.s7_306{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.s8_306{font-size:11px;font-family:Courier_vm;color:#000;}
.s9_306{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.t.v0_306{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts306" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg306Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg306" style="-webkit-user-select: none;"><object width="935" height="1210" data="306/306.svg" type="image/svg+xml" id="pdf306" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_306" class="t s1_306">LWLE </span><span id="t2_306" class="t v0_306 s2_306">I</span><span id="t3_306" class="t s3_306">Load Word Left EVA </span>
<span id="t4_306" class="t s4_306">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_306" class="t s4_306">334 </span>
<span id="t6_306" class="t s5_306">Operation: </span>
<span id="t7_306" class="t s6_306">vAddr </span><span id="t8_306" class="t s7_306"> </span><span id="t9_306" class="t s6_306">sign_extend(offset) + GPR[base] </span>
<span id="ta_306" class="t s6_306">(pAddr, CCA) </span><span id="tb_306" class="t s7_306"> </span><span id="tc_306" class="t s6_306">AddressTranslation (vAddr, DATA, LOAD) </span>
<span id="td_306" class="t s6_306">pAddr </span><span id="te_306" class="t s7_306"> </span><span id="tf_306" class="t s6_306">pAddr </span>
<span id="tg_306" class="t s8_306">PSIZE-1..3 </span>
<span id="th_306" class="t s6_306">|| (pAddr </span>
<span id="ti_306" class="t s8_306">2..0 </span>
<span id="tj_306" class="t s6_306">xor ReverseEndian </span>
<span id="tk_306" class="t s8_306">3 </span>
<span id="tl_306" class="t s6_306">) </span>
<span id="tm_306" class="t s6_306">if BigEndianMem = 0 then </span>
<span id="tn_306" class="t s6_306">pAddr </span><span id="to_306" class="t s7_306"> </span><span id="tp_306" class="t s6_306">pAddr </span>
<span id="tq_306" class="t s8_306">PSIZE-1..3 </span>
<span id="tr_306" class="t s6_306">|| 0 </span>
<span id="ts_306" class="t s8_306">3 </span>
<span id="tt_306" class="t s6_306">endif </span>
<span id="tu_306" class="t s6_306">byte </span><span id="tv_306" class="t s7_306"> </span><span id="tw_306" class="t s6_306">0 || (vAddr </span>
<span id="tx_306" class="t s8_306">1..0 </span>
<span id="ty_306" class="t s6_306">xor BigEndianCPU </span>
<span id="tz_306" class="t s8_306">2 </span>
<span id="t10_306" class="t s6_306">) </span>
<span id="t11_306" class="t s6_306">word </span><span id="t12_306" class="t s7_306"> </span><span id="t13_306" class="t s6_306">vAddr </span>
<span id="t14_306" class="t s8_306">2 </span>
<span id="t15_306" class="t s6_306">xor BigEndianCPU </span>
<span id="t16_306" class="t s6_306">memdoubleword </span><span id="t17_306" class="t s7_306"> </span><span id="t18_306" class="t s6_306">LoadMemory (CCA, byte, pAddr, vAddr, DATA) </span>
<span id="t19_306" class="t s6_306">temp </span><span id="t1a_306" class="t s7_306"> </span><span id="t1b_306" class="t s6_306">memdoubleword </span>
<span id="t1c_306" class="t s8_306">31+32*word-8*byte..32*word </span>
<span id="t1d_306" class="t s6_306">|| GPR[rt] </span>
<span id="t1e_306" class="t s8_306">23-8*byte..0 </span>
<span id="t1f_306" class="t s6_306">GPR[rt] </span><span id="t1g_306" class="t s7_306"> </span><span id="t1h_306" class="t s6_306">(temp </span>
<span id="t1i_306" class="t s8_306">31 </span>
<span id="t1j_306" class="t s6_306">) </span>
<span id="t1k_306" class="t s8_306">32 </span>
<span id="t1l_306" class="t s6_306">|| temp </span>
<span id="t1m_306" class="t s5_306">Exceptions: </span>
<span id="t1n_306" class="t s9_306">TLB Refill, TLB Invalid, Bus Error, Address Error, Watch, Reserved Instruction, Coprocessor Unusable </span>
<span id="t1o_306" class="t s5_306">Programming Notes: </span>
<span id="t1p_306" class="t s9_306">The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits </span>
<span id="t1q_306" class="t s9_306">63..32 of the destination register when bit 31 is loaded. </span>
<span id="t1r_306" class="t s5_306">Historical Information: </span>
<span id="t1s_306" class="t s9_306">In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. </span>
<span id="t1t_306" class="t s9_306">A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the </span>
<span id="t1u_306" class="t s9_306">same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruc- </span>
<span id="t1v_306" class="t s9_306">tion. All such restrictions were removed from the architecture in MIPS II. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
