

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8bd7ad9c56d0614f771c29a101d426d4  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/bh/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh "
Parsing file _cuobjdump_complete_output_rnwTkh
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "stepd" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "maxdepthd" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "blkcntd" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20InitializationKernelPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: reconvergence points for _Z20InitializationKernelPi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20InitializationKernelPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20InitializationKernelPi'.
GPGPU-Sim PTX: allocating global region for "bottomd" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "radiusd" from 0x110 to 0x114 (global memory space)
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_54_non_const_smaxx112" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_78_non_const_smaxy2160" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_102_non_const_smaxz4208" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_42_non_const_sminx6256" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_66_non_const_sminy8304" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_90_non_const_sminz10352" from 0x2800 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (_1.ptx:131) @%p1 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x190 (_1.ptx:166) @%p2 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:200) @%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:236) shr.s32 %r10, %r5, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x368 (_1.ptx:243) @%p4 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (_1.ptx:244) mov.u32 %r15, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x380 (_1.ptx:246) @%p5 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x468 (_1.ptx:283) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x480 (_1.ptx:286) @%p7 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x570 (_1.ptx:324) @%p8 bra $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel1iiPVi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel1iiPVi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7e8 (_1.ptx:431) @%p2 bra $Lt_2_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x848 (_1.ptx:447) @%p3 bra $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel1iiPVi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel1iiPVi'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x900 (_1.ptx:509) @%p1 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x940 (_1.ptx:518) @%p2 bra $Lt_3_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa08 (_1.ptx:551) @!%p3 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (_1.ptx:556) setp.lt.f32 %p4, %f3, %f7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa28 (_1.ptx:557) @!%p4 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:562) setp.lt.f32 %p5, %f4, %f9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa48 (_1.ptx:563) @!%p5 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa68 (_1.ptx:568) bra.uni $Lt_3_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xab0 (_1.ptx:582) bra.uni $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb00 (_1.ptx:595) @%p6 bra $Lt_3_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (_1.ptx:661) mov.u32 %r26, -2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb98 (_1.ptx:621) @!%p7 bra $Lt_3_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_1.ptx:626) setp.gt.f32 %p8, %f7, %f26;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbb8 (_1.ptx:627) @!%p8 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:632) setp.gt.f32 %p9, %f9, %f25;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbd8 (_1.ptx:633) @!%p9 bra $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:639) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc40 (_1.ptx:652) @%p10 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:653) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc90 (_1.ptx:663) @%p11 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xcc0 (_1.ptx:670) @%p12 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd08 (_1.ptx:680) @%p13 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd30 (_1.ptx:687) bra.uni $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd70 (_1.ptx:697) @%p14 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdf8 (_1.ptx:719) @%p15 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (_1.ptx:728) mov.u32 %r46, -1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe38 (_1.ptx:730) @%p16 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:740) max.s32 %r39, %r43, %r39;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf70 (_1.ptx:779) @!%p19 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (_1.ptx:784) setp.gt.f32 %p20, %f7, %f26;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf90 (_1.ptx:785) @!%p20 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:790) setp.gt.f32 %p21, %f9, %f25;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xfb0 (_1.ptx:791) @!%p21 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:797) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1018 (_1.ptx:810) @%p22 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1020 (_1.ptx:811) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10c0 (_1.ptx:838) @%p23 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (_1.ptx:847) setp.lt.s32 %p24, %r7, %r8;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1100 (_1.ptx:848) @%p24 bra $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel2iPViPVf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel2iPViPVf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11b0 (_1.ptx:892) @%p2 bra $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1238 (_1.ptx:914) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel2iPViPVf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel2iPViPVf'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40306_31_non_const_child12544" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40307_33_non_const_mass16640" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12e0 (_1.ptx:964) @%p2 bra $Lt_5_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1330 (_1.ptx:976) @!%p3 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13b0 (_1.ptx:997) @%p4 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13f8 (_1.ptx:1006) @!%p5 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1400 (_1.ptx:1007) bra.uni $Lt_5_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1428 (_1.ptx:1015) @%p6 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1440 (_1.ptx:1020) @%p7 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14d0 (_1.ptx:1042) @%p8 bra $Lt_5_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1590 (_1.ptx:1077) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14f0 (_1.ptx:1046) @%p9 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1520 (_1.ptx:1054) bra.uni $Lt_5_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x15a0 (_1.ptx:1079) @%p10 bra $Lt_5_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_1.ptx:1080) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1638 (_1.ptx:1107) @%p11 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1660 (_1.ptx:1114) @%p12 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1115) setp.gt.s32 %p13, %r12, %r13;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1670 (_1.ptx:1116) @%p13 bra $Lt_5_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16c0 (_1.ptx:1127) @!%p14 bra $Lt_5_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16e8 (_1.ptx:1133) bra.uni $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1700 (_1.ptx:1137) @%p15 bra $Lt_5_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1780 (_1.ptx:1158) @%p16 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17c8 (_1.ptx:1167) @!%p17 bra $Lt_5_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17f0 (_1.ptx:1176) @%p18 bra $Lt_5_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1848 (_1.ptx:1192) @%p19 bra $L_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1870 (_1.ptx:1197) @!%p20 bra $L_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1880 (_1.ptx:1200) bra.uni $L_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x18a0 (_1.ptx:1206) @%p21 bra $Lt_5_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x18e8 (_1.ptx:1215) @!%p22 bra $Lt_5_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1908 (_1.ptx:1223) @%p23 bra $Lt_5_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1920 (_1.ptx:1227) @%p24 bra $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19a8 (_1.ptx:1248) @%p25 bra $Lt_5_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a68 (_1.ptx:1283) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1252) @%p26 bra $Lt_5_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1260) bra.uni $Lt_5_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a78 (_1.ptx:1285) @%p27 bra $Lt_5_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a80 (_1.ptx:1286) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1b08 (_1.ptx:1310) @%p28 bra $Lt_5_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (_1.ptx:1322) setp.le.s32 %p29, %r15, %r13;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1323) @%p29 bra $Lt_5_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z10SortKerneliiPiS_PViS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: reconvergence points for _Z10SortKerneliiPiS_PViS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1361) @%p1 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c18 (_1.ptx:1371) @%p2 bra $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (_1.ptx:1438) setp.le.s32 %p7, %r1, %r13;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c80 (_1.ptx:1387) @%p3 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c90 (_1.ptx:1389) @%p4 bra $Lt_6_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd0 (_1.ptx:1401) add.s32 %r20, %r20, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1404) @%p5 bra $Lt_6_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d30 (_1.ptx:1415) bra.uni $Lt_6_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d88 (_1.ptx:1431) @%p6 bra $Lt_6_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (_1.ptx:1433) sub.s32 %r13, %r13, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1db8 (_1.ptx:1439) @%p7 bra $Lt_6_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10SortKerneliiPiS_PViS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40488_33_non_const_dq20904" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_58_non_const_node21928" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_40_non_const_pos22952" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1de0 (_1.ptx:1482) @%p1 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e58 (_1.ptx:1500) @%p2 bra $Lt_7_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1536) @%p3 bra $Lt_7_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fe8 (_1.ptx:1557) @%p4 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2030 (_1.ptx:1570) @%p5 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2060 (_1.ptx:1576) @%p6 bra $Lt_7_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a8 (_1.ptx:1588) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20f0 (_1.ptx:1599) @%p7 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2210 (_1.ptx:1642) @!%p8 bra $Lt_7_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2260 (_1.ptx:1655) cvt.s64.s32 %rd54, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22b8 (_1.ptx:1669) @%p9 bra $Lt_7_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2308 (_1.ptx:1683) @%p10 bra $Lt_7_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2390 (_1.ptx:1704) @%p11 bra $Lt_7_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1716) @%p14 bra $Lt_7_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2448 (_1.ptx:1733) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2450 (_1.ptx:1735) @!%p8 bra $Lt_7_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1744) add.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2498 (_1.ptx:1749) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x24b8 (_1.ptx:1756) @%p15 bra $Lt_7_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24d8 (_1.ptx:1762) @%p16 bra $Lt_7_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (_1.ptx:1763) ld.volatile.global.s32 %r55, [stepd];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24f8 (_1.ptx:1766) @%p17 bra $Lt_7_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b8 (_1.ptx:1827) mov.s32 %r66, %r4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2748 (_1.ptx:1847) @%p18 bra $Lt_7_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2798 (_1.ptx:1886) @%p1 bra $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29a0 (_1.ptx:1965) @%p2 bra $Lt_8_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qTjGS4"
Running: cat _ptx_qTjGS4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wBNwdT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wBNwdT --output-file  /dev/null 2> _ptx_qTjGS4info"
GPGPU-Sim PTX: Kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' : regs=31, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=24, lmem=0, smem=3072, cmem=180
GPGPU-Sim PTX: Kernel '_Z10SortKerneliiPiS_PViS_' : regs=19, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' : regs=26, lmem=0, smem=8192, cmem=112
GPGPU-Sim PTX: Kernel '_Z12ClearKernel2iPViPVf' : regs=11, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' : regs=20, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z12ClearKernel1iiPVi' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=20, lmem=0, smem=12288, cmem=156
GPGPU-Sim PTX: Kernel '_Z20InitializationKernelPi' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qTjGS4 _ptx2_wBNwdT _ptx_qTjGS4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401860, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10SortKerneliiPiS_PViS_ : hostFun 0x0x401950, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_ : hostFun 0x0x401a70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel2iPViPVf : hostFun 0x0x401f60, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_ : hostFun 0x0x401c00, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel1iiPVi : hostFun 0x0x401ee0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20InitializationKernelPi : hostFun 0x0x401ea0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a500; deviceAddress = stepd; deviceName = stepd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stepd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a504; deviceAddress = bottomd; deviceName = bottomd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global bottomd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a508; deviceAddress = maxdepthd; deviceName = maxdepthd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global maxdepthd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a50c; deviceAddress = blkcntd; deviceName = blkcntd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global blkcntd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a510; deviceAddress = radiusd; deviceName = radiusd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global radiusd hostVar to name mapping
CUDA BarnesHut v3.1 [Fermi]
Copyright (c) 2013, Texas State University-San Marcos. All rights reserved.
configuration: 50000 bodies, 2 time steps
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20InitializationKernelPi' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
kernel '_Z20InitializationKernelPi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20InitializationKernelPi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:22:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z20InitializationKernelPi').
GPGPU-Sim uArch: GPU detected kernel '_Z20InitializationKernelPi' finished on shader 1.
kernel_name = _Z20InitializationKernelPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 837
gpu_sim_insn = 10
gpu_ipc =       0.0119
gpu_tot_sim_cycle = 837
gpu_tot_sim_insn = 10
gpu_tot_ipc =       0.0119
gpu_tot_issued_cta = 1
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=5

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5
	L1I_total_cache_misses = 1
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4
	L1D_total_cache_misses = 4
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 320
gpgpu_n_tot_w_icount = 10
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 4
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1402	W0_Scoreboard:290	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160 {40:4,}
traffic_breakdown_coretomem[INST_ACC_R] = 8 {8:1,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
traffic_breakdown_memtocore[INST_ACC_R] = 136 {136:1,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 275 
max_icnt2mem_latency = 10 
max_icnt2sh_latency = 836 
mrq_lat_table:4 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0       790         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/3 = 2.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        137    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        194    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none         126    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        265         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       252         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1097 n_act=2 n_pre=1 n_req=2 n_rd=4 n_write=0 bw_util=0.007246
n_activity=92 dram_eff=0.08696
bk0: 4a 1060i bk1: 0a 1103i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1098 n_act=1 n_pre=0 n_req=4 n_rd=2 n_write=3 bw_util=0.009058
n_activity=47 dram_eff=0.2128
bk0: 2a 1067i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0326087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1100 n_act=1 n_pre=0 n_req=2 n_rd=2 n_write=1 bw_util=0.005435
n_activity=40 dram_eff=0.15
bk0: 0a 1104i bk1: 0a 1105i bk2: 0a 1105i bk3: 0a 1105i bk4: 0a 1105i bk5: 2a 1082i bk6: 0a 1103i bk7: 0a 1103i bk8: 0a 1103i bk9: 0a 1103i bk10: 0a 1103i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00634058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6
L2_total_cache_misses = 4
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=12
icnt_total_pkts_simt_to_mem=10
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83333
	minimum = 6
	maximum = 10
Network latency average = 6.83333
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Accepted packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Injected flit rate average = 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0119474 (at node 1)
Accepted flit rate average= 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0143369 (at node 1)
Injected packet length average = 1.83333
Accepted packet length average = 1.83333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6 (1 samples)
	minimum = 6 (1 samples)
	maximum = 6 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Accepted packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Injected flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0119474 (1 samples)
Accepted flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0143369 (1 samples)
Injected packet size average = 1.83333 (1 samples)
Accepted packet size average = 1.83333 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 5 (inst/sec)
gpgpu_simulation_rate = 418 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: cycles simulated: 1337  inst.: 24170 (ipc=48.3) sim_rate=473 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:23:19 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(13,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(41,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(41,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(20,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(40,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 2837  inst.: 548746 (ipc=274.4) sim_rate=10552 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:23:20 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(16,0,0) tid=(309,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(30,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(21,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(34,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 4337  inst.: 874538 (ipc=249.9) sim_rate=16500 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:23:21 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(20,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 5837  inst.: 1281306 (ipc=256.3) sim_rate=23727 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:23:22 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(27,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(33,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(28,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(14,0,0) tid=(389,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(18,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(44,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(17,0,0) tid=(325,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(43,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 7337  inst.: 2168986 (ipc=333.7) sim_rate=39436 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:23:23 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(14,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 8337  inst.: 2836378 (ipc=378.2) sim_rate=50649 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:23:24 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(4,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(17,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(40,0,0) tid=(329,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(33,0,0) tid=(425,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(19,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(31,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 9337  inst.: 3496038 (ipc=411.3) sim_rate=61334 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:23:25 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(10,0,0) tid=(385,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(43,0,0) tid=(265,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(28,0,0) tid=(279,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(16,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(20,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 10337  inst.: 4020303 (ipc=423.2) sim_rate=69315 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:23:26 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(34,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(27,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(23,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(29,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(12,0,0) tid=(492,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10443,837), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10529,837), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10530,837), 1 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(30,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10574,837), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10575,837), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10589,837), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10608,837), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10697,837), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10726,837), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10748,837), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10790,837), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10891,837), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10893,837), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10900,837), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10919,837), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(8,0,0) tid=(501,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10947,837), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10994,837), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10997,837), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11031,837), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11035,837), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11040,837), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11127,837), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11177,837), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11201,837), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11215,837), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11221,837), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11241,837), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11251,837), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11291,837), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11300,837), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11365,837), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(376,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11488,837), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11492,837), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11498,837), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: cycles simulated: 12337  inst.: 4717691 (ipc=410.2) sim_rate=79960 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:23:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11511,837), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11512,837), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11626,837), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11814,837), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11903,837), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11906,837), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11929,837), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12014,837), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12065,837), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12083,837), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18687,837), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' finished on shader 3.
kernel_name = _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 18688
gpu_sim_insn = 4737023
gpu_ipc =     253.4794
gpu_tot_sim_cycle = 19525
gpu_tot_sim_insn = 4737033
gpu_tot_ipc =     242.6137
gpu_tot_issued_cta = 46
gpu_stall_dramfull = 1077
gpu_stall_icnt2sh    = 19040
gpu_total_sim_rate=80288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88773
	L1I_total_cache_misses = 1467
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2086
L1D_cache:
	L1D_cache_core[0]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3069
	L1D_cache_core[1]: Access = 454, Miss = 313, Miss_rate = 0.689, Pending_hits = 21, Reservation_fails = 3305
	L1D_cache_core[2]: Access = 498, Miss = 354, Miss_rate = 0.711, Pending_hits = 21, Reservation_fails = 2940
	L1D_cache_core[3]: Access = 785, Miss = 385, Miss_rate = 0.490, Pending_hits = 21, Reservation_fails = 2892
	L1D_cache_core[4]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 2885
	L1D_cache_core[5]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 2963
	L1D_cache_core[6]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 2941
	L1D_cache_core[7]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3012
	L1D_cache_core[8]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 3110
	L1D_cache_core[9]: Access = 483, Miss = 342, Miss_rate = 0.708, Pending_hits = 21, Reservation_fails = 3035
	L1D_cache_core[10]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3023
	L1D_cache_core[11]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3040
	L1D_cache_core[12]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 2955
	L1D_cache_core[13]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3043
	L1D_cache_core[14]: Access = 450, Miss = 309, Miss_rate = 0.687, Pending_hits = 21, Reservation_fails = 3084
	L1D_total_cache_accesses = 7410
	L1D_total_cache_misses = 5033
	L1D_total_cache_miss_rate = 0.6792
	L1D_total_cache_pending_hits = 315
	L1D_total_cache_reservation_fails = 45297
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 3155
	L1C_total_cache_misses = 184
	L1C_total_cache_miss_rate = 0.0583
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45297
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2971
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1467
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 5058432
gpgpu_n_tot_w_icount = 158076
gpgpu_n_stall_shd_mem = 45297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4789
gpgpu_n_mem_write_global = 290
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 290
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92435
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68395	W0_Idle:59438	W0_Scoreboard:81609	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149655
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37952 {8:4744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11600 {40:290,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 645184 {136:4744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2320 {8:290,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 526 
maxdqlatency = 0 
maxmflatency = 1009 
averagemflatency = 340 
max_icnt2mem_latency = 197 
max_icnt2sh_latency = 19524 
mrq_lat_table:1389 	132 	201 	364 	679 	827 	696 	408 	65 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387 	4512 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5131 	67 	26 	29 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	979 	2803 	1034 	3 	0 	0 	4 	0 	0 	0 	270 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         6         0         0         0         0         0         0        19        31        24        31        18        11        13        11 
dram[1]:         4         5         0         0         0         0         0         0        23        19        26        32        14        18        12        14 
dram[2]:         3         7         0         0         0         0         0         0        28        22        25        20         9        24        11        15 
dram[3]:         5         7         0         0         0         0         0         0        19        24        28        24         9        16        10        12 
dram[4]:         4         4         0         0         0         0         2         0        22        24        22        31        18        31        10        13 
dram[5]:         5         2         0         0         0         0         0         0        24        23        26        24        18        30        10        13 
maximum service time to same row:
dram[0]:      4577     12147         0         0         0         0      1935      2029      1816      1813      5211      1828      2897      3124      3362      3213 
dram[1]:      3896      5272         0         0         0         0      2025      2010      1818      1832      5579      1826      2857      2563      3228      3160 
dram[2]:      4347      5357         0         0         0       790      1904       244      1134      1816      1834      4950      3237      3041      3196      3424 
dram[3]:      5138      5387         0         0         0         0      1922      2104      1904      1824      1832      5463      2694      3044      3416      3182 
dram[4]:      5634      5500         0         0         0         0     16414      1894     15153     15213     13653      6191      2922      3160      3457      3182 
dram[5]:      7290      5663         0         0         0         0      2125      1907      1812      1343      1824      5432      2782      2950      3302      3128 
average row accesses per activate:
dram[0]:  1.636364  2.800000      -nan      -nan      -nan      -nan  2.000000  2.000000  3.071429  8.000000  4.636364  9.600000  2.666667  4.363636  3.096774  3.000000 
dram[1]:  4.000000  2.600000      -nan      -nan      -nan      -nan  2.000000  4.000000  4.190476  5.176471  4.545455 10.666667  3.096774  4.571429  3.310345  4.173913 
dram[2]:  1.454545  3.000000      -nan      -nan      -nan  2.000000  2.000000  4.000000  6.285714  5.500000  4.571429  7.923077  4.000000  3.692308  3.428571  4.000000 
dram[3]:  2.142857  3.000000      -nan      -nan      -nan      -nan  2.000000  4.000000  4.190476  5.866667  6.857143  6.375000  3.096774  5.333333  3.200000  3.275862 
dram[4]:  2.800000  2.000000      -nan      -nan      -nan      -nan  3.500000  4.000000  3.750000  6.923077  5.444445 11.444445  2.666667  6.400000  2.742857  3.133333 
dram[5]:  2.800000  1.333333      -nan      -nan      -nan      -nan  2.000000  4.000000  5.500000  5.000000  5.052631  8.583333  3.000000  4.571429  2.666667  3.133333 
average row locality = 4763/1160 = 4.106034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        14         0         0         0         0         2         2        86        88        98        96        96        96        96        96 
dram[1]:        17        13         0         0         0         0         2         3        87        88        98        96        96        96        96        96 
dram[2]:        16        12         0         0         0         1         2         4        88        88        96        98        96        96        96        96 
dram[3]:        15        12         0         0         0         0         2         4        88        88        96        98        96        96        96        95 
dram[4]:        14        12         0         0         0         0         3         4        89        89        97        98        96        96        96        94 
dram[5]:        14        12         0         0         0         0         2         4        88        90        96        98        96        96        96        94 
total reads: 4725
min_bank_accesses = 0!
chip skew: 789/786 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         1         1         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         4         0         1         1         1         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
total reads: 38
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:        468       228    none      none      none      none         312       319       315       325       379       465       318       330       319       329
dram[1]:        569       244    none      none      none      none         312       212       313       362       430       459       386       379       383       380
dram[2]:        240       266    none      none      none         126       303       793       360       348       351       501       383       367       393       381
dram[3]:        232       264    none      none      none      none         287       297       330       331       374       450       340       410       376       352
dram[4]:        230       268    none      none      none      none         377       281       300       319       346       454       312       343       330       356
dram[5]:        227       275    none      none      none      none         314       283       305       339       339       463       323       389       333       364
maximum mf latency per bank:
dram[0]:        280       283         0         0         0         0       337       329       394       400       392       823       403       493       454       509
dram[1]:        289       278         0         0         0         0       325       331       486       539       532      1009       530       598       609       615
dram[2]:        298       289         0         0         0       252       327       347       415       467       518       799       586       513       625       720
dram[3]:        286       280         0         0         0         0       295       338       434       457       761       580       408       729       585       509
dram[4]:        290       282         0         0         0         0       313       295       380       482       523       616       407       518       518       606
dram[5]:        278       300         0         0         0         0       337       297       376       453       480       697       390       689       475       554

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23783 n_act=210 n_pre=198 n_req=792 n_rd=1576 n_write=4 bw_util=0.1226
n_activity=6006 dram_eff=0.5261
bk0: 36a 25324i bk1: 28a 25530i bk2: 0a 25743i bk3: 0a 25770i bk4: 0a 25793i bk5: 0a 25808i bk6: 4a 25802i bk7: 4a 25827i bk8: 172a 24313i bk9: 176a 24233i bk10: 196a 23642i bk11: 192a 23345i bk12: 192a 23612i bk13: 192a 23759i bk14: 192a 23472i bk15: 192a 23155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.59323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23828 n_act=186 n_pre=174 n_req=795 n_rd=1576 n_write=7 bw_util=0.1229
n_activity=5983 dram_eff=0.5292
bk0: 34a 25426i bk1: 26a 25549i bk2: 0a 25743i bk3: 0a 25774i bk4: 0a 25790i bk5: 0a 25811i bk6: 4a 25798i bk7: 6a 25810i bk8: 174a 24488i bk9: 176a 24125i bk10: 196a 23524i bk11: 192a 23514i bk12: 192a 23698i bk13: 192a 23517i bk14: 192a 23401i bk15: 192a 23399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.03578
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23832 n_act=184 n_pre=171 n_req=795 n_rd=1578 n_write=6 bw_util=0.1229
n_activity=6022 dram_eff=0.5261
bk0: 32a 25325i bk1: 24a 25567i bk2: 0a 25739i bk3: 0a 25760i bk4: 0a 25778i bk5: 2a 25771i bk6: 4a 25783i bk7: 8a 25801i bk8: 176a 24690i bk9: 176a 24418i bk10: 192a 23545i bk11: 196a 23456i bk12: 192a 24057i bk13: 192a 23345i bk14: 192a 23158i bk15: 192a 23136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.04808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23833 n_act=187 n_pre=175 n_req=790 n_rd=1572 n_write=4 bw_util=0.1223
n_activity=5772 dram_eff=0.5461
bk0: 30a 25433i bk1: 24a 25579i bk2: 0a 25749i bk3: 0a 25773i bk4: 0a 25787i bk5: 0a 25796i bk6: 4a 25790i bk7: 8a 25807i bk8: 176a 24453i bk9: 176a 24420i bk10: 192a 23893i bk11: 196a 23290i bk12: 192a 23879i bk13: 192a 23569i bk14: 192a 23302i bk15: 190a 23231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23807 n_act=194 n_pre=182 n_req=800 n_rd=1576 n_write=12 bw_util=0.1232
n_activity=6270 dram_eff=0.5065
bk0: 28a 25480i bk1: 24a 25531i bk2: 0a 25742i bk3: 0a 25768i bk4: 0a 25792i bk5: 0a 25804i bk6: 6a 25747i bk7: 8a 25811i bk8: 178a 24406i bk9: 178a 24330i bk10: 194a 23762i bk11: 196a 23395i bk12: 192a 23622i bk13: 192a 23712i bk14: 192a 23254i bk15: 188a 23042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.76679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25771 n_nop=23806 n_act=200 n_pre=188 n_req=791 n_rd=1572 n_write=5 bw_util=0.1224
n_activity=6088 dram_eff=0.5181
bk0: 28a 25471i bk1: 24a 25437i bk2: 0a 25733i bk3: 0a 25769i bk4: 0a 25785i bk5: 0a 25805i bk6: 4a 25796i bk7: 8a 25805i bk8: 176a 24690i bk9: 180a 24173i bk10: 192a 23666i bk11: 196a 23320i bk12: 192a 23706i bk13: 192a 23538i bk14: 192a 23303i bk15: 188a 23468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.69004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 498, Miss = 396, Miss_rate = 0.795, Pending_hits = 5, Reservation_fails = 93
L2_cache_bank[1]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 396, Miss_rate = 0.762, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[3]: Access = 406, Miss = 392, Miss_rate = 0.966, Pending_hits = 3, Reservation_fails = 32
L2_cache_bank[4]: Access = 436, Miss = 394, Miss_rate = 0.904, Pending_hits = 7, Reservation_fails = 100
L2_cache_bank[5]: Access = 454, Miss = 395, Miss_rate = 0.870, Pending_hits = 3, Reservation_fails = 231
L2_cache_bank[6]: Access = 421, Miss = 393, Miss_rate = 0.933, Pending_hits = 3, Reservation_fails = 28
L2_cache_bank[7]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 395, Miss_rate = 0.950, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[9]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 453, Miss = 394, Miss_rate = 0.870, Pending_hits = 3, Reservation_fails = 1
L2_total_cache_accesses = 5264
L2_total_cache_misses = 4725
L2_total_cache_miss_rate = 0.8976
L2_total_cache_pending_hits = 39
L2_total_cache_reservation_fails = 705
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 122
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 206
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=24965
icnt_total_pkts_simt_to_mem=5599
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1494
	minimum = 6
	maximum = 80
Network latency average = 11.9335
	minimum = 6
	maximum = 69
Slowest packet = 7440
Flit latency average = 11.723
	minimum = 6
	maximum = 65
Slowest flit = 21402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0208413
	minimum = 0.0172303 (at node 1)
	maximum = 0.0276648 (at node 17)
Accepted packet rate average = 0.0208413
	minimum = 0.0172303 (at node 1)
	maximum = 0.0276648 (at node 17)
Injected flit rate average = 0.06053
	minimum = 0.018354 (at node 1)
	maximum = 0.120612 (at node 17)
Accepted flit rate average= 0.06053
	minimum = 0.020976 (at node 16)
	maximum = 0.100653 (at node 3)
Injected packet length average = 2.90434
Accepted packet length average = 2.90434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4914 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Network latency average = 9.38343 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39.5 (2 samples)
Flit latency average = 8.86152 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0106861 (2 samples)
	minimum = 0.00861515 (2 samples)
	maximum = 0.0174166 (2 samples)
Accepted packet rate average = 0.0106861 (2 samples)
	minimum = 0.00861515 (2 samples)
	maximum = 0.0174166 (2 samples)
Injected flit rate average = 0.0307518 (2 samples)
	minimum = 0.00917701 (2 samples)
	maximum = 0.0662798 (2 samples)
Accepted flit rate average = 0.0307518 (2 samples)
	minimum = 0.010488 (2 samples)
	maximum = 0.0574949 (2 samples)
Injected packet size average = 2.87773 (2 samples)
Accepted packet size average = 2.87773 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 80288 (inst/sec)
gpgpu_simulation_rate = 330 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ee0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ClearKernel1iiPVi' to stream 0, gridDim= (15,1,1) blockDim = (1024,1,1) 
kernel '_Z12ClearKernel1iiPVi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19525)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19525)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(5,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 20025  inst.: 4876777 (ipc=279.5) sim_rate=81279 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:23:28 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,0,0) tid=(851,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(9,0,0) tid=(371,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,0,0) tid=(275,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 21525  inst.: 5204713 (ipc=233.8) sim_rate=85323 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:23:29 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(659,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(851,0,0)
GPGPU-Sim uArch: cycles simulated: 24025  inst.: 5492841 (ipc=168.0) sim_rate=88594 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:23:30 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(9,0,0) tid=(339,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,0,0) tid=(723,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(9,0,0) tid=(499,0,0)
GPGPU-Sim uArch: cycles simulated: 26025  inst.: 5772233 (ipc=159.3) sim_rate=91622 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:23:31 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,0,0) tid=(723,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,0,0) tid=(531,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(14,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(14,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 28525  inst.: 6105673 (ipc=152.1) sim_rate=95401 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:23:32 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(403,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 30525  inst.: 6365129 (ipc=148.0) sim_rate=97925 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:23:33 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(275,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(13,0,0) tid=(915,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(8,0,0) tid=(547,0,0)
GPGPU-Sim uArch: cycles simulated: 33025  inst.: 6724441 (ipc=147.2) sim_rate=101885 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:23:34 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(12,0,0) tid=(899,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(13,0,0) tid=(803,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,0,0) tid=(675,0,0)
GPGPU-Sim uArch: cycles simulated: 35025  inst.: 7007001 (ipc=146.4) sim_rate=104582 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:23:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15841,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,0,0) tid=(675,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,0,0) tid=(547,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16874,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(995,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17981,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18145,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,0,0) tid=(739,0,0)
GPGPU-Sim uArch: cycles simulated: 38025  inst.: 7387545 (ipc=143.3) sim_rate=108640 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:23:36 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18816,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19281,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19317,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19400,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19404,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(9,0,0) tid=(291,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19564,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19754,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19959,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19984,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20291,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20620,19525), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: GPU detected kernel '_Z12ClearKernel1iiPVi' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel_name = _Z12ClearKernel1iiPVi 
kernel_launch_uid = 3 
gpu_sim_cycle = 20621
gpu_sim_insn = 2768592
gpu_ipc =     134.2608
gpu_tot_sim_cycle = 40146
gpu_tot_sim_insn = 7505625
gpu_tot_ipc =     186.9582
gpu_tot_issued_cta = 61
gpu_stall_dramfull = 36956
gpu_stall_icnt2sh    = 19160
gpu_total_sim_rate=110376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 144533
	L1I_total_cache_misses = 1810
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2086
L1D_cache:
	L1D_cache_core[0]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 20439
	L1D_cache_core[1]: Access = 1286, Miss = 1145, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 19699
	L1D_cache_core[2]: Access = 1350, Miss = 1206, Miss_rate = 0.893, Pending_hits = 21, Reservation_fails = 19463
	L1D_cache_core[3]: Access = 1617, Miss = 1217, Miss_rate = 0.753, Pending_hits = 21, Reservation_fails = 16153
	L1D_cache_core[4]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19734
	L1D_cache_core[5]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 16854
	L1D_cache_core[6]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 18557
	L1D_cache_core[7]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 19966
	L1D_cache_core[8]: Access = 1330, Miss = 1189, Miss_rate = 0.894, Pending_hits = 21, Reservation_fails = 20488
	L1D_cache_core[9]: Access = 1315, Miss = 1174, Miss_rate = 0.893, Pending_hits = 21, Reservation_fails = 19357
	L1D_cache_core[10]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 18462
	L1D_cache_core[11]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 20666
	L1D_cache_core[12]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 19115
	L1D_cache_core[13]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 20414
	L1D_cache_core[14]: Access = 1282, Miss = 1141, Miss_rate = 0.890, Pending_hits = 21, Reservation_fails = 21041
	L1D_total_cache_accesses = 19910
	L1D_total_cache_misses = 17533
	L1D_total_cache_miss_rate = 0.8806
	L1D_total_cache_pending_hits = 315
	L1D_total_cache_reservation_fails = 290408
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4595
	L1C_total_cache_misses = 184
	L1C_total_cache_miss_rate = 0.0400
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45297
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4411
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 245111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 142723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1810
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 7857792
gpgpu_n_tot_w_icount = 245556
gpgpu_n_stall_shd_mem = 290408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4789
gpgpu_n_mem_write_global = 12790
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 400282
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138515
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 290408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:408828	W0_Idle:192944	W0_Scoreboard:90682	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:6	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:237129
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37952 {8:4744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711600 {40:290,136:12500,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1480 {8:185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 645184 {136:4744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102320 {8:12790,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 25160 {136:185,}
maxmrqlatency = 606 
maxdqlatency = 0 
maxmflatency = 1654 
averagemflatency = 583 
max_icnt2mem_latency = 928 
max_icnt2sh_latency = 40145 
mrq_lat_table:7319 	481 	705 	1258 	4466 	5571 	6073 	3478 	419 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388 	7834 	8356 	1031 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5241 	185 	201 	4751 	1808 	5194 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	979 	2803 	1034 	3 	0 	0 	4 	0 	0 	0 	270 	7833 	4683 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	20 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        10        20         8        20         8        22        18        34        31        36        31        28        14        20        12 
dram[1]:        10        10        12         8        10         8        14        22        23        19        26        32        14        18        12        14 
dram[2]:         8        16         8        12        12        16         8        28        28        30        25        32        14        24        11        15 
dram[3]:        10        16         8        10         8        14        18        22        19        24        28        24         9        16        10        14 
dram[4]:        16        16        16        18        12        18        24        16        32        24        22        31        18        31        18        13 
dram[5]:         8        12        10        12         8        10        10        22        24        28        26        24        18        30        10        14 
maximum service time to same row:
dram[0]:      4577     12147      2115      1744      2254      1896      1935      2029      1816      1813      5211      1828      2897      3124      3362      3213 
dram[1]:      3896      5272      1567      1544      1647      1608      2025      2010      1818      1832      5579      1826      2857      2563      3228      3160 
dram[2]:      4347      5357      1750      1797      1982      1098      1904       929      1437      1816      1834      4950      3237      3041      3196      3424 
dram[3]:      5138      5387      1847      1515      1901      1613      1922      2104      1904      1824      1832      5463      2694      3044      3416      3182 
dram[4]:      5634      5500      1820      1847      2000      1991     16414      1894     15153     15213     13653      6191      2922      3160      3457      3182 
dram[5]:      7290      5663      1561      1744      1642      1820      2125      1907      1812      1343      1824      5432      2782      2950      3302      3128 
average row accesses per activate:
dram[0]:  3.044445  2.755102  3.240506  3.084337  3.282051  2.813187  3.542169  2.761905  3.352941  3.698925  3.829787  3.628866  3.352381  3.320755  3.259259  2.933333 
dram[1]:  2.715686  3.139535  3.084337  3.240506  2.844445  3.240506  2.910891  3.217391  3.127273  3.739130  3.254545  3.784946  3.034483  3.352381  3.115044  3.555556 
dram[2]:  2.693069  3.202381  3.047619  3.047619  3.240506  3.307692  2.800000  3.252747  3.510204  3.739130  3.450980  3.967033  3.384615  3.115044  3.034483  3.352381 
dram[3]:  2.532710  3.228916  2.782609  3.047619  2.876405  2.942529  2.800000  3.083333  3.307692  3.659575  3.384615  3.829787  2.838710  3.520000  3.060869  3.133929 
dram[4]:  2.967033  2.913043  3.200000  3.047619  2.844445  3.324675  3.040816  2.960000  3.567010  3.931818  3.765957  4.149426  3.034483  3.784946  3.060869  3.211009 
dram[5]:  2.842105  2.576923  2.909091  2.813187  2.666667  2.723404  2.735849  2.766355  3.583333  3.392157  3.259259  3.610000  3.087719  3.171171  2.687023  2.916667 
average row locality = 29777/9373 = 3.176891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       146       142       128       128       128       128       148       146       214       216       226       224       224       224       224       224 
dram[1]:       145       142       128       128       128       128       148       149       215       216       226       224       224       224       224       224 
dram[2]:       144       141       128       128       128       129       148       150       216       216       224       226       224       224       224       224 
dram[3]:       143       140       128       128       128       128       148       150       216       216       224       226       224       224       224       223 
dram[4]:       142       140       128       128       128       128       148       150       217       217       225       226       224       224       224       222 
dram[5]:       142       140       128       128       128       128       146       150       216       218       224       226       224       224       224       222 
total reads: 17226
bank skew: 226/128 = 1.77
chip skew: 2874/2868 = 1.00
number of total write accesses:
dram[0]:       128       128       128       128       128       128       146       144       128       128       134       128       128       128       128       128 
dram[1]:       132       128       128       128       128       128       146       147       129       128       132       128       128       128       128       128 
dram[2]:       128       128       128       128       128       129       146       146       128       128       128       135       128       128       128       128 
dram[3]:       128       128       128       128       128       128       146       146       128       128       128       134       128       128       128       128 
dram[4]:       128       128       128       128       128       128       150       146       129       129       129       135       128       128       128       128 
dram[5]:       128       128       128       128       128       128       144       146       128       128       128       135       128       128       128       128 
total reads: 12551
bank skew: 150/128 = 1.17
chip skew: 2098/2088 = 1.00
average mf latency per bank:
dram[0]:        382       318       372       320       375       306       376       309       333       314       371       347       365       316       363       314
dram[1]:        353       385       338       406       342       412       330       394       312       373       363       401       348       392       350       396
dram[2]:        362       342       345       342       362       353       356       338       334       325       353       377       364       341       356       352
dram[3]:        309       296       319       303       311       302       314       288       311       293       329       332       316       328       328       313
dram[4]:        333       364       351       358       331       365       342       360       321       327       341       381       345       352       351       360
dram[5]:        362       318       375       322       364       330       354       317       332       318       345       364       346       339       357       335
maximum mf latency per bank:
dram[0]:       1343      1090      1541      1338      1540      1096      1344      1308      1207      1079      1514      1041      1431      1046      1378      1048
dram[1]:       1353      1384      1282      1371      1149      1583      1294      1654      1231      1253      1295      1363      1302      1502      1174      1423
dram[2]:       1373      1200      1189      1258      1197      1440      1246      1260      1142      1091      1150      1079      1312      1048      1252      1105
dram[3]:       1076      1136      1160      1166      1013      1180      1079      1050      1110      1134      1066      1020      1066      1179      1062      1047
dram[4]:       1350      1470      1583      1407      1226      1411      1381      1435      1404      1268      1216      1279      1365      1449      1317      1342
dram[5]:       1315      1366      1482      1268      1262      1261      1249      1151      1516      1065      1346      1224      1262      1147      1408      1160

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=40030 n_act=1532 n_pre=1516 n_req=4958 n_rd=5740 n_write=4172 bw_util=0.3741
n_activity=31274 dram_eff=0.6339
bk0: 292a 40919i bk1: 284a 41264i bk2: 256a 40481i bk3: 256a 40279i bk4: 256a 40179i bk5: 256a 40900i bk6: 296a 38314i bk7: 292a 38837i bk8: 428a 40081i bk9: 432a 39366i bk10: 452a 38761i bk11: 448a 38470i bk12: 448a 38512i bk13: 448a 38576i bk14: 448a 37429i bk15: 448a 37385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.92251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=39977 n_act=1551 n_pre=1535 n_req=4967 n_rd=5746 n_write=4181 bw_util=0.3747
n_activity=30903 dram_eff=0.6425
bk0: 290a 40340i bk1: 284a 40003i bk2: 256a 40110i bk3: 256a 39693i bk4: 256a 39730i bk5: 256a 39673i bk6: 296a 38589i bk7: 298a 37715i bk8: 430a 39801i bk9: 432a 39002i bk10: 452a 37579i bk11: 448a 38025i bk12: 448a 37962i bk13: 448a 37092i bk14: 448a 37314i bk15: 448a 36904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.78254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8030a880, atomic=0 1 entries : 0x7fb315101810 :  mf: uid=474128, sid14:w27, part=2, addr=0x8030a880, load , size=128, unknown  status = IN_PARTITION_DRAM (40143), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=40026 n_act=1527 n_pre=1511 n_req=4966 n_rd=5748 n_write=4178 bw_util=0.3746
n_activity=31082 dram_eff=0.6387
bk0: 288a 39728i bk1: 282a 40499i bk2: 256a 40470i bk3: 256a 40840i bk4: 256a 40102i bk5: 258a 40045i bk6: 296a 37586i bk7: 300a 39125i bk8: 432a 40755i bk9: 432a 40578i bk10: 448a 38329i bk11: 452a 38423i bk12: 448a 38582i bk13: 448a 38145i bk14: 448a 37300i bk15: 448a 37418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=39910 n_act=1590 n_pre=1574 n_req=4960 n_rd=5740 n_write=4176 bw_util=0.3743
n_activity=30727 dram_eff=0.6454
bk0: 286a 40280i bk1: 280a 40305i bk2: 256a 40491i bk3: 256a 40182i bk4: 256a 40158i bk5: 256a 40298i bk6: 296a 38430i bk7: 300a 38601i bk8: 432a 39957i bk9: 432a 39462i bk10: 448a 38986i bk11: 452a 37835i bk12: 448a 38266i bk13: 448a 38021i bk14: 448a 37461i bk15: 446a 37352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.35773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=40058 n_act=1511 n_pre=1495 n_req=4969 n_rd=5742 n_write=4184 bw_util=0.3746
n_activity=30797 dram_eff=0.6446
bk0: 284a 41094i bk1: 280a 39666i bk2: 256a 40601i bk3: 256a 40496i bk4: 256a 40388i bk5: 256a 39944i bk6: 296a 38496i bk7: 300a 37903i bk8: 434a 39425i bk9: 434a 39644i bk10: 450a 38052i bk11: 452a 37761i bk12: 448a 37207i bk13: 448a 37718i bk14: 448a 37244i bk15: 444a 36826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90225
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52990 n_nop=39771 n_act=1663 n_pre=1647 n_req=4957 n_rd=5736 n_write=4173 bw_util=0.374
n_activity=30887 dram_eff=0.6416
bk0: 284a 40141i bk1: 280a 40746i bk2: 256a 40070i bk3: 256a 40276i bk4: 256a 39756i bk5: 256a 39554i bk6: 292a 38079i bk7: 300a 37878i bk8: 432a 40391i bk9: 436a 39098i bk10: 448a 38294i bk11: 452a 37332i bk12: 448a 38003i bk13: 448a 38232i bk14: 448a 36984i bk15: 444a 37558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1540, Miss = 1438, Miss_rate = 0.934, Pending_hits = 5, Reservation_fails = 1114
L2_cache_bank[1]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
L2_cache_bank[2]: Access = 1562, Miss = 1438, Miss_rate = 0.921, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[3]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 6, Reservation_fails = 818
L2_cache_bank[4]: Access = 1478, Miss = 1436, Miss_rate = 0.972, Pending_hits = 7, Reservation_fails = 994
L2_cache_bank[5]: Access = 1511, Miss = 1438, Miss_rate = 0.952, Pending_hits = 6, Reservation_fails = 813
L2_cache_bank[6]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 3, Reservation_fails = 274
L2_cache_bank[7]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 2, Reservation_fails = 387
L2_cache_bank[8]: Access = 1458, Miss = 1436, Miss_rate = 0.985, Pending_hits = 5, Reservation_fails = 145
L2_cache_bank[9]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 3, Reservation_fails = 94
L2_cache_bank[10]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
L2_cache_bank[11]: Access = 1495, Miss = 1436, Miss_rate = 0.961, Pending_hits = 3, Reservation_fails = 4
L2_total_cache_accesses = 17794
L2_total_cache_misses = 17226
L2_total_cache_miss_rate = 0.9681
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 5347
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4538
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 419
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.143

icnt_total_pkts_mem_to_simt=37615
icnt_total_pkts_simt_to_mem=68129
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.6837
	minimum = 6
	maximum = 518
Network latency average = 27.6402
	minimum = 6
	maximum = 513
Slowest packet = 11286
Flit latency average = 32.567
	minimum = 6
	maximum = 509
Slowest flit = 33802
Fragmentation average = 0.958579
	minimum = 0
	maximum = 418
Injected packet rate average = 0.0450099
	minimum = 0.0404442 (at node 0)
	maximum = 0.0512584 (at node 18)
Accepted packet rate average = 0.0450099
	minimum = 0.0404442 (at node 0)
	maximum = 0.0512584 (at node 18)
Injected flit rate average = 0.13503
	minimum = 0.050434 (at node 16)
	maximum = 0.206683 (at node 2)
Accepted flit rate average= 0.13503
	minimum = 0.0408322 (at node 0)
	maximum = 0.253382 (at node 18)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5555 (3 samples)
	minimum = 6 (3 samples)
	maximum = 202.667 (3 samples)
Network latency average = 15.469 (3 samples)
	minimum = 6 (3 samples)
	maximum = 197.333 (3 samples)
Flit latency average = 16.7633 (3 samples)
	minimum = 6 (3 samples)
	maximum = 193.333 (3 samples)
Fragmentation average = 0.319526 (3 samples)
	minimum = 0 (3 samples)
	maximum = 139.333 (3 samples)
Injected packet rate average = 0.0221274 (3 samples)
	minimum = 0.0192248 (3 samples)
	maximum = 0.0286972 (3 samples)
Accepted packet rate average = 0.0221274 (3 samples)
	minimum = 0.0192248 (3 samples)
	maximum = 0.0286972 (3 samples)
Injected flit rate average = 0.065511 (3 samples)
	minimum = 0.0229293 (3 samples)
	maximum = 0.113081 (3 samples)
Accepted flit rate average = 0.065511 (3 samples)
	minimum = 0.0206027 (3 samples)
	maximum = 0.122791 (3 samples)
Injected packet size average = 2.96063 (3 samples)
Accepted packet size average = 2.96063 (3 samples)
Hops average = 1 (3 samples)
