# ğŸŒIon-Battery NDT Diagnosis System 

## ğŸ” Project Overview

> ì´ í”„ë¡œì íŠ¸ëŠ” ì´ˆìŒíŒŒë¥¼ í™œìš©í•œ **ë¹„íŒŒê´´ ê²€ì‚¬(NDT) ì§„ë‹¨ ì‹œìŠ¤í…œ**ì…ë‹ˆë‹¤. FPGA ê¸°ë°˜ í•˜ë“œì›¨ì–´ ì œì–´, ì‹¤ì‹œê°„ ì‹ í˜¸ ì²˜ë¦¬, ê·¸ë¦¬ê³  ë¨¸ì‹ ëŸ¬ë‹ì„ ê²°í•©í•˜ì—¬ ì´ì˜¨ ë°°í„°ë¦¬ì˜ SoH(State of Health)ëŒ€í•œ ìë™í™”ëœ í‰ê°€ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤.


## ğŸ›ï¸ í•µì‹¬ ì„¤ê³„ ê¸°ì—¬ : Custom Pulser System
ì €ëŠ” ë³¸ í”„ë¡œì íŠ¸ì—ì„œ **Verilog HDLì„ ì‚¬ìš©í•˜ì—¬ ì„¤ê³„í•œ ë””ì§€í„¸ í„ìŠ¤ ìƒì„± ì‹œìŠ¤í…œ**ì˜ êµ¬í˜„ì„ ë‹´ë‹¹í–ˆìŠµë‹ˆë‹¤:

- **FSM Design**: ì•ˆì •ì ì¸ í„ìŠ¤ ì‹œí€€ì‹±ì„ ìœ„í•œ FSM êµ¬í˜„
   (drawio FSM chart ê·¸ë¦¼ ì²¨ë¶€) 
- **Programmable Pulse Generation**: ì‚¬ìš©ì ì •ì˜ ìŠ¤í™ì— ë”°ë¥¸ ì •ë°€ í„ìŠ¤ ìƒì„±
  - **Flexible Pulse Shaping**: PWS, POS, NEG ì‹ í˜¸ë¥¼ í†µí•œ ì •ë°€í•œ í„ìŠ¤ í˜•íƒœ ì œì–´   
    - **PWS (Pulse Width Selection)**: í„ìŠ¤ í­ ì œì–´ ì‹ í˜¸
    - **POS/NEG Control**: ì–‘ê·¹/ìŒê·¹ í„ìŠ¤ ì œì–´ (POS0/1, NEG0/1)
- **Burst Count Control**: í”„ë¡œê·¸ë˜ë¨¸ë¸” ë²„ìŠ¤íŠ¸ ì¹´ìš´íŠ¸ ì„¤ì •

## ğŸ—ï¸ System Architecture

### 1. Hardware Components
- **FPGA Board**: Opal Kelly XEM7320 (Xilinx Artix-7 ê¸°ë°˜)
- **ADC Module**: SYZYGY ADC (LTC2264-12, 12-bit, 125 MSPS)
- **Custom Pulser Board**: Verilog HDLë¡œ ì„¤ê³„í•œ ì‚¬ìš©ì ì •ì˜ í„ìŠ¤ ìƒì„± ì‹œìŠ¤í…œ
- **Ultrasonic Transducers**: ë‹¤ì±„ë„ ì´ˆìŒíŒŒ ì„¼ì‹± ì‹œìŠ¤í…œ
- **Arduino Controller**: ìë™í™” ìŠ¤ìºë‹ ë©”ì»¤ë‹ˆì¦˜ ì œì–´
- **DAC Module**: ì‹ í˜¸ ìƒì„± ë° í„ìŠ¤ ì œì–´

### 2. Software Components
- **FPGA Gateware**: Verilog ê¸°ë°˜ í•˜ë“œì›¨ì–´ ì œì–´ ë° ë°ì´í„° ìˆ˜ì§‘
- **Python GUI Application**: PyQt5 ê¸°ë°˜ ì‚¬ìš©ì ì¸í„°í˜ì´ìŠ¤
- **Signal Processing**: ì‹¤ì‹œê°„ í•„í„°ë§, FFT ë¶„ì„, ë°ì´í„° ì‹œê°í™”
- **Machine Learning Module**: TensorFlow/Keras ê¸°ë°˜ CNN ì§„ë‹¨ ëª¨ë¸

## ğŸš€ Key Features




### ğŸ“¡ Data Acquisition
- **High-Speed Sampling**: ìµœëŒ€ 125 MSPS ë°ì´í„° ìˆ˜ì§‘
- **Multi-Channel Support**: ë™ì‹œ ë‹¤ì±„ë„ ë°ì´í„° ìˆ˜ì§‘
- **Configurable FIFO**: ì¡°ì • ê°€ëŠ¥í•œ ë²„í¼ í¬ê¸° (ê¸°ë³¸ê°’: 2044 ìƒ˜í”Œ)
- **Real-time Visualization**: ì‹¤ì‹œê°„ ì‹ í˜¸ í”Œë¡¯íŒ… ë° ë¶„ì„

### ğŸ”¬ Signal Processing
- **Bandpass Filtering**: 4-7 MHz ì£¼íŒŒìˆ˜ ëŒ€ì—­ í•„í„°ë§
- **FFT Analysis**: ì£¼íŒŒìˆ˜ ë„ë©”ì¸ ì‹ í˜¸ ë¶„ì„
- **DC Removal**: ê³ ê¸‰ ì‹ í˜¸ ì¡°ê±´í™” ì•Œê³ ë¦¬ì¦˜
- **Decimation**: ë¶„ì„ì„ ìœ„í•œ êµ¬ì„± ê°€ëŠ¥í•œ ë‹¤ìš´ìƒ˜í”Œë§

### ğŸ¤– Automated Scanning
- ** 2D Grid Scanning**: í”„ë¡œê·¸ë˜ë¨¸ë¸” X-Y ì¶• ìŠ¤ìºë‹ íŒ¨í„´
- ** Arduino Integration**: ìœ„ì¹˜ ì œì–´ë¥¼ ìœ„í•œ ì‹œë¦¬ì–¼ í†µì‹ 
- ** Automated Data Collection**: ê° ìŠ¤ìº” í¬ì¸íŠ¸ë³„ CSV íŒŒì¼ ìƒì„±
- ** Real-time Heatmap Generation**: ê°•ë„ ë§¤í•‘ ì‹œê°í™”

### ğŸ§  Machine Learning
- **CNN Architecture**: íŒ¨í„´ ì¸ì‹ì„ ìœ„í•œ ì»¨ë³¼ë£¨ì…˜ ì‹ ê²½ë§
- **SoC/SoH Prediction**: ì¶©ì „ ìƒíƒœ ë° ê±´ì „ì„± ìƒíƒœ ì¶”ì •
- **Training Pipeline**: ê²€ì¦ì„ í¬í•¨í•œ ìë™í™”ëœ ëª¨ë¸ í›ˆë ¨
- **Real-time Inference**: ì‹¤ì‹œê°„ ì˜ˆì¸¡ ê¸°ëŠ¥

## ğŸ“ Project Structure

```
NDT_diagnosis_system/
â”œâ”€â”€ ğŸ”§ gateware/                    # FPGA Verilog ì½”ë“œ
â”‚   â”œâ”€â”€ xem7320_adc.v              # FPGA ìµœìƒìœ„ ëª¨ë“ˆ (Pulser ì œì–´ í¬í•¨)
â”‚   â”œâ”€â”€ syzygy-adc-top.v           # ADC ì œì–´ ëª¨ë“ˆ
â”‚   â”œâ”€â”€ syzygy_dac_spi_module.v    # DAC SPI ì¸í„°í˜ì´ìŠ¤
â”‚   â”œâ”€â”€ ip/                        # Xilinx IP ì½”ì–´(FIFO, IBUFDS
â”‚   â”œâ”€â”€ oklib/                     # Opal Kelly ë¼ì´ë¸ŒëŸ¬ë¦¬
â”‚   â””â”€â”€ testbench/                 # ì‹œë®¬ë ˆì´ì…˜ íŒŒì¼
â”œâ”€â”€ ğŸ python/                      # Python ì• í”Œë¦¬ì¼€ì´ì…˜
â”‚   â”œâ”€â”€ ULTRAprojectDEMO.py        # ë©”ì¸ GUI ì• í”Œë¦¬ì¼€ì´ì…˜
â”‚   â”œâ”€â”€ ULTRAprojectDEMO.ui        # Qt Designer UI íŒŒì¼
â”‚   â”œâ”€â”€ ok.py                      # Opal Kelly Python API
â”‚   â”œâ”€â”€ requirements.txt           # Python ì˜ì¡´ì„±
â”‚   â””â”€â”€ datafile/                  # CSV ë°ì´í„° ì €ì¥ì†Œ
â”œâ”€â”€ vivado_project_bit/         # Vivado í•©ì„± í”„ë¡œì íŠ¸
â”œâ”€â”€ vivado_project_sim/         # Vivado ì‹œë®¬ë ˆì´ì…˜ í”„ë¡œì íŠ¸
â””â”€â”€ SZG-ADC-LTC2264-12.gen/    # ìƒì„±ëœ IP íŒŒì¼
```

## ğŸ› ï¸ Installation and Setup

### ğŸ“‹ Prerequisites
- **Hardware**: Opal Kelly XEM7320 FPGA ë³´ë“œ + SYZYGY ADC ëª¨ë“ˆ
- **Software**: 
  - Xilinx Vivado (FPGA ê°œë°œìš©)
  - Python 3.7+
  - Arduino IDE (ìŠ¤ìºë‹ ì»¨íŠ¸ë¡¤ëŸ¬ìš©)
- **Main Python Packages**:
- **PyQt5** (GUI í”„ë ˆì„ì›Œí¬)
- **NumPy, Pandas** (ë°ì´í„° ì²˜ë¦¬)
- **Matplotlib** (ì‹œê°í™”)
- **TensorFlow/Keras** (ë¨¸ì‹ ëŸ¬ë‹)
- **SciPy** (ì‹ í˜¸ ì²˜ë¦¬)
- **PySerial** (Arduino í†µì‹ )

### ğŸ”§ Hardware Setup
1. **ì—°ê²°**: SYZYGY ADC ëª¨ë“ˆì„ XEM7320 ë³´ë“œì— ì—°ê²°
2. **Bitfile ë¡œë“œ**: FPGAì— `xem7320_adc.bit` ë¡œë“œ
3. **ì„¼ì„œ ì—°ê²°**: ADC ì…ë ¥ì— ì´ˆìŒíŒŒ íŠ¸ëœìŠ¤ë“€ì„œ ì—°ê²°
4. **Arduino ì„¤ì •**: ìŠ¤ìºë‹ ì œì–´ìš© Arduino ì„¤ì • (ê¸°ë³¸ê°’: COM3, 9600 baud)

## ğŸ–¥ï¸ Usage

### ğŸ“‹ Basic Operation Workflow

#### 1. **System Initialization**
   - FPGA bitfile ë¡œë“œ
   - FIFO í¬ê¸° ë° ìƒ˜í”Œë§ íŒŒë¼ë¯¸í„° êµ¬ì„±
   - ë²„ìŠ¤íŠ¸ ì¹´ìš´íŠ¸ ë° ì£¼íŒŒìˆ˜ íŒŒë¼ë¯¸í„° ì„¤ì •

#### 2. **âš™ï¸ Pulser Configuration (í•µì‹¬ ê¸°ëŠ¥)**
   - **í„ìŠ¤ ëª¨ë“œ ì„ íƒ**: Transmission/Reflection ëª¨ë“œ
   - **PWS ì„¤ì •**: í„ìŠ¤ í­ ì œì–´
   - **POS/NEG ì œì–´**: ì–‘ê·¹/ìŒê·¹ í„ìŠ¤ íƒ€ì´ë°
   - **ì£¼íŒŒìˆ˜ ì„¤ì •**: ì‚¬ìš©ì ì •ì˜ í„ìŠ¤ ì£¼íŒŒìˆ˜

#### 3. **ğŸ—ºï¸ Scanning Configuration**
   - X-Y ì¶• ê·¸ë¦¬ë“œ ì°¨ì› ì„¤ì •
   - ë°ì´í„° íŒŒì¼ ì €ì¥ ë””ë ‰í† ë¦¬ ì„ íƒ

#### 4. **ğŸ“Š Data Acquisition**
   - ìë™í™”ëœ ìŠ¤ìºë‹ í”„ë¡œì„¸ìŠ¤ ì‹œì‘
   - ì‹¤ì‹œê°„ ì‹ í˜¸ ì‹œê°í™”
   - ìŠ¤ìº” í¬ì¸íŠ¸ë³„ ìë™ CSV íŒŒì¼ ìƒì„±

#### 5. **ğŸ§  Data Analysis**
   - ìˆ˜ì§‘ëœ ë°ì´í„° í›ˆë ¨ìš© ë¡œë“œ
   - íŒ¨í„´ ì¸ì‹ì„ ìœ„í•œ CNN ëª¨ë¸ í›ˆë ¨
   - ì‹¤ì‹œê°„ ì¶”ë¡  ë° ì§„ë‹¨ ìˆ˜í–‰

### ğŸ¯ Key Parameters
- **FIFO Size**: 2044 ìƒ˜í”Œ (êµ¬ì„± ê°€ëŠ¥)
- **Sampling Rate**: ì‹œìŠ¤í…œ í´ë¡ì— ì˜í•´ ê²°ì •
- **Frequency Range**: 4-7 MHz ë°´ë“œíŒ¨ìŠ¤ í•„í„°ë§
- **Grid Resolution**: ì‚¬ìš©ì êµ¬ì„± ê°€ëŠ¥í•œ XÃ—Y ìŠ¤ìºë‹ í¬ì¸íŠ¸


## ğŸ“Š Data Format

### ğŸ“„ CSV Output Structure
ê° ìŠ¤ìº” í¬ì¸íŠ¸ëŠ” ë‹¤ìŒ êµ¬ì¡°ì˜ CSV íŒŒì¼ì„ ìƒì„±:
- **Column 1**: ì‹œê°„ì¶• (Î¼s)
- **Column 2**: ADC ì½ê¸°ê°’ (ì „ì••)
- **Filename**: `adc_data_point_X_Y.csv` (X, Y = ê·¸ë¦¬ë“œ ì¢Œí‘œ)

### ğŸ”„ Signal Processing Chain
1. **ğŸ“¡ Raw ADC Data** â†’ 12-bit ë¶€í˜¸ìˆëŠ” ì •ìˆ˜
2. **âš¡ Voltage Conversion** â†’ Â±1.25V ë²”ìœ„ ì •ê·œí™”
3. **ğŸšï¸ Bandpass Filtering** â†’ 4-7 MHz ì£¼íŒŒìˆ˜ ì„ íƒ
4. **ğŸ“Š FFT Analysis** â†’ ì£¼íŒŒìˆ˜ ë„ë©”ì¸ í‘œí˜„
5. **ğŸŒˆ Intensity Mapping** â†’ 2D ì‹œê°í™” ë°ì´í„°

## ğŸ”§ Configuration

### âš™ï¸ FPGA Parameters
- **â° Clock Frequency**: 125 MHz (ì‹œìŠ¤í…œ í´ë¡ ê¸°ë°˜)
- **ğŸ“Š ADC Resolution**: 12-bit
- **ğŸ’¾ Sample Buffer**: êµ¬ì„± ê°€ëŠ¥í•œ FIFO ê¹Šì´
- **ğŸ¯ Trigger Mode**: ì†Œí”„íŠ¸ì›¨ì–´ ì œì–´ ìˆ˜ì§‘

### ğŸ”Œ Arduino Communication
- **ğŸ“¡ Serial Port**: COM3 (êµ¬ì„± ê°€ëŠ¥)
- **âš¡ Baud Rate**: 9600
- **ğŸ“ Protocol**: ë‹¨ìˆœ ASCII ëª…ë ¹ ì¸í„°í˜ì´ìŠ¤

### ğŸ›ï¸ Pulser System Configuration (í•µì‹¬ ì„¤ê³„)
- **âš¡ PWS Control**: í„ìŠ¤ í­ ì„ íƒ ì‹ í˜¸
- **ğŸ“ˆ POS/NEG Timing**: ì–‘ê·¹/ìŒê·¹ í„ìŠ¤ íƒ€ì´ë° ì œì–´
- **ğŸ”„ Burst Count**: í”„ë¡œê·¸ë˜ë¨¸ë¸” ë²„ìŠ¤íŠ¸ ì‹œí€€ìŠ¤
- **ğŸ¯ Mode Selection**: Transmission/Reflection ëª¨ë“œ ì „í™˜
- **â±ï¸ Frequency Control**: 200MHz ê¸°ì¤€ ì£¼íŒŒìˆ˜ ë¶„ì£¼

## ğŸš¨ Troubleshooting

## ğŸ“ˆ Performance Specifications

- **âš¡ Maximum Sampling Rate**: 125 MSPS
- **ğŸ“Š ADC Resolution**: 12-bit (4096 ë ˆë²¨)
- **ğŸšï¸ Frequency Response**: 4-7 MHz ìµœì í™”
- **ğŸ—ºï¸ Scan Speed**: ë°ì´í„° í¬ì¸íŠ¸ë‹¹ ~5ms
- **ğŸ“Š Data Throughput**: ìƒ˜í”Œë‹¹ ~16 ë°”ì´íŠ¸ (4ì±„ë„ Ã— 4ë°”ì´íŠ¸)

## ğŸ¤ Contributing

---
