// Seed: 269291513
module module_3 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    output tri   id_4,
    output tri1  module_0,
    input  uwire id_6,
    output wor   id_7,
    input  tri   id_8,
    output wor   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    input  tri1  id_12,
    output tri1  id_13
);
  wire id_15;
  assign id_15 = 1'b0;
  wire id_16;
  generate
    wire id_17;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    inout wor id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wor id_17,
    output supply0 id_18,
    output wand id_19,
    inout uwire id_20,
    output supply0 id_21,
    input tri id_22,
    output tri id_23,
    output wor id_24,
    input uwire id_25
);
  wire id_27, id_28;
  module_0(
      id_8, id_20, id_16, id_1, id_11, id_21, id_3, id_20, id_5, id_2, id_16, id_7, id_3, id_11
  );
endmodule
