Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  4 19:07:26 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 661 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.455        0.000                      0                  392        0.120        0.000                      0                  392        3.000        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/audio_codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/audio_codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.267        0.000                      0                  211        0.120        0.000                      0                  211        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                30.725        0.000                      0                  112        0.121        0.000                      0                  112       19.500        0.000                       0                    59  
  clk_out2_clk_wiz_0                                                 3.455        0.000                      0                   63        0.183        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.355        0.000                      0                   30        0.177        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/audio_codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/audio_codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.632ns (29.987%)  route 3.810ns (70.013%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 21.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDRE (Prop_fdre_C_Q)         0.518     2.332 f  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/Q
                         net (fo=23, routed)          1.385     3.717    datapath/audio_codec/initialize_audio/twi_controller/state[2]
    SLICE_X160Y124       LUT4 (Prop_lut4_I1_O)        0.152     3.869 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.868     4.737    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.359     5.096 r  datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2/O
                         net (fo=2, routed)           0.314     5.411    datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2_n_0
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.355     5.766 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           0.387     6.153    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.124     6.277 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.363     6.640    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.493     7.257    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696    21.696    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.080    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X162Y125       FDRE (Setup_fdre_C_CE)      -0.169    21.524    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.632ns (29.890%)  route 3.828ns (70.110%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDRE (Prop_fdre_C_Q)         0.518     2.332 f  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/Q
                         net (fo=23, routed)          1.385     3.717    datapath/audio_codec/initialize_audio/twi_controller/state[2]
    SLICE_X160Y124       LUT4 (Prop_lut4_I1_O)        0.152     3.869 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.868     4.737    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.359     5.096 r  datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2/O
                         net (fo=2, routed)           0.314     5.411    datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2_n_0
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.355     5.766 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           0.387     6.153    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.124     6.277 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.363     6.640    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.510     7.274    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.116    21.814    
                         clock uncertainty           -0.084    21.731    
    SLICE_X162Y123       FDRE (Setup_fdre_C_CE)      -0.169    21.562    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.562    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 14.287    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.632ns (29.890%)  route 3.828ns (70.110%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDRE (Prop_fdre_C_Q)         0.518     2.332 f  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/Q
                         net (fo=23, routed)          1.385     3.717    datapath/audio_codec/initialize_audio/twi_controller/state[2]
    SLICE_X160Y124       LUT4 (Prop_lut4_I1_O)        0.152     3.869 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.868     4.737    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.359     5.096 r  datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2/O
                         net (fo=2, routed)           0.314     5.411    datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2_n_0
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.355     5.766 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           0.387     6.153    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.124     6.277 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.363     6.640    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.510     7.274    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.116    21.814    
                         clock uncertainty           -0.084    21.731    
    SLICE_X162Y123       FDRE (Setup_fdre_C_CE)      -0.169    21.562    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.562    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 14.287    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.632ns (29.890%)  route 3.828ns (70.110%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 21.698 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDRE (Prop_fdre_C_Q)         0.518     2.332 f  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/Q
                         net (fo=23, routed)          1.385     3.717    datapath/audio_codec/initialize_audio/twi_controller/state[2]
    SLICE_X160Y124       LUT4 (Prop_lut4_I1_O)        0.152     3.869 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.868     4.737    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.359     5.096 r  datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2/O
                         net (fo=2, routed)           0.314     5.411    datapath/audio_codec/initialize_audio/twi_controller/DONE_O_i_2_n_0
    SLICE_X161Y124       LUT6 (Prop_lut6_I0_O)        0.355     5.766 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           0.387     6.153    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_12_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.124     6.277 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.363     6.640    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y125       LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.510     7.274    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    21.698    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.116    21.814    
                         clock uncertainty           -0.084    21.731    
    SLICE_X162Y123       FDRE (Setup_fdre_C_CE)      -0.169    21.562    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.562    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 14.287    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.076ns (22.162%)  route 3.779ns (77.838%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.533     6.666    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.080    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X160Y128       FDRE (Setup_fdre_C_CE)      -0.205    21.493    datapath/audio_codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.827ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.076ns (22.162%)  route 3.779ns (77.838%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.533     6.666    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[6]/C
                         clock pessimism              0.080    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X160Y128       FDRE (Setup_fdre_C_CE)      -0.205    21.493    datapath/audio_codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 14.827    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.413%)  route 3.725ns (77.587%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.479     6.611    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[0]/C
                         clock pessimism              0.080    21.779    
                         clock uncertainty           -0.084    21.696    
    SLICE_X160Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.491    datapath/audio_codec/initialize_audio/initA_reg[0]
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.413%)  route 3.725ns (77.587%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.479     6.611    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[1]/C
                         clock pessimism              0.080    21.779    
                         clock uncertainty           -0.084    21.696    
    SLICE_X160Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.491    datapath/audio_codec/initialize_audio/initA_reg[1]
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.413%)  route 3.725ns (77.587%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.479     6.611    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[3]/C
                         clock pessimism              0.080    21.779    
                         clock uncertainty           -0.084    21.696    
    SLICE_X160Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.491    datapath/audio_codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.413%)  route 3.725ns (77.587%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.810     1.810    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y125       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.456     2.266 f  datapath/audio_codec/initialize_audio/delaycnt_reg[18]/Q
                         net (fo=3, routed)           0.983     3.250    datapath/audio_codec/initialize_audio/delaycnt[18]
    SLICE_X156Y122       LUT4 (Prop_lut4_I1_O)        0.124     3.374 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.587     3.960    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y125       LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.670     4.754    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X156Y125       LUT4 (Prop_lut4_I1_O)        0.124     4.878 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.514     5.392    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     5.516 r  datapath/audio_codec/initialize_audio/initA[6]_i_5/O
                         net (fo=2, routed)           0.492     6.008    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]_1
    SLICE_X160Y126       LUT6 (Prop_lut6_I4_O)        0.124     6.132 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.479     6.611    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[4]/C
                         clock pessimism              0.080    21.779    
                         clock uncertainty           -0.084    21.696    
    SLICE_X160Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.491    datapath/audio_codec/initialize_audio/initA_reg[4]
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 14.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X163Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/initWord_reg[19]/Q
                         net (fo=2, routed)           0.067     0.846    datapath/audio_codec/initialize_audio/data1[3]
    SLICE_X162Y127       LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  datapath/audio_codec/initialize_audio/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.891    datapath/audio_codec/initialize_audio/data_i[3]_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X162Y127       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[3]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X162Y127       FDRE (Hold_fdre_C_D)         0.120     0.771    datapath/audio_codec/initialize_audio/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.636     0.636    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X163Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDRE (Prop_fdre_C_Q)         0.141     0.777 r  datapath/audio_codec/initialize_audio/initWord_reg[13]/Q
                         net (fo=1, routed)           0.091     0.868    datapath/audio_codec/initialize_audio/data2[5]
    SLICE_X162Y126       LUT6 (Prop_lut6_I0_O)        0.045     0.913 r  datapath/audio_codec/initialize_audio/data_i[5]_i_2/O
                         net (fo=1, routed)           0.000     0.913    datapath/audio_codec/initialize_audio/data_i[5]_i_2_n_0
    SLICE_X162Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.906     0.906    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X162Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.257     0.649    
    SLICE_X162Y126       FDRE (Hold_fdre_C_D)         0.121     0.770    datapath/audio_codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     0.635    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  datapath/audio_codec/initialize_audio/initWord_reg[9]/Q
                         net (fo=1, routed)           0.050     0.849    datapath/audio_codec/initialize_audio/data2[1]
    SLICE_X159Y126       LUT6 (Prop_lut6_I5_O)        0.045     0.894 r  datapath/audio_codec/initialize_audio/data_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.894    datapath/audio_codec/initialize_audio/data_i[1]_i_1_n_0
    SLICE_X159Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.905     0.905    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X159Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[1]/C
                         clock pessimism             -0.257     0.648    
    SLICE_X159Y126       FDRE (Hold_fdre_C_D)         0.092     0.740    datapath/audio_codec/initialize_audio/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.818%)  route 0.131ns (48.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/twi_controller/dSda_reg/Q
                         net (fo=10, routed)          0.131     0.910    datapath/audio_codec/initialize_audio/twi_controller/p_0_in[0]
    SLICE_X161Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/C
                         clock pessimism             -0.257     0.652    
    SLICE_X161Y121       FDRE (Hold_fdre_C_D)         0.075     0.727    datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y121       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y121       FDSE (Prop_fdse_C_Q)         0.128     0.766 r  datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/Q
                         net (fo=3, routed)           0.089     0.855    datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
    SLICE_X160Y121       LUT6 (Prop_lut6_I1_O)        0.099     0.954 r  datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.954    datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt0[5]
    SLICE_X160Y121       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y121       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X160Y121       FDSE (Hold_fdse_C_D)         0.092     0.730    datapath/audio_codec/initialize_audio/twi_controller/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initWord_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/initA_reg[2]/Q
                         net (fo=21, routed)          0.145     0.924    datapath/audio_codec/initialize_audio/initA_reg[2]
    SLICE_X161Y128       LUT6 (Prop_lut6_I4_O)        0.045     0.969 r  datapath/audio_codec/initialize_audio/initWord[17]_i_1/O
                         net (fo=1, routed)           0.000     0.969    datapath/audio_codec/initialize_audio/initWord[17]_i_1_n_0
    SLICE_X161Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X161Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[17]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.092     0.743    datapath/audio_codec/initialize_audio/initWord_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initWord_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/initA_reg[2]/Q
                         net (fo=21, routed)          0.144     0.923    datapath/audio_codec/initialize_audio/initA_reg[2]
    SLICE_X161Y128       LUT6 (Prop_lut6_I0_O)        0.045     0.968 r  datapath/audio_codec/initialize_audio/initWord[15]_i_1/O
                         net (fo=1, routed)           0.000     0.968    datapath/audio_codec/initialize_audio/initWord[15]_i_1_n_0
    SLICE_X161Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X161Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[15]/C
                         clock pessimism             -0.258     0.651    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.091     0.742    datapath/audio_codec/initialize_audio/initWord_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X161Y128       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/initWord_reg[15]/Q
                         net (fo=1, routed)           0.143     0.922    datapath/audio_codec/initialize_audio/data2[7]
    SLICE_X161Y126       LUT6 (Prop_lut6_I1_O)        0.045     0.967 r  datapath/audio_codec/initialize_audio/data_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.967    datapath/audio_codec/initialize_audio/data_i[7]_i_1_n_0
    SLICE_X161Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.906     0.906    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X161Y126       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[7]/C
                         clock pessimism             -0.257     0.649    
    SLICE_X161Y126       FDRE (Hold_fdre_C_D)         0.092     0.741    datapath/audio_codec/initialize_audio/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/delaycnt_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     0.635    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/audio_codec/initialize_audio/delaycnt_reg[9]/Q
                         net (fo=3, routed)           0.067     0.843    datapath/audio_codec/initialize_audio/delaycnt[9]
    SLICE_X157Y123       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.967 r  datapath/audio_codec/initialize_audio/delaycnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.967    datapath/audio_codec/initialize_audio/delaycnt0_carry__1_n_6
    SLICE_X157Y123       FDSE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.905     0.905    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y123       FDSE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
                         clock pessimism             -0.270     0.635    
    SLICE_X157Y123       FDSE (Hold_fdse_C_D)         0.105     0.740    datapath/audio_codec/initialize_audio/delaycnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y121       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y121       FDSE (Prop_fdse_C_Q)         0.164     0.802 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.149     0.950    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[1]
    SLICE_X162Y121       LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.995    datapath/audio_codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X162Y121       FDRE (Hold_fdre_C_D)         0.121     0.759    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y127   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y126   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X162Y126   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X156Y125   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y124   datapath/audio_codec/initialize_audio/delaycnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y127   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y127   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y126   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y126   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y126   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y126   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X156Y125   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y127   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y126   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X162Y126   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X156Y125   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y123   datapath/audio_codec/initialize_audio/delaycnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y124   datapath/audio_codec/initialize_audio/delaycnt_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X157Y124   datapath/audio_codec/initialize_audio/delaycnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y124   datapath/audio_codec/initialize_audio/delaycnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/audio_codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.725ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 2.164ns (24.646%)  route 6.616ns (75.354%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.113     9.855    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X161Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1__0/O
                         net (fo=1, routed)           0.553    10.533    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1__0_n_0
    SLICE_X159Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X159Y136       FDSE (Setup_fdse_C_S)       -0.429    41.258    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                 30.725    

Slack (MET) :             31.226ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.164ns (26.130%)  route 6.118ns (73.870%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.664     9.407    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]_0
    SLICE_X162Y135       LUT4 (Prop_lut4_I3_O)        0.124     9.531 r  datapath/video_inst/Inst_vga/Row_Counter/encoded[8]_i_1__1/O
                         net (fo=1, routed)           0.503    10.034    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]_0
    SLICE_X160Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X160Y135       FDSE (Setup_fdse_C_S)       -0.429    41.260    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                 31.226    

Slack (MET) :             31.378ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 2.164ns (26.618%)  route 5.966ns (73.382%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.482     9.225    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]_0
    SLICE_X160Y136       LUT5 (Prop_lut5_I1_O)        0.124     9.349 r  datapath/video_inst/Inst_vga/Row_Counter/encoded[8]_i_1/O
                         net (fo=1, routed)           0.534     9.882    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X160Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X160Y136       FDSE (Setup_fdse_C_S)       -0.429    41.260    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 31.378    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 2.159ns (26.754%)  route 5.911ns (73.246%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.462     9.205    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[8]_0
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.119     9.324 r  datapath/video_inst/Inst_vga/Column_Counter/encoded[8]_i_2/O
                         net (fo=1, routed)           0.499     9.822    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X159Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X159Y136       FDSE (Setup_fdse_C_D)       -0.275    41.412    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.412    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 31.589    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 2.164ns (27.424%)  route 5.727ns (72.576%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.776     9.519    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]_0
    SLICE_X161Y136       LUT6 (Prop_lut6_I1_O)        0.124     9.643 r  datapath/video_inst/Inst_vga/Row_Counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     9.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.029    41.718    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.718    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 2.164ns (27.296%)  route 5.764ns (72.704%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.813     9.556    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]_0
    SLICE_X162Y134       LUT6 (Prop_lut6_I2_O)        0.124     9.680 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000     9.680    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.707    41.707    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.782    
                         clock uncertainty           -0.095    41.688    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.079    41.767    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.767    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.146ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 2.164ns (27.669%)  route 5.657ns (72.331%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.707     9.449    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X161Y135       LUT5 (Prop_lut5_I1_O)        0.124     9.573 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     9.573    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.031    41.720    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.720    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 32.146    

Slack (MET) :             32.148ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 2.164ns (27.683%)  route 5.653ns (72.317%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.703     9.445    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X161Y135       LUT4 (Prop_lut4_I2_O)        0.124     9.569 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     9.569    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.029    41.718    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.718    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 32.148    

Slack (MET) :             32.195ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.159ns (27.623%)  route 5.657ns (72.377%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.457     8.619    datapath/video_inst/Inst_vga/Row_Counter/encoded_reg[8]_1
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.707     9.449    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X161Y135       LUT5 (Prop_lut5_I1_O)        0.119     9.568 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     9.568    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y135       FDRE (Setup_fdre_C_D)        0.075    41.764    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.764    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 32.195    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 2.164ns (28.004%)  route 5.564ns (71.996%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 41.709 - 40.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.752     1.752    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X154Y135       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y135       FDRE (Prop_fdre_C_Q)         0.518     2.270 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=45, routed)          1.741     4.011    datapath/video_inst/Inst_vga/Column_Counter/Q[5]
    SLICE_X154Y137       LUT2 (Prop_lut2_I0_O)        0.148     4.159 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8/O
                         net (fo=3, routed)           0.856     5.015    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_8_n_0
    SLICE_X153Y138       LUT6 (Prop_lut6_I0_O)        0.328     5.343 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_3/O
                         net (fo=1, routed)           0.000     5.343    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_74[1]
    SLICE_X153Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.893 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.113     7.006    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_28_0[0]
    SLICE_X155Y138       LUT6 (Prop_lut6_I2_O)        0.124     7.130 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.489     7.619    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_10
    SLICE_X157Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_28/O
                         net (fo=1, routed)           0.294     8.037    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124     8.161 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.458     8.619    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_2
    SLICE_X160Y136       LUT6 (Prop_lut6_I1_O)        0.124     8.743 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_2__0/O
                         net (fo=4, routed)           0.613     9.356    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_1
    SLICE_X160Y137       LUT6 (Prop_lut6_I4_O)        0.124     9.480 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.480    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.709    41.709    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.784    
                         clock uncertainty           -0.095    41.690    
    SLICE_X160Y137       FDRE (Setup_fdre_C_D)        0.029    41.719    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.719    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 32.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     0.841    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.917     0.917    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.076     0.721    datapath/video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.117     0.900    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_1
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism             -0.234     0.682    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.071     0.753    datapath/video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.120     0.904    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.070     0.727    datapath/video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.126     0.910    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.070     0.727    datapath/video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.643%)  route 0.141ns (40.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDRE (Prop_fdre_C_Q)         0.164     0.808 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/Q
                         net (fo=5, routed)           0.141     0.949    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[1]
    SLICE_X162Y134       LUT6 (Prop_lut6_I1_O)        0.045     0.994 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000     0.994    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.915     0.915    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.121     0.779    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.646     0.646    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116     0.926    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.919     0.919    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.052     0.698    datapath/video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.170     0.955    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.072     0.716    datapath/video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.176     0.961    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.916     0.916    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.075     0.719    datapath/video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.562%)  route 0.161ns (46.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/Q
                         net (fo=9, routed)           0.161     0.947    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_2[0]
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.045     0.992 r  datapath/video_inst/Inst_vga/Column_Counter/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     0.992    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.917     0.917    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism             -0.259     0.658    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.091     0.749    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 f  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=5, routed)           0.169     0.954    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[1]
    SLICE_X161Y135       LUT5 (Prop_lut5_I4_O)        0.043     0.997 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     0.997    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.916     0.916    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y141   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y140   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y139   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   datapath/video_inst/inst_dvid/latched_red_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y140   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y139   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y137   datapath/video_inst/inst_dvid/latched_green_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y133   datapath/video_inst/inst_dvid/latched_red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y133   datapath/video_inst/inst_dvid/latched_red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y133   datapath/video_inst/inst_dvid/latched_red_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y136   datapath/video_inst/inst_dvid/latched_red_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.203%)  route 3.118ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.885     4.623    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.747 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     5.842    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.203%)  route 3.118ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.885     4.623    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.747 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     5.842    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.203%)  route 3.118ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.885     4.623    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.747 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     5.842    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.203%)  route 3.118ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.885     4.623    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.747 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     5.842    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.890ns (22.203%)  route 3.118ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.885     4.623    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     4.747 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     5.842    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     9.296    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.787%)  route 3.016ns (77.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.878     4.616    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.740 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     5.739    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.787%)  route 3.016ns (77.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.878     4.616    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.740 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     5.739    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.787%)  route 3.016ns (77.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.878     4.616    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.740 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     5.739    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.787%)  route 3.016ns (77.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.878     4.616    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.740 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     5.739    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.787%)  route 3.016ns (77.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     3.182    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     3.306 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     3.614    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.878     4.616    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.740 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     5.739    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  3.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.103     0.889    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.045     0.934 r  datapath/video_inst/inst_dvid/shift_green[7]_i_2/O
                         net (fo=1, routed)           0.000     0.934    datapath/video_inst/inst_dvid/shift_green[7]_i_2_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X163Y136       FDSE (Hold_fdse_C_D)         0.092     0.751    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.053     0.824    datapath/video_inst/inst_dvid/data1[4]
    SLICE_X163Y133       LUT3 (Prop_lut3_I0_O)        0.099     0.923 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.092     0.735    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.119     0.909    datapath/video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.717    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131     0.921    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.121     0.934    datapath/video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070     0.735    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.148     0.793 r  datapath/video_inst/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.093     0.885    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[6]
    SLICE_X162Y137       LUT3 (Prop_lut3_I0_O)        0.103     0.988 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.988    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131     0.776    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128     0.941    datapath/video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism             -0.257     0.665    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.728    datapath/video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock__0[8]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121     0.934    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     0.941    datapath/video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y137   datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y137   datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   datapath/video_inst/inst_dvid/shift_blue_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.327%)  route 2.110ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.829     1.829    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.518     2.347 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.016     3.363    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.487 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     4.582    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     8.937    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.327%)  route 2.110ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.829     1.829    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.518     2.347 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.016     3.363    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.487 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     4.582    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     8.937    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.327%)  route 2.110ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.829     1.829    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.518     2.347 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.016     3.363    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.487 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     4.582    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     8.937    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.327%)  route 2.110ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.829     1.829    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.518     2.347 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.016     3.363    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.487 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     4.582    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     8.937    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.642ns (23.327%)  route 2.110ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.829     1.829    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.518     2.347 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.016     3.363    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.487 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.095     4.582    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     8.937    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.773ns (29.536%)  route 1.844ns (70.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.845     3.147    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.295     3.442 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     4.442    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.773ns (29.536%)  route 1.844ns (70.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.845     3.147    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.295     3.442 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     4.442    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.773ns (29.536%)  route 1.844ns (70.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.845     3.147    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.295     3.442 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     4.442    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.773ns (29.536%)  route 1.844ns (70.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.845     3.147    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.295     3.442 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     4.442    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.773ns (29.536%)  route 1.844ns (70.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.845     3.147    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.295     3.442 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     4.442    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  4.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.336%)  route 0.672ns (82.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.672     1.456    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.070     1.278    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.246ns (28.125%)  route 0.629ns (71.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148     0.791 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.629     1.419    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.098     1.517 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.517    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.107     1.315    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.022%)  route 0.687ns (82.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.687     1.472    datapath/video_inst/inst_dvid/latched_green[8]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.052     1.262    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.229%)  route 0.661ns (83.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.661     1.432    datapath/video_inst/inst_dvid/latched_blue[8]
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.006     1.216    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.247ns (28.239%)  route 0.628ns (71.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148     0.791 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.628     1.418    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.099     1.517 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.517    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.092     1.300    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.247ns (28.207%)  route 0.629ns (71.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.148     0.791 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.629     1.419    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y133       LUT3 (Prop_lut3_I2_O)        0.099     1.518 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.518    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X163Y133       FDRE (Hold_fdre_C_D)         0.091     1.299    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.128ns (15.368%)  route 0.705ns (84.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.705     1.477    datapath/video_inst/inst_dvid/latched_blue[9]
    SLICE_X163Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.017     1.228    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.211ns (21.212%)  route 0.784ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.646     0.646    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.784     1.593    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.047     1.640 r  datapath/video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.640    datapath/video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131     1.342    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.011%)  route 0.798ns (84.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.798     1.584    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X163Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.066     1.277    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.213ns (20.442%)  route 0.829ns (79.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.646     0.646    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.829     1.639    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.049     1.688 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.688    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917     0.917    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.080     0.997    
                         clock uncertainty            0.215     1.211    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131     1.342    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.345    





