Warning (10268): Verilog HDL information at elevador.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador - Kevin e Thiago/elevador.sv Line: 35
