{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677386831740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677386831751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 20:47:11 2023 " "Processing started: Sat Feb 25 20:47:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677386831751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386831751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386831751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677386832484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677386832484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDcount-a " "Found design unit 1: BCDcount-a" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677386842651 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDcount " "Found entity 1: BCDcount" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677386842651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDcount " "Elaborating entity \"BCDcount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677386842694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_ON BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"ALARM_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842696 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HH_ALARM BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"HH_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842696 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HH_Digit BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"HH_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842696 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HL_ALARM BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"HL_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842696 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HL_Digit BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"HL_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842696 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MH_ALARM BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"MH_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MH_Digit BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"MH_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ML_ALARM BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"ML_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ML_Digit BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"ML_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_ALARM BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"AM_PM_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_Flag BCDcount.vhd(48) " "VHDL Process Statement warning at BCDcount.vhd(48): signal \"AM_PM_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET BCDcount.vhd(52) " "VHDL Process Statement warning at BCDcount.vhd(52): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLASH_FLAG BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"FLASH_FLAG\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(75) " "VHDL Process Statement warning at BCDcount.vhd(75): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842697 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(77) " "VHDL Process Statement warning at BCDcount.vhd(77): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(77) " "VHDL Process Statement warning at BCDcount.vhd(77): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(80) " "VHDL Process Statement warning at BCDcount.vhd(80): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(83) " "VHDL Process Statement warning at BCDcount.vhd(83): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(84) " "VHDL Process Statement warning at BCDcount.vhd(84): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(88) " "VHDL Process Statement warning at BCDcount.vhd(88): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(93) " "VHDL Process Statement warning at BCDcount.vhd(93): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(99) " "VHDL Process Statement warning at BCDcount.vhd(99): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(100) " "VHDL Process Statement warning at BCDcount.vhd(100): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(105) " "VHDL Process Statement warning at BCDcount.vhd(105): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842698 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(105) " "VHDL Process Statement warning at BCDcount.vhd(105): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(108) " "VHDL Process Statement warning at BCDcount.vhd(108): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(111) " "VHDL Process Statement warning at BCDcount.vhd(111): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(112) " "VHDL Process Statement warning at BCDcount.vhd(112): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(116) " "VHDL Process Statement warning at BCDcount.vhd(116): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(121) " "VHDL Process Statement warning at BCDcount.vhd(121): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(127) " "VHDL Process Statement warning at BCDcount.vhd(127): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(128) " "VHDL Process Statement warning at BCDcount.vhd(128): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(134) " "VHDL Process Statement warning at BCDcount.vhd(134): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842699 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(136) " "VHDL Process Statement warning at BCDcount.vhd(136): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(137) " "VHDL Process Statement warning at BCDcount.vhd(137): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(140) " "VHDL Process Statement warning at BCDcount.vhd(140): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(141) " "VHDL Process Statement warning at BCDcount.vhd(141): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(146) " "VHDL Process Statement warning at BCDcount.vhd(146): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(147) " "VHDL Process Statement warning at BCDcount.vhd(147): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677386842700 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HH_ALARM BCDcount.vhd(58) " "VHDL Process Statement warning at BCDcount.vhd(58): inferring latch(es) for signal or variable \"HH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842702 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HL_ALARM BCDcount.vhd(58) " "VHDL Process Statement warning at BCDcount.vhd(58): inferring latch(es) for signal or variable \"HL_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842702 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MH_ALARM BCDcount.vhd(58) " "VHDL Process Statement warning at BCDcount.vhd(58): inferring latch(es) for signal or variable \"MH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842702 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ML_ALARM BCDcount.vhd(58) " "VHDL Process Statement warning at BCDcount.vhd(58): inferring latch(es) for signal or variable \"ML_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842702 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_PM_ALARM BCDcount.vhd(58) " "VHDL Process Statement warning at BCDcount.vhd(58): inferring latch(es) for signal or variable \"AM_PM_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677386842702 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_PM_ALARM BCDcount.vhd(58) " "Inferred latch for \"AM_PM_ALARM\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842705 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[0\] BCDcount.vhd(58) " "Inferred latch for \"ML_ALARM\[0\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[1\] BCDcount.vhd(58) " "Inferred latch for \"ML_ALARM\[1\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[2\] BCDcount.vhd(58) " "Inferred latch for \"ML_ALARM\[2\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[3\] BCDcount.vhd(58) " "Inferred latch for \"ML_ALARM\[3\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[0\] BCDcount.vhd(58) " "Inferred latch for \"MH_ALARM\[0\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[1\] BCDcount.vhd(58) " "Inferred latch for \"MH_ALARM\[1\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[2\] BCDcount.vhd(58) " "Inferred latch for \"MH_ALARM\[2\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[3\] BCDcount.vhd(58) " "Inferred latch for \"MH_ALARM\[3\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[0\] BCDcount.vhd(58) " "Inferred latch for \"HL_ALARM\[0\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[1\] BCDcount.vhd(58) " "Inferred latch for \"HL_ALARM\[1\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[2\] BCDcount.vhd(58) " "Inferred latch for \"HL_ALARM\[2\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842706 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[3\] BCDcount.vhd(58) " "Inferred latch for \"HL_ALARM\[3\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842707 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[0\] BCDcount.vhd(58) " "Inferred latch for \"HH_ALARM\[0\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842707 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[1\] BCDcount.vhd(58) " "Inferred latch for \"HH_ALARM\[1\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842707 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[2\] BCDcount.vhd(58) " "Inferred latch for \"HH_ALARM\[2\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842707 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[3\] BCDcount.vhd(58) " "Inferred latch for \"HH_ALARM\[3\]\" at BCDcount.vhd(58)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842707 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLASH_FLAG BCDcount.vhd(46) " "Inferred latch for \"FLASH_FLAG\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386842708 "|BCDcount"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[1\] HH_Digit\[1\]~_emulated HH_Digit\[1\]~1 " "Register \"HH_Digit\[1\]\" is converted into an equivalent circuit using register \"HH_Digit\[1\]~_emulated\" and latch \"HH_Digit\[1\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[0\] HH_Digit\[0\]~_emulated HH_Digit\[0\]~5 " "Register \"HH_Digit\[0\]\" is converted into an equivalent circuit using register \"HH_Digit\[0\]~_emulated\" and latch \"HH_Digit\[0\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[3\] HL_Digit\[3\]~_emulated HL_Digit\[3\]~1 " "Register \"HL_Digit\[3\]\" is converted into an equivalent circuit using register \"HL_Digit\[3\]~_emulated\" and latch \"HL_Digit\[3\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[2\] HL_Digit\[2\]~_emulated HL_Digit\[2\]~5 " "Register \"HL_Digit\[2\]\" is converted into an equivalent circuit using register \"HL_Digit\[2\]~_emulated\" and latch \"HL_Digit\[2\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[1\] HL_Digit\[1\]~_emulated HL_Digit\[1\]~9 " "Register \"HL_Digit\[1\]\" is converted into an equivalent circuit using register \"HL_Digit\[1\]~_emulated\" and latch \"HL_Digit\[1\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[0\] HL_Digit\[0\]~_emulated HL_Digit\[0\]~13 " "Register \"HL_Digit\[0\]\" is converted into an equivalent circuit using register \"HL_Digit\[0\]~_emulated\" and latch \"HL_Digit\[0\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|HL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[0\] MH_Digit\[0\]~_emulated MH_Digit\[0\]~1 " "Register \"MH_Digit\[0\]\" is converted into an equivalent circuit using register \"MH_Digit\[0\]~_emulated\" and latch \"MH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|MH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[1\] MH_Digit\[1\]~_emulated MH_Digit\[1\]~5 " "Register \"MH_Digit\[1\]\" is converted into an equivalent circuit using register \"MH_Digit\[1\]~_emulated\" and latch \"MH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|MH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[2\] MH_Digit\[2\]~_emulated MH_Digit\[2\]~9 " "Register \"MH_Digit\[2\]\" is converted into an equivalent circuit using register \"MH_Digit\[2\]~_emulated\" and latch \"MH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|MH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[3\] MH_Digit\[3\]~_emulated MH_Digit\[3\]~13 " "Register \"MH_Digit\[3\]\" is converted into an equivalent circuit using register \"MH_Digit\[3\]~_emulated\" and latch \"MH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|MH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[0\] ML_Digit\[0\]~_emulated ML_Digit\[0\]~1 " "Register \"ML_Digit\[0\]\" is converted into an equivalent circuit using register \"ML_Digit\[0\]~_emulated\" and latch \"ML_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|ML_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[1\] ML_Digit\[1\]~_emulated ML_Digit\[1\]~5 " "Register \"ML_Digit\[1\]\" is converted into an equivalent circuit using register \"ML_Digit\[1\]~_emulated\" and latch \"ML_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|ML_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[2\] ML_Digit\[2\]~_emulated ML_Digit\[2\]~9 " "Register \"ML_Digit\[2\]\" is converted into an equivalent circuit using register \"ML_Digit\[2\]~_emulated\" and latch \"ML_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|ML_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[3\] ML_Digit\[3\]~_emulated ML_Digit\[3\]~13 " "Register \"ML_Digit\[3\]\" is converted into an equivalent circuit using register \"ML_Digit\[3\]~_emulated\" and latch \"ML_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|ML_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[0\] SH_Digit\[0\]~_emulated SH_Digit\[0\]~1 " "Register \"SH_Digit\[0\]\" is converted into an equivalent circuit using register \"SH_Digit\[0\]~_emulated\" and latch \"SH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[1\] SH_Digit\[1\]~_emulated SH_Digit\[1\]~5 " "Register \"SH_Digit\[1\]\" is converted into an equivalent circuit using register \"SH_Digit\[1\]~_emulated\" and latch \"SH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[2\] SH_Digit\[2\]~_emulated SH_Digit\[2\]~9 " "Register \"SH_Digit\[2\]\" is converted into an equivalent circuit using register \"SH_Digit\[2\]~_emulated\" and latch \"SH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[3\] SH_Digit\[3\]~_emulated SH_Digit\[3\]~13 " "Register \"SH_Digit\[3\]\" is converted into an equivalent circuit using register \"SH_Digit\[3\]~_emulated\" and latch \"SH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[0\] SL_Digit\[0\]~_emulated SL_Digit\[0\]~1 " "Register \"SL_Digit\[0\]\" is converted into an equivalent circuit using register \"SL_Digit\[0\]~_emulated\" and latch \"SL_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[1\] SL_Digit\[1\]~_emulated SL_Digit\[1\]~5 " "Register \"SL_Digit\[1\]\" is converted into an equivalent circuit using register \"SL_Digit\[1\]~_emulated\" and latch \"SL_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[2\] SL_Digit\[2\]~_emulated SL_Digit\[2\]~9 " "Register \"SL_Digit\[2\]\" is converted into an equivalent circuit using register \"SL_Digit\[2\]~_emulated\" and latch \"SL_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[3\] SL_Digit\[3\]~_emulated SL_Digit\[3\]~13 " "Register \"SL_Digit\[3\]\" is converted into an equivalent circuit using register \"SL_Digit\[3\]~_emulated\" and latch \"SL_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|SL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM_PM_Flag AM_PM_Flag~_emulated AM_PM_Flag~1 " "Register \"AM_PM_Flag\" is converted into an equivalent circuit using register \"AM_PM_Flag~_emulated\" and latch \"AM_PM_Flag~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677386843186 "|BCDcount|AM_PM_Flag"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677386843186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HH\[6\] VCC " "Pin \"HH\[6\]\" is stuck at VCC" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677386843237 "|BCDcount|HH[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677386843237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677386843319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677386843643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677386843643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677386843713 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677386843713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677386843713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677386843713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677386843737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 20:47:23 2023 " "Processing ended: Sat Feb 25 20:47:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677386843737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677386843737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677386843737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677386843737 ""}
