
centos-preinstalled/cal:     file format elf32-littlearm


Disassembly of section .init:

000110d4 <_init@@Base>:
   110d4:	push	{r3, lr}
   110d8:	bl	11aa0 <tigetstr@plt+0x6ac>
   110dc:	pop	{r3, pc}

Disassembly of section .plt:

000110e0 <calloc@plt-0x14>:
   110e0:	push	{lr}		; (str lr, [sp, #-4]!)
   110e4:	ldr	lr, [pc, #4]	; 110f0 <_init@@Base+0x1c>
   110e8:	add	lr, pc, lr
   110ec:	ldr	pc, [lr, #8]!
   110f0:	andeq	r5, r1, r0, lsl pc

000110f4 <calloc@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #86016	; 0x15000
   110fc:	ldr	pc, [ip, #3856]!	; 0xf10

00011100 <raise@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #86016	; 0x15000
   11108:	ldr	pc, [ip, #3848]!	; 0xf08

0001110c <strcmp@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #86016	; 0x15000
   11114:	ldr	pc, [ip, #3840]!	; 0xf00

00011118 <setupterm@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #86016	; 0x15000
   11120:	ldr	pc, [ip, #3832]!	; 0xef8

00011124 <strtol@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #86016	; 0x15000
   1112c:	ldr	pc, [ip, #3824]!	; 0xef0

00011130 <strcspn@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #86016	; 0x15000
   11138:	ldr	pc, [ip, #3816]!	; 0xee8

0001113c <wcwidth@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #86016	; 0x15000
   11144:	ldr	pc, [ip, #3808]!	; 0xee0

00011148 <free@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #86016	; 0x15000
   11150:	ldr	pc, [ip, #3800]!	; 0xed8

00011154 <putp@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #86016	; 0x15000
   1115c:	ldr	pc, [ip, #3792]!	; 0xed0

00011160 <ferror@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #86016	; 0x15000
   11168:	ldr	pc, [ip, #3784]!	; 0xec8

0001116c <_exit@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #86016	; 0x15000
   11174:	ldr	pc, [ip, #3776]!	; 0xec0

00011178 <memcpy@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #86016	; 0x15000
   11180:	ldr	pc, [ip, #3768]!	; 0xeb8

00011184 <__strtoull_internal@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #86016	; 0x15000
   1118c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011190 <time@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #86016	; 0x15000
   11198:	ldr	pc, [ip, #3752]!	; 0xea8

0001119c <dcgettext@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #86016	; 0x15000
   111a4:	ldr	pc, [ip, #3744]!	; 0xea0

000111a8 <__stack_chk_fail@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #86016	; 0x15000
   111b0:	ldr	pc, [ip, #3736]!	; 0xe98

000111b4 <textdomain@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #86016	; 0x15000
   111bc:	ldr	pc, [ip, #3728]!	; 0xe90

000111c0 <__strndup@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #86016	; 0x15000
   111c8:	ldr	pc, [ip, #3720]!	; 0xe88

000111cc <err@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #86016	; 0x15000
   111d4:	ldr	pc, [ip, #3712]!	; 0xe80

000111d8 <iswprint@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #86016	; 0x15000
   111e0:	ldr	pc, [ip, #3704]!	; 0xe78

000111e4 <__ctype_get_mb_cur_max@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #86016	; 0x15000
   111ec:	ldr	pc, [ip, #3696]!	; 0xe70

000111f0 <__fpending@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #86016	; 0x15000
   111f8:	ldr	pc, [ip, #3688]!	; 0xe68

000111fc <mbrtowc@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #86016	; 0x15000
   11204:	ldr	pc, [ip, #3680]!	; 0xe60

00011208 <wcstombs@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #86016	; 0x15000
   11210:	ldr	pc, [ip, #3672]!	; 0xe58

00011214 <getenv@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #86016	; 0x15000
   1121c:	ldr	pc, [ip, #3664]!	; 0xe50

00011220 <malloc@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #86016	; 0x15000
   11228:	ldr	pc, [ip, #3656]!	; 0xe48

0001122c <__libc_start_main@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #86016	; 0x15000
   11234:	ldr	pc, [ip, #3648]!	; 0xe40

00011238 <localtime@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #86016	; 0x15000
   11240:	ldr	pc, [ip, #3640]!	; 0xe38

00011244 <__gmon_start__@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #86016	; 0x15000
   1124c:	ldr	pc, [ip, #3632]!	; 0xe30

00011250 <mempcpy@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #86016	; 0x15000
   11258:	ldr	pc, [ip, #3624]!	; 0xe28

0001125c <getopt_long@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #86016	; 0x15000
   11264:	ldr	pc, [ip, #3616]!	; 0xe20

00011268 <__ctype_b_loc@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #86016	; 0x15000
   11270:	ldr	pc, [ip, #3608]!	; 0xe18

00011274 <exit@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #86016	; 0x15000
   1127c:	ldr	pc, [ip, #3600]!	; 0xe10

00011280 <strtoul@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #86016	; 0x15000
   11288:	ldr	pc, [ip, #3592]!	; 0xe08

0001128c <strlen@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #86016	; 0x15000
   11294:	ldr	pc, [ip, #3584]!	; 0xe00

00011298 <strchr@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #86016	; 0x15000
   112a0:	ldr	pc, [ip, #3576]!	; 0xdf8

000112a4 <warnx@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #86016	; 0x15000
   112ac:	ldr	pc, [ip, #3568]!	; 0xdf0

000112b0 <__errno_location@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #86016	; 0x15000
   112b8:	ldr	pc, [ip, #3560]!	; 0xde8

000112bc <__sprintf_chk@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #86016	; 0x15000
   112c4:	ldr	pc, [ip, #3552]!	; 0xde0

000112c8 <snprintf@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #86016	; 0x15000
   112d0:	ldr	pc, [ip, #3544]!	; 0xdd8

000112d4 <__cxa_atexit@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #86016	; 0x15000
   112dc:	ldr	pc, [ip, #3536]!	; 0xdd0

000112e0 <__vasprintf_chk@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #86016	; 0x15000
   112e8:	ldr	pc, [ip, #3528]!	; 0xdc8

000112ec <__strdup@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #86016	; 0x15000
   112f4:	ldr	pc, [ip, #3520]!	; 0xdc0

000112f8 <memset@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #86016	; 0x15000
   11300:	ldr	pc, [ip, #3512]!	; 0xdb8

00011304 <fgetc@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #86016	; 0x15000
   1130c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011310 <__printf_chk@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #86016	; 0x15000
   11318:	ldr	pc, [ip, #3496]!	; 0xda8

0001131c <strtod@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #86016	; 0x15000
   11324:	ldr	pc, [ip, #3488]!	; 0xda0

00011328 <__fprintf_chk@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #86016	; 0x15000
   11330:	ldr	pc, [ip, #3480]!	; 0xd98

00011334 <fclose@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #86016	; 0x15000
   1133c:	ldr	pc, [ip, #3472]!	; 0xd90

00011340 <setlocale@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #86016	; 0x15000
   11348:	ldr	pc, [ip, #3464]!	; 0xd88

0001134c <errx@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #86016	; 0x15000
   11354:	ldr	pc, [ip, #3456]!	; 0xd80

00011358 <warn@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #86016	; 0x15000
   11360:	ldr	pc, [ip, #3448]!	; 0xd78

00011364 <nl_langinfo@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #86016	; 0x15000
   1136c:	ldr	pc, [ip, #3440]!	; 0xd70

00011370 <localeconv@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #86016	; 0x15000
   11378:	ldr	pc, [ip, #3432]!	; 0xd68

0001137c <mbstowcs@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #86016	; 0x15000
   11384:	ldr	pc, [ip, #3424]!	; 0xd60

00011388 <sprintf@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #86016	; 0x15000
   11390:	ldr	pc, [ip, #3416]!	; 0xd58

00011394 <__strtoll_internal@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #86016	; 0x15000
   1139c:	ldr	pc, [ip, #3408]!	; 0xd50

000113a0 <bindtextdomain@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #86016	; 0x15000
   113a8:	ldr	pc, [ip, #3400]!	; 0xd48

000113ac <isatty@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #86016	; 0x15000
   113b4:	ldr	pc, [ip, #3392]!	; 0xd40

000113b8 <fputs@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #86016	; 0x15000
   113c0:	ldr	pc, [ip, #3384]!	; 0xd38

000113c4 <strncmp@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #86016	; 0x15000
   113cc:	ldr	pc, [ip, #3376]!	; 0xd30

000113d0 <abort@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #86016	; 0x15000
   113d8:	ldr	pc, [ip, #3368]!	; 0xd28

000113dc <__snprintf_chk@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #86016	; 0x15000
   113e4:	ldr	pc, [ip, #3360]!	; 0xd20

000113e8 <strspn@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #86016	; 0x15000
   113f0:	ldr	pc, [ip, #3352]!	; 0xd18

000113f4 <tigetstr@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #86016	; 0x15000
   113fc:	ldr	pc, [ip, #3344]!	; 0xd10

Disassembly of section .text:

00011400 <.text>:
   11400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11404:	movw	r5, #29528	; 0x7358
   11408:	movt	r5, #2
   1140c:	sub	sp, sp, #20
   11410:	mov	r7, r1
   11414:	mov	r8, r0
   11418:	ldr	r3, [r5]
   1141c:	movw	r1, #25064	; 0x61e8
   11420:	mov	r0, #6
   11424:	movt	r1, #1
   11428:	movw	r6, #28956	; 0x711c
   1142c:	movt	r6, #2
   11430:	str	r3, [sp, #12]
   11434:	bl	11340 <setlocale@plt>
   11438:	movw	r0, #25608	; 0x6408
   1143c:	movw	r1, #25620	; 0x6414
   11440:	movt	r0, #1
   11444:	movt	r1, #1
   11448:	bl	113a0 <bindtextdomain@plt>
   1144c:	movw	r0, #25608	; 0x6408
   11450:	movt	r0, #1
   11454:	bl	111b4 <textdomain@plt>
   11458:	movw	r0, #7232	; 0x1c40
   1145c:	movt	r0, #1
   11460:	bl	1602c <tigetstr@plt+0x4c38>
   11464:	movw	r0, #25640	; 0x6428
   11468:	movt	r0, #1
   1146c:	bl	11214 <getenv@plt>
   11470:	cmp	r0, #0
   11474:	str	r0, [r6, #560]	; 0x230
   11478:	beq	11500 <tigetstr@plt+0x10c>
   1147c:	mov	r1, #1
   11480:	add	r2, sp, #8
   11484:	bl	11118 <setupterm@plt>
   11488:	ldr	r3, [sp, #8]
   1148c:	cmp	r3, #0
   11490:	ble	11500 <tigetstr@plt+0x10c>
   11494:	movw	r0, #25648	; 0x6430
   11498:	movt	r0, #1
   1149c:	bl	113f4 <tigetstr@plt>
   114a0:	movw	r9, #25064	; 0x61e8
   114a4:	movt	r9, #1
   114a8:	movw	r4, #29552	; 0x7370
   114ac:	movt	r4, #2
   114b0:	sub	r3, r0, #1
   114b4:	cmn	r3, #3
   114b8:	movls	r3, r0
   114bc:	movw	r0, #25656	; 0x6438
   114c0:	movt	r0, #1
   114c4:	movhi	r3, r9
   114c8:	str	r3, [r6, #552]	; 0x228
   114cc:	bl	113f4 <tigetstr@plt>
   114d0:	sub	r3, r0, #1
   114d4:	cmn	r3, #3
   114d8:	movls	r9, r0
   114dc:	ldr	r0, [r6, #552]	; 0x228
   114e0:	str	r9, [r6, #556]	; 0x22c
   114e4:	bl	1128c <strlen@plt>
   114e8:	mov	r6, r0
   114ec:	mov	r0, r9
   114f0:	bl	1128c <strlen@plt>
   114f4:	add	r0, r0, r6
   114f8:	str	r0, [r4, #360]	; 0x168
   114fc:	b	11508 <tigetstr@plt+0x114>
   11500:	movw	r4, #29552	; 0x7370
   11504:	movt	r4, #2
   11508:	mov	r0, #102	; 0x66
   1150c:	movt	r0, #2
   11510:	bl	11364 <nl_langinfo@plt>
   11514:	movw	lr, #34079	; 0x851f
   11518:	movt	lr, #20971	; 0x51eb
   1151c:	movw	r2, #35757	; 0x8bad
   11520:	movt	r2, #26843	; 0x68db
   11524:	mov	ip, #100	; 0x64
   11528:	mov	sl, #0
   1152c:	mov	r9, #1
   11530:	smull	r1, fp, lr, r0
   11534:	asr	r6, r0, #31
   11538:	smull	r3, r2, r2, r0
   1153c:	asr	fp, fp, #5
   11540:	rsb	r3, r6, fp
   11544:	smull	r1, lr, lr, r3
   11548:	asr	r1, r3, #31
   1154c:	rsb	r2, r6, r2, asr #12
   11550:	mov	r6, sl
   11554:	mls	r0, ip, r3, r0
   11558:	rsb	r1, r1, lr, asr #5
   1155c:	mls	r1, ip, r1, r3
   11560:	bl	12014 <tigetstr@plt+0xc20>
   11564:	mov	fp, r0
   11568:	mov	r0, #104	; 0x68
   1156c:	movt	r0, #2
   11570:	bl	11364 <nl_langinfo@plt>
   11574:	movw	r3, #9363	; 0x2493
   11578:	movt	r3, #37449	; 0x9249
   1157c:	ldrsb	r0, [r0]
   11580:	add	r0, fp, r0
   11584:	sub	r0, r0, #1
   11588:	smull	r2, r3, r3, r0
   1158c:	asr	r2, r0, #31
   11590:	add	r3, r3, r0
   11594:	rsb	r3, r2, r3, asr #2
   11598:	rsb	r3, r3, r3, lsl #3
   1159c:	rsb	r0, r3, r0
   115a0:	str	r0, [r4, #300]	; 0x12c
   115a4:	str	r6, [sp]
   115a8:	movw	r2, #25696	; 0x6460
   115ac:	mov	r0, r8
   115b0:	movt	r2, #1
   115b4:	mov	r1, r7
   115b8:	ldr	r3, [pc, #1184]	; 11a60 <tigetstr@plt+0x66c>
   115bc:	bl	1125c <getopt_long@plt>
   115c0:	cmn	r0, #1
   115c4:	beq	117a4 <tigetstr@plt+0x3b0>
   115c8:	sub	r0, r0, #49	; 0x31
   115cc:	cmp	r0, #72	; 0x48
   115d0:	ldrls	pc, [pc, r0, lsl #2]
   115d4:	b	11794 <tigetstr@plt+0x3a0>
   115d8:	andeq	r1, r1, r4, lsl #14
   115dc:	muleq	r1, r4, r7
   115e0:	strdeq	r1, [r1], -ip
   115e4:	muleq	r1, r4, r7
   115e8:	muleq	r1, r4, r7
   115ec:	muleq	r1, r4, r7
   115f0:	muleq	r1, r4, r7
   115f4:	muleq	r1, r4, r7
   115f8:	muleq	r1, r4, r7
   115fc:	muleq	r1, r4, r7
   11600:	muleq	r1, r4, r7
   11604:	muleq	r1, r4, r7
   11608:	muleq	r1, r4, r7
   1160c:	muleq	r1, r4, r7
   11610:	muleq	r1, r4, r7
   11614:	muleq	r1, r4, r7
   11618:	muleq	r1, r4, r7
   1161c:	muleq	r1, r4, r7
   11620:	muleq	r1, r4, r7
   11624:	muleq	r1, r4, r7
   11628:	muleq	r1, r4, r7
   1162c:	muleq	r1, r4, r7
   11630:	muleq	r1, r4, r7
   11634:	muleq	r1, r4, r7
   11638:	muleq	r1, r4, r7
   1163c:	muleq	r1, r4, r7
   11640:	muleq	r1, r4, r7
   11644:	muleq	r1, r4, r7
   11648:	muleq	r1, r4, r7
   1164c:	muleq	r1, r4, r7
   11650:	muleq	r1, r4, r7
   11654:	muleq	r1, r4, r7
   11658:	muleq	r1, r4, r7
   1165c:	muleq	r1, r4, r7
   11660:	muleq	r1, r4, r7
   11664:	muleq	r1, r4, r7
   11668:	muleq	r1, r4, r7
   1166c:	andeq	r1, r1, r4, asr #14
   11670:	muleq	r1, r4, r7
   11674:	muleq	r1, r4, r7
   11678:	muleq	r1, r4, r7
   1167c:	muleq	r1, r4, r7
   11680:	muleq	r1, r4, r7
   11684:	muleq	r1, r4, r7
   11688:	muleq	r1, r4, r7
   1168c:	muleq	r1, r4, r7
   11690:	muleq	r1, r4, r7
   11694:	muleq	r1, r4, r7
   11698:	muleq	r1, r4, r7
   1169c:	muleq	r1, r4, r7
   116a0:	muleq	r1, r4, r7
   116a4:	muleq	r1, r4, r7
   116a8:	muleq	r1, r4, r7
   116ac:	muleq	r1, r4, r7
   116b0:	muleq	r1, r4, r7
   116b4:	andeq	r1, r1, r4, lsr r7
   116b8:	muleq	r1, r4, r7
   116bc:	andeq	r1, r1, r8, lsr #14
   116c0:	muleq	r1, r4, r7
   116c4:	muleq	r1, r4, r7
   116c8:	andeq	r1, r1, ip, lsl r7
   116cc:	muleq	r1, r4, r7
   116d0:	muleq	r1, r4, r7
   116d4:	muleq	r1, r4, r7
   116d8:	muleq	r1, r4, r7
   116dc:	muleq	r1, r4, r7
   116e0:	andeq	r1, r1, r4, lsl r7
   116e4:	muleq	r1, r4, r7
   116e8:	muleq	r1, r4, r7
   116ec:	muleq	r1, r4, r7
   116f0:	muleq	r1, r4, r7
   116f4:	muleq	r1, r4, r7
   116f8:	andeq	r1, r1, ip, lsl #14
   116fc:	mov	r9, #3
   11700:	b	115a4 <tigetstr@plt+0x1b0>
   11704:	mov	r9, #1
   11708:	b	115a4 <tigetstr@plt+0x1b0>
   1170c:	mov	sl, #1
   11710:	b	115a4 <tigetstr@plt+0x1b0>
   11714:	str	r6, [r4, #300]	; 0x12c
   11718:	b	115a4 <tigetstr@plt+0x1b0>
   1171c:	mov	r3, #1
   11720:	str	r3, [r4, #300]	; 0x12c
   11724:	b	115a4 <tigetstr@plt+0x1b0>
   11728:	mov	r1, #1
   1172c:	str	r1, [r4, #352]	; 0x160
   11730:	b	115a4 <tigetstr@plt+0x1b0>
   11734:	movw	r3, #29544	; 0x7368
   11738:	movt	r3, #2
   1173c:	ldr	r0, [r3]
   11740:	bl	11b98 <tigetstr@plt+0x7a4>
   11744:	mov	r2, #5
   11748:	movw	r1, #25664	; 0x6440
   1174c:	mov	r0, #0
   11750:	movt	r1, #1
   11754:	bl	1119c <dcgettext@plt>
   11758:	movw	r2, #29520	; 0x7350
   1175c:	movt	r2, #2
   11760:	movw	r3, #25676	; 0x644c
   11764:	movt	r3, #1
   11768:	ldr	r2, [r2]
   1176c:	mov	r1, r0
   11770:	mov	r0, #1
   11774:	bl	11310 <__printf_chk@plt>
   11778:	ldr	r2, [sp, #12]
   1177c:	mov	r0, #0
   11780:	ldr	r3, [r5]
   11784:	cmp	r2, r3
   11788:	bne	11a18 <tigetstr@plt+0x624>
   1178c:	add	sp, sp, #20
   11790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11794:	movw	r3, #29540	; 0x7364
   11798:	movt	r3, #2
   1179c:	ldr	r0, [r3]
   117a0:	bl	11b98 <tigetstr@plt+0x7a4>
   117a4:	movw	r3, #29536	; 0x7360
   117a8:	movt	r3, #2
   117ac:	add	r0, sp, #8
   117b0:	ldr	r6, [r3]
   117b4:	bl	11190 <time@plt>
   117b8:	add	r0, sp, #8
   117bc:	bl	11238 <localtime@plt>
   117c0:	rsb	r8, r6, r8
   117c4:	add	r3, r7, r6, lsl #2
   117c8:	mov	fp, r0
   117cc:	cmp	r8, #3
   117d0:	ldrls	pc, [pc, r8, lsl #2]
   117d4:	b	11794 <tigetstr@plt+0x3a0>
   117d8:	andeq	r1, r1, r8, ror #18
   117dc:	strdeq	r1, [r1], -ip
   117e0:	andeq	r1, r1, r8, ror #15
   117e4:	andeq	r1, r1, r8, lsl #18
   117e8:	mov	r6, #0
   117ec:	mov	r2, #5
   117f0:	movw	r1, #25756	; 0x649c
   117f4:	mov	r0, #0
   117f8:	movt	r1, #1
   117fc:	ldr	r7, [r3]
   11800:	add	r8, r3, #4
   11804:	bl	1119c <dcgettext@plt>
   11808:	mov	r1, r0
   1180c:	mov	r0, r7
   11810:	bl	140ec <tigetstr@plt+0x2cf8>
   11814:	sub	r3, r0, #1
   11818:	mov	r7, r0
   1181c:	cmp	r3, #11
   11820:	movwhi	r1, #25756	; 0x649c
   11824:	movhi	r0, #0
   11828:	movthi	r1, #1
   1182c:	bhi	11a4c <tigetstr@plt+0x658>
   11830:	mov	r3, r8
   11834:	mov	r2, #5
   11838:	movw	r1, #25788	; 0x64bc
   1183c:	mov	r0, #0
   11840:	movt	r1, #1
   11844:	ldr	r8, [r3]
   11848:	bl	1119c <dcgettext@plt>
   1184c:	mov	r1, r0
   11850:	mov	r0, r8
   11854:	bl	140ec <tigetstr@plt+0x2cf8>
   11858:	movw	r3, #9998	; 0x270e
   1185c:	sub	r2, r0, #1
   11860:	mov	r8, r0
   11864:	cmp	r2, r3
   11868:	bhi	11a40 <tigetstr@plt+0x64c>
   1186c:	cmp	r6, #0
   11870:	beq	119ac <tigetstr@plt+0x5b8>
   11874:	movw	r3, #1752	; 0x6d8
   11878:	cmp	r0, r3
   1187c:	bgt	119c8 <tigetstr@plt+0x5d4>
   11880:	tst	r0, #3
   11884:	movne	r1, #0
   11888:	moveq	r1, #1
   1188c:	mov	r2, #13
   11890:	movw	r3, #24680	; 0x6068
   11894:	mla	r2, r2, r1, r7
   11898:	movt	r3, #1
   1189c:	ldr	fp, [r3, r2, lsl #2]
   118a0:	cmp	r6, fp
   118a4:	bgt	11a1c <tigetstr@plt+0x628>
   118a8:	mov	r0, r6
   118ac:	mov	r1, r7
   118b0:	mov	r2, r8
   118b4:	bl	11f54 <tigetstr@plt+0xb60>
   118b8:	mov	r6, r0
   118bc:	cmp	r7, #0
   118c0:	moveq	sl, #1
   118c4:	bl	11d7c <tigetstr@plt+0x988>
   118c8:	mov	r0, #1
   118cc:	bl	113ac <isatty@plt>
   118d0:	cmp	r0, #0
   118d4:	moveq	r6, #0
   118d8:	cmp	sl, #0
   118dc:	beq	11988 <tigetstr@plt+0x594>
   118e0:	ldr	r3, [r4, #352]	; 0x160
   118e4:	mov	r0, r6
   118e8:	mov	r1, r8
   118ec:	cmp	r3, #0
   118f0:	bne	119fc <tigetstr@plt+0x608>
   118f4:	bl	12c0c <tigetstr@plt+0x1818>
   118f8:	b	11778 <tigetstr@plt+0x384>
   118fc:	mov	r7, #0
   11900:	mov	r6, r7
   11904:	b	11834 <tigetstr@plt+0x440>
   11908:	mov	r2, #5
   1190c:	movw	r1, #25708	; 0x646c
   11910:	mov	r0, #0
   11914:	movt	r1, #1
   11918:	ldr	r6, [r7, r6, lsl #2]
   1191c:	add	r7, r3, #4
   11920:	bl	1119c <dcgettext@plt>
   11924:	mov	r1, r0
   11928:	mov	r0, r6
   1192c:	bl	140ec <tigetstr@plt+0x2cf8>
   11930:	sub	r3, r0, #1
   11934:	mov	r6, r0
   11938:	cmp	r3, #30
   1193c:	movls	r3, r7
   11940:	bls	117ec <tigetstr@plt+0x3f8>
   11944:	mov	r2, #5
   11948:	movw	r1, #25728	; 0x6480
   1194c:	mov	r0, #0
   11950:	movt	r1, #1
   11954:	bl	1119c <dcgettext@plt>
   11958:	mov	r2, #31
   1195c:	mov	r1, r0
   11960:	mov	r0, #1
   11964:	bl	1134c <errx@plt>
   11968:	ldr	r8, [r0, #20]
   1196c:	ldr	r6, [r0, #28]
   11970:	ldr	r7, [r0, #16]
   11974:	add	r8, r8, #1888	; 0x760
   11978:	add	r8, r8, #12
   1197c:	add	r6, r6, #1
   11980:	add	r7, r7, #1
   11984:	b	118c4 <tigetstr@plt+0x4d0>
   11988:	cmp	r9, #1
   1198c:	beq	11a04 <tigetstr@plt+0x610>
   11990:	cmp	r9, #3
   11994:	bne	11778 <tigetstr@plt+0x384>
   11998:	mov	r0, r6
   1199c:	mov	r1, r7
   119a0:	mov	r2, r8
   119a4:	bl	126e0 <tigetstr@plt+0x12ec>
   119a8:	b	11778 <tigetstr@plt+0x384>
   119ac:	ldr	r3, [fp, #20]
   119b0:	add	r3, r3, #1888	; 0x760
   119b4:	add	r3, r3, #12
   119b8:	cmp	r0, r3
   119bc:	ldreq	r6, [fp, #28]
   119c0:	addeq	r6, r6, #1
   119c4:	b	118bc <tigetstr@plt+0x4c8>
   119c8:	tst	r0, #3
   119cc:	bne	119e4 <tigetstr@plt+0x5f0>
   119d0:	mov	r1, #100	; 0x64
   119d4:	bl	15418 <tigetstr@plt+0x4024>
   119d8:	cmp	r1, #0
   119dc:	movne	r1, #1
   119e0:	bne	1188c <tigetstr@plt+0x498>
   119e4:	mov	r0, r8
   119e8:	mov	r1, #400	; 0x190
   119ec:	bl	15418 <tigetstr@plt+0x4024>
   119f0:	rsbs	r1, r1, #1
   119f4:	movcc	r1, #0
   119f8:	b	1188c <tigetstr@plt+0x498>
   119fc:	bl	129b4 <tigetstr@plt+0x15c0>
   11a00:	b	11778 <tigetstr@plt+0x384>
   11a04:	mov	r0, r6
   11a08:	mov	r1, r7
   11a0c:	mov	r2, r8
   11a10:	bl	12674 <tigetstr@plt+0x1280>
   11a14:	b	11778 <tigetstr@plt+0x384>
   11a18:	bl	111a8 <__stack_chk_fail@plt>
   11a1c:	mov	r2, #5
   11a20:	movw	r1, #25728	; 0x6480
   11a24:	mov	r0, #0
   11a28:	movt	r1, #1
   11a2c:	bl	1119c <dcgettext@plt>
   11a30:	mov	r2, fp
   11a34:	mov	r1, r0
   11a38:	mov	r0, #1
   11a3c:	bl	1134c <errx@plt>
   11a40:	movw	r1, #25788	; 0x64bc
   11a44:	movt	r1, #1
   11a48:	mov	r0, #0
   11a4c:	mov	r2, #5
   11a50:	bl	1119c <dcgettext@plt>
   11a54:	mov	r1, r0
   11a58:	mov	r0, #1
   11a5c:	bl	1134c <errx@plt>
   11a60:	andeq	r6, r1, r0, asr r1
   11a64:	mov	fp, #0
   11a68:	mov	lr, #0
   11a6c:	pop	{r1}		; (ldr r1, [sp], #4)
   11a70:	mov	r2, sp
   11a74:	push	{r2}		; (str r2, [sp, #-4]!)
   11a78:	push	{r0}		; (str r0, [sp, #-4]!)
   11a7c:	ldr	ip, [pc, #16]	; 11a94 <tigetstr@plt+0x6a0>
   11a80:	push	{ip}		; (str ip, [sp, #-4]!)
   11a84:	ldr	r0, [pc, #12]	; 11a98 <tigetstr@plt+0x6a4>
   11a88:	ldr	r3, [pc, #12]	; 11a9c <tigetstr@plt+0x6a8>
   11a8c:	bl	1122c <__libc_start_main@plt>
   11a90:	bl	113d0 <abort@plt>
   11a94:	andeq	r6, r1, r8, lsr #32
   11a98:	andeq	r1, r1, r0, lsl #8
   11a9c:	andeq	r5, r1, r4, asr #31
   11aa0:	ldr	r3, [pc, #20]	; 11abc <tigetstr@plt+0x6c8>
   11aa4:	ldr	r2, [pc, #20]	; 11ac0 <tigetstr@plt+0x6cc>
   11aa8:	add	r3, pc, r3
   11aac:	ldr	r2, [r3, r2]
   11ab0:	cmp	r2, #0
   11ab4:	bxeq	lr
   11ab8:	b	11244 <__gmon_start__@plt>
   11abc:	andeq	r5, r1, r0, asr r5
   11ac0:	andeq	r0, r0, r0, lsl r1
   11ac4:	push	{r3, lr}
   11ac8:	movw	r0, #29520	; 0x7350
   11acc:	ldr	r3, [pc, #36]	; 11af8 <tigetstr@plt+0x704>
   11ad0:	movt	r0, #2
   11ad4:	rsb	r3, r0, r3
   11ad8:	cmp	r3, #6
   11adc:	popls	{r3, pc}
   11ae0:	movw	r3, #0
   11ae4:	movt	r3, #0
   11ae8:	cmp	r3, #0
   11aec:	popeq	{r3, pc}
   11af0:	blx	r3
   11af4:	pop	{r3, pc}
   11af8:	andeq	r7, r2, r3, asr r3
   11afc:	push	{r3, lr}
   11b00:	movw	r0, #29520	; 0x7350
   11b04:	movw	r3, #29520	; 0x7350
   11b08:	movt	r0, #2
   11b0c:	movt	r3, #2
   11b10:	rsb	r3, r0, r3
   11b14:	asr	r3, r3, #2
   11b18:	add	r3, r3, r3, lsr #31
   11b1c:	asrs	r1, r3, #1
   11b20:	popeq	{r3, pc}
   11b24:	movw	r2, #0
   11b28:	movt	r2, #0
   11b2c:	cmp	r2, #0
   11b30:	popeq	{r3, pc}
   11b34:	blx	r2
   11b38:	pop	{r3, pc}
   11b3c:	push	{r4, lr}
   11b40:	movw	r4, #29548	; 0x736c
   11b44:	movt	r4, #2
   11b48:	ldrb	r3, [r4]
   11b4c:	cmp	r3, #0
   11b50:	popne	{r4, pc}
   11b54:	bl	11ac4 <tigetstr@plt+0x6d0>
   11b58:	mov	r3, #1
   11b5c:	strb	r3, [r4]
   11b60:	pop	{r4, pc}
   11b64:	movw	r0, #28404	; 0x6ef4
   11b68:	movt	r0, #2
   11b6c:	push	{r3, lr}
   11b70:	ldr	r3, [r0]
   11b74:	cmp	r3, #0
   11b78:	beq	11b90 <tigetstr@plt+0x79c>
   11b7c:	movw	r3, #0
   11b80:	movt	r3, #0
   11b84:	cmp	r3, #0
   11b88:	beq	11b90 <tigetstr@plt+0x79c>
   11b8c:	blx	r3
   11b90:	pop	{r3, lr}
   11b94:	b	11afc <tigetstr@plt+0x708>
   11b98:	push	{r4, lr}
   11b9c:	mov	r2, #5
   11ba0:	mov	r4, r0
   11ba4:	movw	r1, #25056	; 0x61e0
   11ba8:	mov	r0, #0
   11bac:	movt	r1, #1
   11bb0:	bl	1119c <dcgettext@plt>
   11bb4:	mov	r1, r4
   11bb8:	bl	113b8 <fputs@plt>
   11bbc:	mov	r2, #5
   11bc0:	movw	r1, #25068	; 0x61ec
   11bc4:	mov	r0, #0
   11bc8:	movt	r1, #1
   11bcc:	bl	1119c <dcgettext@plt>
   11bd0:	movw	r3, #29520	; 0x7350
   11bd4:	movt	r3, #2
   11bd8:	mov	r1, #1
   11bdc:	ldr	r3, [r3]
   11be0:	mov	r2, r0
   11be4:	mov	r0, r4
   11be8:	bl	11328 <__fprintf_chk@plt>
   11bec:	mov	r2, #5
   11bf0:	movw	r1, #25104	; 0x6210
   11bf4:	mov	r0, #0
   11bf8:	movt	r1, #1
   11bfc:	bl	1119c <dcgettext@plt>
   11c00:	mov	r1, r4
   11c04:	bl	113b8 <fputs@plt>
   11c08:	mov	r2, #5
   11c0c:	movw	r1, #25116	; 0x621c
   11c10:	mov	r0, #0
   11c14:	movt	r1, #1
   11c18:	bl	1119c <dcgettext@plt>
   11c1c:	mov	r1, r4
   11c20:	bl	113b8 <fputs@plt>
   11c24:	movw	r3, #29540	; 0x7364
   11c28:	movt	r3, #2
   11c2c:	ldr	r0, [r3]
   11c30:	subs	r3, r4, r0
   11c34:	rsbs	r0, r3, #0
   11c38:	adcs	r0, r0, r3
   11c3c:	bl	11274 <exit@plt>
   11c40:	movw	r3, #29544	; 0x7368
   11c44:	movt	r3, #2
   11c48:	push	{r4, r5, r6, lr}
   11c4c:	ldr	r4, [r3]
   11c50:	mov	r0, r4
   11c54:	bl	111f0 <__fpending@plt>
   11c58:	mov	r6, r0
   11c5c:	mov	r0, r4
   11c60:	bl	11160 <ferror@plt>
   11c64:	mov	r5, r0
   11c68:	mov	r0, r4
   11c6c:	bl	11334 <fclose@plt>
   11c70:	adds	r4, r0, #0
   11c74:	movne	r4, #1
   11c78:	cmp	r5, #0
   11c7c:	bne	11cf4 <tigetstr@plt+0x900>
   11c80:	cmp	r4, #0
   11c84:	beq	11ca0 <tigetstr@plt+0x8ac>
   11c88:	cmp	r6, #0
   11c8c:	beq	11d44 <tigetstr@plt+0x950>
   11c90:	bl	112b0 <__errno_location@plt>
   11c94:	ldr	r3, [r0]
   11c98:	cmp	r3, #32
   11c9c:	bne	11d58 <tigetstr@plt+0x964>
   11ca0:	movw	r3, #29540	; 0x7364
   11ca4:	movt	r3, #2
   11ca8:	ldr	r4, [r3]
   11cac:	mov	r0, r4
   11cb0:	bl	111f0 <__fpending@plt>
   11cb4:	mov	r6, r0
   11cb8:	mov	r0, r4
   11cbc:	bl	11160 <ferror@plt>
   11cc0:	mov	r5, r0
   11cc4:	mov	r0, r4
   11cc8:	bl	11334 <fclose@plt>
   11ccc:	adds	r4, r0, #0
   11cd0:	movne	r4, #1
   11cd4:	cmp	r5, #0
   11cd8:	beq	11d20 <tigetstr@plt+0x92c>
   11cdc:	cmp	r4, #0
   11ce0:	bne	11cec <tigetstr@plt+0x8f8>
   11ce4:	bl	112b0 <__errno_location@plt>
   11ce8:	str	r4, [r0]
   11cec:	mov	r0, #1
   11cf0:	bl	1116c <_exit@plt>
   11cf4:	cmp	r4, #0
   11cf8:	bne	11c90 <tigetstr@plt+0x89c>
   11cfc:	bl	112b0 <__errno_location@plt>
   11d00:	str	r4, [r0]
   11d04:	mov	r2, #5
   11d08:	movw	r1, #25504	; 0x63a0
   11d0c:	mov	r0, #0
   11d10:	movt	r1, #1
   11d14:	bl	1119c <dcgettext@plt>
   11d18:	bl	112a4 <warnx@plt>
   11d1c:	b	11cec <tigetstr@plt+0x8f8>
   11d20:	cmp	r4, #0
   11d24:	popeq	{r4, r5, r6, pc}
   11d28:	cmp	r6, #0
   11d2c:	bne	11cec <tigetstr@plt+0x8f8>
   11d30:	bl	112b0 <__errno_location@plt>
   11d34:	ldr	r3, [r0]
   11d38:	cmp	r3, #9
   11d3c:	bne	11cec <tigetstr@plt+0x8f8>
   11d40:	pop	{r4, r5, r6, pc}
   11d44:	bl	112b0 <__errno_location@plt>
   11d48:	ldr	r3, [r0]
   11d4c:	cmp	r3, #9
   11d50:	bne	11c98 <tigetstr@plt+0x8a4>
   11d54:	b	11ca0 <tigetstr@plt+0x8ac>
   11d58:	cmp	r3, #0
   11d5c:	beq	11d04 <tigetstr@plt+0x910>
   11d60:	mov	r2, #5
   11d64:	movw	r1, #25504	; 0x63a0
   11d68:	mov	r0, #0
   11d6c:	movt	r1, #1
   11d70:	bl	1119c <dcgettext@plt>
   11d74:	bl	11358 <warn@plt>
   11d78:	b	11cec <tigetstr@plt+0x8f8>
   11d7c:	movw	r3, #29552	; 0x7370
   11d80:	movt	r3, #2
   11d84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d88:	sub	sp, sp, #36	; 0x24
   11d8c:	ldr	r2, [r3, #300]	; 0x12c
   11d90:	movw	r0, #9363	; 0x2493
   11d94:	movt	r0, #37449	; 0x9249
   11d98:	movw	r4, #29528	; 0x7358
   11d9c:	movt	r4, #2
   11da0:	str	r4, [sp, #12]
   11da4:	smull	r4, r9, r0, r2
   11da8:	ldr	r4, [sp, #12]
   11dac:	add	ip, r3, #296	; 0x128
   11db0:	str	ip, [sp, #8]
   11db4:	add	r9, r9, r2
   11db8:	asr	lr, r2, #31
   11dbc:	ldr	ip, [r4]
   11dc0:	add	r6, r3, #172	; 0xac
   11dc4:	ldr	r4, [sp, #8]
   11dc8:	rsb	r9, lr, r9, asr #2
   11dcc:	mov	r1, #0
   11dd0:	movw	sl, #25516	; 0x63ac
   11dd4:	add	r4, r4, #3
   11dd8:	str	r4, [sp, #8]
   11ddc:	str	ip, [sp, #28]
   11de0:	rsb	r9, r9, r9, lsl #3
   11de4:	ldr	ip, [sp, #8]
   11de8:	mov	r5, r3
   11dec:	mov	fp, r3
   11df0:	mov	r4, r1
   11df4:	rsb	r7, r6, ip
   11df8:	strb	r1, [r3, #172]	; 0xac
   11dfc:	cmp	r7, #2
   11e00:	rsb	r9, r9, r2
   11e04:	strb	r1, [r3]
   11e08:	mov	r8, #2
   11e0c:	movt	sl, #1
   11e10:	ble	11ef8 <tigetstr@plt+0xb04>
   11e14:	add	r9, r9, #131072	; 0x20000
   11e18:	mov	r0, r9
   11e1c:	bl	11364 <nl_langinfo@plt>
   11e20:	mov	r2, r7
   11e24:	mov	r3, #1
   11e28:	str	r8, [sp]
   11e2c:	str	r3, [sp, #4]
   11e30:	mov	r1, r6
   11e34:	add	r3, sp, #20
   11e38:	str	r8, [sp, #20]
   11e3c:	bl	139e4 <tigetstr@plt+0x25f0>
   11e40:	cmp	r4, #0
   11e44:	add	r7, r6, r0
   11e48:	beq	11f40 <tigetstr@plt+0xb4c>
   11e4c:	mov	r0, r5
   11e50:	add	r6, r5, #1
   11e54:	bl	1128c <strlen@plt>
   11e58:	ldrh	r3, [sl]
   11e5c:	strh	r3, [r5, r0]
   11e60:	ldr	r0, [pc, #228]	; 11f4c <tigetstr@plt+0xb58>
   11e64:	rsb	r5, r6, r0
   11e68:	cmp	r5, #3
   11e6c:	ble	11ef8 <tigetstr@plt+0xb04>
   11e70:	mov	r0, r9
   11e74:	add	r4, r4, #1
   11e78:	bl	11364 <nl_langinfo@plt>
   11e7c:	add	r3, sp, #32
   11e80:	str	r8, [sp]
   11e84:	mov	r2, r5
   11e88:	mov	r1, #3
   11e8c:	str	r1, [r3, #-8]!
   11e90:	mov	r1, #1
   11e94:	str	r1, [sp, #4]
   11e98:	mov	r1, r6
   11e9c:	bl	139e4 <tigetstr@plt+0x25f0>
   11ea0:	cmp	r4, #7
   11ea4:	add	r5, r6, r0
   11ea8:	beq	11ef8 <tigetstr@plt+0xb04>
   11eac:	ldr	r3, [fp, #300]	; 0x12c
   11eb0:	movw	ip, #9363	; 0x2493
   11eb4:	movt	ip, #37449	; 0x9249
   11eb8:	mov	r0, r7
   11ebc:	add	r3, r4, r3
   11ec0:	add	r6, r7, #1
   11ec4:	smull	ip, r9, ip, r3
   11ec8:	asr	r2, r3, #31
   11ecc:	add	r9, r9, r3
   11ed0:	rsb	r9, r2, r9, asr #2
   11ed4:	rsb	r9, r9, r9, lsl #3
   11ed8:	rsb	r9, r9, r3
   11edc:	bl	1128c <strlen@plt>
   11ee0:	ldrh	r3, [sl]
   11ee4:	ldr	ip, [sp, #8]
   11ee8:	strh	r3, [r7, r0]
   11eec:	rsb	r7, r6, ip
   11ef0:	cmp	r7, #2
   11ef4:	bgt	11e14 <tigetstr@plt+0xa20>
   11ef8:	ldr	r5, [pc, #80]	; 11f50 <tigetstr@plt+0xb5c>
   11efc:	mov	r4, #26
   11f00:	mov	r6, #38	; 0x26
   11f04:	movt	r4, #2
   11f08:	movt	r6, #2
   11f0c:	mov	r0, r4
   11f10:	add	r4, r4, #1
   11f14:	bl	11364 <nl_langinfo@plt>
   11f18:	cmp	r4, r6
   11f1c:	str	r0, [r5, #4]!
   11f20:	bne	11f0c <tigetstr@plt+0xb18>
   11f24:	ldr	r4, [sp, #12]
   11f28:	ldr	r2, [sp, #28]
   11f2c:	ldr	r3, [r4]
   11f30:	cmp	r2, r3
   11f34:	bne	11f48 <tigetstr@plt+0xb54>
   11f38:	add	sp, sp, #36	; 0x24
   11f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f40:	mov	r6, r5
   11f44:	b	11e60 <tigetstr@plt+0xa6c>
   11f48:	bl	111a8 <__stack_chk_fail@plt>
   11f4c:	andeq	r7, r2, r9, lsl r4
   11f50:	muleq	r2, ip, r4
   11f54:	movw	r3, #1752	; 0x6d8
   11f58:	cmp	r2, r3
   11f5c:	push	{r4, r5}
   11f60:	bgt	11fb8 <tigetstr@plt+0xbc4>
   11f64:	tst	r2, #3
   11f68:	movne	r2, #0
   11f6c:	moveq	r2, #1
   11f70:	cmp	r1, #1
   11f74:	ble	11fb0 <tigetstr@plt+0xbbc>
   11f78:	lsl	r4, r2, #1
   11f7c:	movw	r3, #24680	; 0x6068
   11f80:	add	r4, r4, r2
   11f84:	movt	r3, #1
   11f88:	mov	r5, #52	; 0x34
   11f8c:	sub	ip, r3, #4
   11f90:	mla	r3, r5, r2, r3
   11f94:	add	r2, r2, r4, lsl #2
   11f98:	add	r1, r2, r1
   11f9c:	add	r1, ip, r1, lsl #2
   11fa0:	ldr	r2, [r3, #4]!
   11fa4:	cmp	r3, r1
   11fa8:	add	r0, r0, r2
   11fac:	bne	11fa0 <tigetstr@plt+0xbac>
   11fb0:	pop	{r4, r5}
   11fb4:	bx	lr
   11fb8:	tst	r2, #3
   11fbc:	asrne	r3, r2, #31
   11fc0:	beq	11fe8 <tigetstr@plt+0xbf4>
   11fc4:	movw	ip, #34079	; 0x851f
   11fc8:	movt	ip, #20971	; 0x51eb
   11fcc:	mov	r4, #400	; 0x190
   11fd0:	smull	r5, ip, ip, r2
   11fd4:	rsb	r3, r3, ip, asr #7
   11fd8:	mls	r2, r4, r3, r2
   11fdc:	rsbs	r2, r2, #1
   11fe0:	movcc	r2, #0
   11fe4:	b	11f70 <tigetstr@plt+0xb7c>
   11fe8:	movw	ip, #34079	; 0x851f
   11fec:	movt	ip, #20971	; 0x51eb
   11ff0:	asr	r3, r2, #31
   11ff4:	mov	r4, #100	; 0x64
   11ff8:	smull	r5, ip, ip, r2
   11ffc:	rsb	ip, r3, ip, asr #5
   12000:	mls	ip, r4, ip, r2
   12004:	cmp	ip, #0
   12008:	movne	r2, #1
   1200c:	bne	11f70 <tigetstr@plt+0xb7c>
   12010:	b	11fc4 <tigetstr@plt+0xbd0>
   12014:	sub	r3, r2, #1
   12018:	cmp	r3, #0
   1201c:	push	{r4, r5, r6, lr}
   12020:	movge	ip, r3
   12024:	addlt	ip, r2, #2
   12028:	movw	lr, #1701	; 0x6a5
   1202c:	cmp	r2, lr
   12030:	movw	r4, #365	; 0x16d
   12034:	asr	ip, ip, #2
   12038:	mul	r4, r4, r3
   1203c:	ble	120d0 <tigetstr@plt+0xcdc>
   12040:	movw	lr, #34079	; 0x851f
   12044:	movt	lr, #20971	; 0x51eb
   12048:	asr	r5, r3, #31
   1204c:	smull	r6, r3, lr, r3
   12050:	rsb	r3, r5, r3, asr #5
   12054:	sub	r3, r3, #17
   12058:	rsb	ip, r3, ip
   1205c:	sub	r3, r2, #1600	; 0x640
   12060:	movw	lr, #34079	; 0x851f
   12064:	sub	r3, r3, #1
   12068:	movt	lr, #20971	; 0x51eb
   1206c:	smull	r5, lr, lr, r3
   12070:	asr	r3, r3, #31
   12074:	rsb	r3, r3, lr, asr #7
   12078:	add	ip, ip, r3
   1207c:	add	r4, r4, ip
   12080:	bl	11f54 <tigetstr@plt+0xb60>
   12084:	movw	r3, #49974	; 0xc336
   12088:	movt	r3, #9
   1208c:	add	r0, r4, r0
   12090:	cmp	r0, r3
   12094:	ble	120e4 <tigetstr@plt+0xcf0>
   12098:	movw	r3, #49985	; 0xc341
   1209c:	movt	r3, #9
   120a0:	cmp	r0, r3
   120a4:	subgt	r3, r0, #6
   120a8:	movwgt	r2, #9363	; 0x2493
   120ac:	movtgt	r2, #37449	; 0x9249
   120b0:	asrgt	r1, r3, #31
   120b4:	smullgt	ip, r0, r2, r3
   120b8:	addgt	r0, r0, r3
   120bc:	rsbgt	r0, r1, r0, asr #2
   120c0:	rsbgt	r0, r0, r0, lsl #3
   120c4:	rsbgt	r0, r0, r3
   120c8:	movle	r0, #4
   120cc:	pop	{r4, r5, r6, pc}
   120d0:	movw	r3, #1601	; 0x641
   120d4:	cmp	r2, r3
   120d8:	movle	r3, #0
   120dc:	ble	12078 <tigetstr@plt+0xc84>
   120e0:	b	1205c <tigetstr@plt+0xc68>
   120e4:	add	r3, r0, #5
   120e8:	movw	r2, #9363	; 0x2493
   120ec:	movt	r2, #37449	; 0x9249
   120f0:	asr	r1, r3, #31
   120f4:	smull	r6, r0, r2, r3
   120f8:	add	r0, r0, r3
   120fc:	rsb	r0, r1, r0, asr #2
   12100:	rsb	r0, r0, r0, lsl #3
   12104:	rsb	r0, r0, r3
   12108:	pop	{r4, r5, r6, pc}
   1210c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12110:	movw	r8, #1752	; 0x6d8
   12114:	cmp	r1, #9
   12118:	cmpeq	r2, r8
   1211c:	mov	r7, r1
   12120:	mov	r6, r2
   12124:	mov	r4, r0
   12128:	mov	r5, r3
   1212c:	bne	121bc <tigetstr@plt+0xdc8>
   12130:	movw	r3, #29552	; 0x7370
   12134:	movt	r3, #2
   12138:	movw	r1, #9363	; 0x2493
   1213c:	movt	r1, #37449	; 0x9249
   12140:	ldr	r2, [r3, #300]	; 0x12c
   12144:	ldr	r3, [r3, #352]	; 0x160
   12148:	add	r2, r2, #4
   1214c:	cmp	r3, #0
   12150:	smull	r0, r3, r1, r2
   12154:	asr	r0, r2, #31
   12158:	movwne	r6, #28956	; 0x711c
   1215c:	ldreq	r1, [pc, #404]	; 122f8 <tigetstr@plt+0xf04>
   12160:	add	r3, r3, r2
   12164:	movtne	r6, #2
   12168:	subeq	r6, r1, #192	; 0xc0
   1216c:	rsb	r3, r0, r3, asr #2
   12170:	movne	r1, r6
   12174:	mov	r0, r5
   12178:	rsb	r3, r3, r3, lsl #3
   1217c:	rsb	r3, r3, r2
   12180:	mov	r2, #168	; 0xa8
   12184:	lsl	r7, r3, #2
   12188:	add	r1, r1, r7
   1218c:	bl	11178 <memcpy@plt>
   12190:	add	ip, r6, r7
   12194:	mov	r2, #0
   12198:	ldr	r1, [ip, r2]
   1219c:	cmp	r1, r4
   121a0:	ldreq	r3, [r5, r2]
   121a4:	orreq	r3, r3, #1024	; 0x400
   121a8:	streq	r3, [r5, r2]
   121ac:	add	r2, r2, #4
   121b0:	cmp	r2, #168	; 0xa8
   121b4:	bne	12198 <tigetstr@plt+0xda4>
   121b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   121bc:	mov	r0, r3
   121c0:	ldr	r1, [pc, #308]	; 122fc <tigetstr@plt+0xf08>
   121c4:	mov	r2, #168	; 0xa8
   121c8:	bl	11178 <memcpy@plt>
   121cc:	cmp	r6, r8
   121d0:	bgt	122a0 <tigetstr@plt+0xeac>
   121d4:	tst	r6, #3
   121d8:	movne	r2, #0
   121dc:	moveq	r2, #1
   121e0:	lsl	ip, r2, #1
   121e4:	movw	r3, #24680	; 0x6068
   121e8:	add	ip, ip, r2
   121ec:	movt	r3, #1
   121f0:	mov	r1, r7
   121f4:	mov	r0, #1
   121f8:	add	ip, r2, ip, lsl #2
   121fc:	mov	r2, r6
   12200:	add	ip, ip, r7
   12204:	movw	r8, #29552	; 0x7370
   12208:	movt	r8, #2
   1220c:	ldr	r9, [r3, ip, lsl #2]
   12210:	bl	12014 <tigetstr@plt+0xc20>
   12214:	ldr	r3, [r8, #300]	; 0x12c
   12218:	movw	ip, #9363	; 0x2493
   1221c:	movt	ip, #37449	; 0x9249
   12220:	mov	r2, r6
   12224:	mov	r1, r7
   12228:	rsb	r3, r3, r0
   1222c:	mov	r0, #1
   12230:	add	r3, r3, #7
   12234:	smull	lr, ip, ip, r3
   12238:	asr	lr, r3, #31
   1223c:	add	r6, ip, r3
   12240:	rsb	r6, lr, r6, asr #2
   12244:	rsb	r6, r6, r6, lsl #3
   12248:	rsb	r6, r6, r3
   1224c:	bl	11f54 <tigetstr@plt+0xb60>
   12250:	ldr	r2, [r8, #352]	; 0x160
   12254:	cmp	r2, #0
   12258:	moveq	r2, #1
   1225c:	movne	r2, r0
   12260:	cmp	r9, #0
   12264:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12268:	sub	r0, r0, #1
   1226c:	add	r5, r5, r6, lsl #2
   12270:	rsb	ip, r2, r0
   12274:	add	r0, r2, r9
   12278:	add	r3, r2, #1
   1227c:	str	r2, [r5], #4
   12280:	add	r1, ip, r3
   12284:	cmp	r4, r1
   12288:	orreq	r2, r2, #1024	; 0x400
   1228c:	streq	r2, [r5, #-4]
   12290:	cmp	r3, r0
   12294:	mov	r2, r3
   12298:	bne	12278 <tigetstr@plt+0xe84>
   1229c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   122a0:	tst	r6, #3
   122a4:	asrne	r3, r6, #31
   122a8:	bne	122d4 <tigetstr@plt+0xee0>
   122ac:	movw	r2, #34079	; 0x851f
   122b0:	movt	r2, #20971	; 0x51eb
   122b4:	asr	r3, r6, #31
   122b8:	mov	r1, #100	; 0x64
   122bc:	smull	lr, r2, r2, r6
   122c0:	rsb	r2, r3, r2, asr #5
   122c4:	mls	r2, r1, r2, r6
   122c8:	cmp	r2, #0
   122cc:	movne	r2, #1
   122d0:	bne	121e0 <tigetstr@plt+0xdec>
   122d4:	movw	r2, #34079	; 0x851f
   122d8:	movt	r2, #20971	; 0x51eb
   122dc:	mov	r1, #400	; 0x190
   122e0:	smull	r0, r2, r2, r6
   122e4:	rsb	r3, r3, r2, asr #7
   122e8:	mls	r2, r1, r3, r6
   122ec:	rsbs	r2, r2, #1
   122f0:	movcc	r2, #0
   122f4:	b	121e0 <tigetstr@plt+0xdec>
   122f8:	ldrdeq	r7, [r2], -ip
   122fc:	muleq	r2, ip, r2
   12300:	cmn	r1, #1
   12304:	push	{r4, r5, r6, lr}
   12308:	mov	r4, r1
   1230c:	mov	r5, r0
   12310:	beq	1240c <tigetstr@plt+0x1018>
   12314:	ands	r2, r1, #1024	; 0x400
   12318:	bne	12438 <tigetstr@plt+0x1044>
   1231c:	movw	r3, #29552	; 0x7370
   12320:	movt	r3, #2
   12324:	ldr	r3, [r3, #352]	; 0x160
   12328:	cmp	r3, #0
   1232c:	bne	1236c <tigetstr@plt+0xf78>
   12330:	movw	r3, #24680	; 0x6068
   12334:	movt	r3, #1
   12338:	add	r4, r3, r4, lsl #2
   1233c:	mov	r6, r5
   12340:	cmp	r2, #0
   12344:	ldr	r3, [r4, #104]	; 0x68
   12348:	ldrb	r1, [r3]
   1234c:	strb	r1, [r6], #2
   12350:	ldrb	r3, [r3, #1]
   12354:	strb	r3, [r5, #1]
   12358:	bne	123e8 <tigetstr@plt+0xff4>
   1235c:	mov	r0, r6
   12360:	mov	r3, #32
   12364:	strb	r3, [r0], #1
   12368:	pop	{r4, r5, r6, pc}
   1236c:	movw	r1, #34079	; 0x851f
   12370:	movt	r1, #20971	; 0x51eb
   12374:	asr	r3, r4, #31
   12378:	smull	r0, r1, r1, r4
   1237c:	rsbs	r1, r3, r1, asr #5
   12380:	bne	12460 <tigetstr@plt+0x106c>
   12384:	add	r0, r5, #1
   12388:	mov	r6, r1
   1238c:	mov	r1, #32
   12390:	strb	r1, [r5]
   12394:	movw	r1, #26215	; 0x6667
   12398:	movt	r1, #26214	; 0x6666
   1239c:	smull	ip, r1, r1, r4
   123a0:	rsb	ip, r3, r1, asr #2
   123a4:	orrs	r6, ip, r6
   123a8:	addne	r1, r0, #1
   123ac:	addeq	r1, r0, #1
   123b0:	addne	ip, ip, #48	; 0x30
   123b4:	moveq	ip, #32
   123b8:	strb	ip, [r0]
   123bc:	movw	r0, #26215	; 0x6667
   123c0:	movt	r0, #26214	; 0x6666
   123c4:	cmp	r2, #0
   123c8:	add	r6, r1, #1
   123cc:	smull	ip, r0, r0, r4
   123d0:	rsb	r3, r3, r0, asr #2
   123d4:	add	r3, r3, r3, lsl #2
   123d8:	sub	r4, r4, r3, lsl #1
   123dc:	add	r4, r4, #48	; 0x30
   123e0:	strb	r4, [r1]
   123e4:	beq	1235c <tigetstr@plt+0xf68>
   123e8:	movw	r3, #28956	; 0x711c
   123ec:	movt	r3, #2
   123f0:	mov	r0, r6
   123f4:	movw	r1, #25520	; 0x63b0
   123f8:	ldr	r2, [r3, #556]	; 0x22c
   123fc:	movt	r1, #1
   12400:	bl	11388 <sprintf@plt>
   12404:	add	r6, r6, r0
   12408:	b	1235c <tigetstr@plt+0xf68>
   1240c:	movw	r3, #29552	; 0x7370
   12410:	movt	r3, #2
   12414:	mov	r1, #32
   12418:	ldr	r4, [r3, #352]	; 0x160
   1241c:	cmp	r4, #0
   12420:	movne	r4, #4
   12424:	moveq	r4, #3
   12428:	mov	r2, r4
   1242c:	bl	112f8 <memset@plt>
   12430:	add	r0, r5, r4
   12434:	pop	{r4, r5, r6, pc}
   12438:	movw	r3, #28956	; 0x711c
   1243c:	movt	r3, #2
   12440:	movw	r1, #25520	; 0x63b0
   12444:	movt	r1, #1
   12448:	ldr	r2, [r3, #552]	; 0x228
   1244c:	bic	r4, r4, #1024	; 0x400
   12450:	bl	11388 <sprintf@plt>
   12454:	mov	r2, #1
   12458:	add	r5, r5, r0
   1245c:	b	1231c <tigetstr@plt+0xf28>
   12460:	mov	r0, #100	; 0x64
   12464:	add	r3, r1, #48	; 0x30
   12468:	mls	r4, r0, r1, r4
   1246c:	strb	r3, [r5]
   12470:	add	r0, r5, #1
   12474:	mov	r6, #1
   12478:	asr	r3, r4, #31
   1247c:	b	12394 <tigetstr@plt+0xfa0>
   12480:	push	{r3, r4, r5, lr}
   12484:	mov	r4, r0
   12488:	ldrsb	r3, [r0]
   1248c:	cmp	r3, #0
   12490:	beq	12500 <tigetstr@plt+0x110c>
   12494:	add	r3, r0, #1
   12498:	mov	r5, r3
   1249c:	add	r3, r3, #1
   124a0:	ldrsb	r2, [r5]
   124a4:	cmp	r2, #0
   124a8:	bne	12498 <tigetstr@plt+0x10a4>
   124ac:	cmp	r4, r5
   124b0:	bcs	12508 <tigetstr@plt+0x1114>
   124b4:	bl	11268 <__ctype_b_loc@plt>
   124b8:	mov	r2, r5
   124bc:	ldr	r0, [r0]
   124c0:	mov	r3, r2
   124c4:	sub	r2, r2, #1
   124c8:	ldrb	r1, [r3, #-1]
   124cc:	sxtb	r1, r1
   124d0:	sxth	r1, r1
   124d4:	lsl	r1, r1, #1
   124d8:	ldrh	r1, [r0, r1]
   124dc:	tst	r1, #8192	; 0x2000
   124e0:	bne	124f8 <tigetstr@plt+0x1104>
   124e4:	cmp	r4, r2
   124e8:	movcs	r3, r2
   124ec:	mov	r2, #0
   124f0:	strb	r2, [r3]
   124f4:	pop	{r3, r4, r5, pc}
   124f8:	cmp	r2, r4
   124fc:	bne	124c0 <tigetstr@plt+0x10cc>
   12500:	mov	r3, r4
   12504:	b	124ec <tigetstr@plt+0x10f8>
   12508:	mov	r4, r5
   1250c:	b	12500 <tigetstr@plt+0x110c>
   12510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12514:	movw	r9, #29552	; 0x7370
   12518:	movt	r9, #2
   1251c:	movw	fp, #29528	; 0x7358
   12520:	movt	fp, #2
   12524:	sub	sp, sp, #500	; 0x1f4
   12528:	ldr	r5, [r9, #352]	; 0x160
   1252c:	mov	r4, r3
   12530:	ldr	ip, [fp]
   12534:	add	r3, sp, #24
   12538:	cmp	r5, #0
   1253c:	mov	r7, r1
   12540:	mov	r6, r2
   12544:	mov	sl, #0
   12548:	moveq	r5, #20
   1254c:	movne	r5, #27
   12550:	str	ip, [sp, #492]	; 0x1ec
   12554:	bl	1210c <tigetstr@plt+0xd18>
   12558:	mov	r2, #5
   1255c:	movw	r1, #25524	; 0x63b4
   12560:	mov	r0, #0
   12564:	movt	r1, #1
   12568:	bl	1119c <dcgettext@plt>
   1256c:	add	r3, r9, r7, lsl #2
   12570:	add	r7, sp, #192	; 0xc0
   12574:	mov	r1, #300	; 0x12c
   12578:	ldr	ip, [r3, #300]	; 0x12c
   1257c:	mov	r2, #1
   12580:	mov	r3, r1
   12584:	str	r6, [sp, #8]
   12588:	add	r8, r4, #600	; 0x258
   1258c:	add	r6, sp, #24
   12590:	str	ip, [sp, #4]
   12594:	str	r0, [sp]
   12598:	mov	r0, r7
   1259c:	bl	113dc <__snprintf_chk@plt>
   125a0:	add	r3, sp, #496	; 0x1f0
   125a4:	mov	r1, r4
   125a8:	mov	r2, #2
   125ac:	str	r5, [r3, #-476]!	; 0xfffffe24
   125b0:	mov	ip, #1
   125b4:	str	r2, [sp]
   125b8:	mov	r0, r7
   125bc:	mov	r2, #300	; 0x12c
   125c0:	str	ip, [sp, #4]
   125c4:	bl	139e4 <tigetstr@plt+0x25f0>
   125c8:	ldr	r2, [r9, #352]	; 0x160
   125cc:	add	r3, r9, #172	; 0xac
   125d0:	add	r0, r4, #300	; 0x12c
   125d4:	cmp	r2, sl
   125d8:	mov	r1, #300	; 0x12c
   125dc:	movw	r2, #25520	; 0x63b0
   125e0:	movt	r2, #1
   125e4:	movne	r3, r9
   125e8:	bl	112c8 <snprintf@plt>
   125ec:	mov	r4, #0
   125f0:	mov	r0, r7
   125f4:	mov	r5, r4
   125f8:	ldr	r1, [r6, r4]
   125fc:	cmn	r1, #1
   12600:	beq	1260c <tigetstr@plt+0x1218>
   12604:	tst	r1, #1024	; 0x400
   12608:	movne	r5, #1
   1260c:	add	r4, r4, #4
   12610:	bl	12300 <tigetstr@plt+0xf0c>
   12614:	cmp	r4, #28
   12618:	bne	125f8 <tigetstr@plt+0x1204>
   1261c:	strb	sl, [r0]
   12620:	mov	r0, r7
   12624:	bl	12480 <tigetstr@plt+0x108c>
   12628:	add	r6, r6, #28
   1262c:	mov	r0, r8
   12630:	movw	r2, #25520	; 0x63b0
   12634:	mov	r1, #300	; 0x12c
   12638:	movt	r2, #1
   1263c:	mov	r3, r7
   12640:	bl	112c8 <snprintf@plt>
   12644:	cmp	r5, #0
   12648:	strne	r8, [r9, #356]	; 0x164
   1264c:	cmp	r6, r7
   12650:	add	r8, r8, #300	; 0x12c
   12654:	bne	125ec <tigetstr@plt+0x11f8>
   12658:	ldr	r2, [sp, #492]	; 0x1ec
   1265c:	ldr	r3, [fp]
   12660:	cmp	r2, r3
   12664:	bne	12670 <tigetstr@plt+0x127c>
   12668:	add	sp, sp, #500	; 0x1f4
   1266c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12670:	bl	111a8 <__stack_chk_fail@plt>
   12674:	push	{r4, r5, r6, lr}
   12678:	movw	r6, #29528	; 0x7358
   1267c:	movt	r6, #2
   12680:	sub	sp, sp, #2400	; 0x960
   12684:	sub	sp, sp, #8
   12688:	ldr	ip, [r6]
   1268c:	add	r3, sp, #4
   12690:	mov	r4, r3
   12694:	add	r5, r4, #2400	; 0x960
   12698:	str	ip, [sp, #2404]	; 0x964
   1269c:	bl	12510 <tigetstr@plt+0x111c>
   126a0:	mov	r0, r4
   126a4:	add	r4, r4, #300	; 0x12c
   126a8:	bl	11154 <putp@plt>
   126ac:	movw	r0, #25560	; 0x63d8
   126b0:	movt	r0, #1
   126b4:	bl	11154 <putp@plt>
   126b8:	cmp	r4, r5
   126bc:	bne	126a0 <tigetstr@plt+0x12ac>
   126c0:	ldr	r2, [sp, #2404]	; 0x964
   126c4:	ldr	r3, [r6]
   126c8:	cmp	r2, r3
   126cc:	bne	126dc <tigetstr@plt+0x12e8>
   126d0:	add	sp, sp, #2400	; 0x960
   126d4:	add	sp, sp, #8
   126d8:	pop	{r4, r5, r6, pc}
   126dc:	bl	111a8 <__stack_chk_fail@plt>
   126e0:	movw	ip, #29528	; 0x7358
   126e4:	movt	ip, #2
   126e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126ec:	sub	sp, sp, #7488	; 0x1d40
   126f0:	sub	sp, sp, #60	; 0x3c
   126f4:	ldr	r3, [ip]
   126f8:	cmp	r1, #1
   126fc:	mov	r5, r0
   12700:	add	r0, sp, #8192	; 0x2000
   12704:	mov	r4, r1
   12708:	mov	r7, r2
   1270c:	str	ip, [sp, #32]
   12710:	str	r3, [r0, #-652]	; 0xfffffd74
   12714:	subeq	r2, r2, #1
   12718:	moveq	r1, #12
   1271c:	beq	12730 <tigetstr@plt+0x133c>
   12720:	cmp	r4, #12
   12724:	sub	r1, r4, #1
   12728:	movne	r2, r7
   1272c:	beq	128d0 <tigetstr@plt+0x14dc>
   12730:	add	r9, r4, #1
   12734:	mov	r8, r7
   12738:	mov	r0, r5
   1273c:	add	r3, sp, #40	; 0x28
   12740:	bl	12510 <tigetstr@plt+0x111c>
   12744:	add	r3, sp, #2432	; 0x980
   12748:	mov	r1, r4
   1274c:	mov	r2, r7
   12750:	mov	r0, r5
   12754:	add	r3, r3, #8
   12758:	bl	12510 <tigetstr@plt+0x111c>
   1275c:	movw	r6, #29552	; 0x7370
   12760:	add	r3, sp, #4800	; 0x12c0
   12764:	movt	r6, #2
   12768:	mov	r0, r5
   1276c:	mov	r1, r9
   12770:	mov	r2, r8
   12774:	add	r3, r3, #40	; 0x28
   12778:	bl	12510 <tigetstr@plt+0x111c>
   1277c:	ldr	r5, [r6, #352]	; 0x160
   12780:	movw	r7, #25532	; 0x63bc
   12784:	movt	r7, #1
   12788:	cmp	r5, #0
   1278c:	mov	r4, #0
   12790:	moveq	r5, #20
   12794:	movne	r5, #27
   12798:	add	ip, sp, #2432	; 0x980
   1279c:	add	r2, sp, #40	; 0x28
   127a0:	add	ip, ip, #8
   127a4:	add	r0, r2, r4
   127a8:	add	r2, ip, r4
   127ac:	stmib	sp, {r0, r2}
   127b0:	add	r0, sp, #4800	; 0x12c0
   127b4:	mov	r1, #300	; 0x12c
   127b8:	add	r0, r0, #40	; 0x28
   127bc:	mov	r3, r1
   127c0:	add	r2, r0, r4
   127c4:	add	r0, sp, #7232	; 0x1c40
   127c8:	str	r2, [sp, #12]
   127cc:	add	r0, r0, #8
   127d0:	mov	r2, #1
   127d4:	str	r7, [sp]
   127d8:	add	r4, r4, r1
   127dc:	bl	113dc <__snprintf_chk@plt>
   127e0:	add	r0, sp, #7232	; 0x1c40
   127e4:	add	r0, r0, #8
   127e8:	bl	11154 <putp@plt>
   127ec:	cmp	r4, #600	; 0x258
   127f0:	bne	12798 <tigetstr@plt+0x13a4>
   127f4:	movw	r7, #25544	; 0x63c8
   127f8:	add	sl, sp, #640	; 0x280
   127fc:	add	r9, sp, #3040	; 0xbe0
   12800:	add	r8, sp, #5440	; 0x1540
   12804:	movt	r7, #1
   12808:	mov	r4, #0
   1280c:	movw	ip, #29552	; 0x7370
   12810:	movt	ip, #2
   12814:	str	ip, [sp, #36]	; 0x24
   12818:	ldr	r3, [r6, #356]	; 0x164
   1281c:	add	r2, sl, r4
   12820:	add	lr, r9, r4
   12824:	mov	r1, #300	; 0x12c
   12828:	cmp	r3, r2
   1282c:	ldreq	ip, [sp, #36]	; 0x24
   12830:	movne	r0, #0
   12834:	ldreq	r0, [ip, #360]	; 0x168
   12838:	cmp	r3, lr
   1283c:	add	ip, r8, r4
   12840:	str	r2, [sp, #8]
   12844:	ldreq	fp, [r6, #360]	; 0x168
   12848:	movne	fp, #0
   1284c:	cmp	r3, ip
   12850:	add	r0, r5, r0
   12854:	str	r0, [sp, #4]
   12858:	add	r0, sp, #7232	; 0x1c40
   1285c:	ldreq	r3, [r6, #360]	; 0x168
   12860:	movne	r3, #0
   12864:	mov	r2, #1
   12868:	str	lr, [sp, #16]
   1286c:	add	r3, r5, r3
   12870:	str	ip, [sp, #24]
   12874:	str	r3, [sp, #20]
   12878:	add	fp, r5, fp
   1287c:	mov	r3, r1
   12880:	str	r7, [sp]
   12884:	add	r0, r0, #8
   12888:	str	fp, [sp, #12]
   1288c:	add	r4, r4, r1
   12890:	bl	113dc <__snprintf_chk@plt>
   12894:	add	r0, sp, #7232	; 0x1c40
   12898:	add	r0, r0, #8
   1289c:	bl	11154 <putp@plt>
   128a0:	movw	r0, #1800	; 0x708
   128a4:	cmp	r4, r0
   128a8:	bne	12818 <tigetstr@plt+0x1424>
   128ac:	ldr	ip, [sp, #32]
   128b0:	add	r1, sp, #8192	; 0x2000
   128b4:	ldr	r2, [r1, #-652]	; 0xfffffd74
   128b8:	ldr	r3, [ip]
   128bc:	cmp	r2, r3
   128c0:	bne	128e4 <tigetstr@plt+0x14f0>
   128c4:	add	sp, sp, #7488	; 0x1d40
   128c8:	add	sp, sp, #60	; 0x3c
   128cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128d0:	add	r8, r7, #1
   128d4:	mov	r2, r7
   128d8:	mov	r1, #11
   128dc:	mov	r9, #1
   128e0:	b	12738 <tigetstr@plt+0x1344>
   128e4:	bl	111a8 <__stack_chk_fail@plt>
   128e8:	push	{r4, lr}
   128ec:	sub	sp, sp, #16
   128f0:	add	ip, sp, #16
   128f4:	mov	lr, #1
   128f8:	mov	r4, #2
   128fc:	str	r3, [ip, #-4]!
   12900:	mov	r3, ip
   12904:	stm	sp, {r4, lr}
   12908:	bl	139e4 <tigetstr@plt+0x25f0>
   1290c:	add	sp, sp, #16
   12910:	pop	{r4, pc}
   12914:	push	{r4, r5, r6, lr}
   12918:	movw	r4, #29528	; 0x7358
   1291c:	movt	r4, #2
   12920:	sub	sp, sp, #328	; 0x148
   12924:	mov	r6, r2
   12928:	mov	r3, #2
   1292c:	ldr	ip, [r4]
   12930:	mov	r2, #300	; 0x12c
   12934:	str	r1, [sp, #20]
   12938:	mov	r5, #1
   1293c:	add	r1, sp, #24
   12940:	stm	sp, {r3, r5}
   12944:	add	r3, sp, #20
   12948:	str	ip, [sp, #324]	; 0x144
   1294c:	bl	139e4 <tigetstr@plt+0x25f0>
   12950:	add	r0, sp, #24
   12954:	bl	11154 <putp@plt>
   12958:	cmp	r6, #0
   1295c:	beq	12998 <tigetstr@plt+0x15a4>
   12960:	mov	r1, #300	; 0x12c
   12964:	str	r6, [sp, #4]
   12968:	mov	r2, r5
   1296c:	movw	r0, #25564	; 0x63dc
   12970:	movw	r3, #25064	; 0x61e8
   12974:	movt	r0, #1
   12978:	movt	r3, #1
   1297c:	str	r0, [sp]
   12980:	str	r3, [sp, #8]
   12984:	add	r0, sp, #24
   12988:	mov	r3, r1
   1298c:	bl	113dc <__snprintf_chk@plt>
   12990:	add	r0, sp, #24
   12994:	bl	11154 <putp@plt>
   12998:	ldr	r2, [sp, #324]	; 0x144
   1299c:	ldr	r3, [r4]
   129a0:	cmp	r2, r3
   129a4:	bne	129b0 <tigetstr@plt+0x15bc>
   129a8:	add	sp, sp, #328	; 0x148
   129ac:	pop	{r4, r5, r6, pc}
   129b0:	bl	111a8 <__stack_chk_fail@plt>
   129b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129b8:	sub	sp, sp, #2144	; 0x860
   129bc:	sub	sp, sp, #12
   129c0:	movw	ip, #29528	; 0x7358
   129c4:	movt	ip, #2
   129c8:	mov	r6, r1
   129cc:	str	ip, [sp, #44]	; 0x2c
   129d0:	mov	r1, #80	; 0x50
   129d4:	ldr	ip, [ip]
   129d8:	mov	r7, r0
   129dc:	add	r0, sp, #2064	; 0x810
   129e0:	mov	r3, r1
   129e4:	str	r6, [sp, #4]
   129e8:	movw	r2, #25568	; 0x63e0
   129ec:	add	r0, r0, #4
   129f0:	movt	r2, #1
   129f4:	str	r2, [sp]
   129f8:	mov	r2, #1
   129fc:	str	ip, [sp, #2148]	; 0x864
   12a00:	bl	113dc <__snprintf_chk@plt>
   12a04:	add	r0, sp, #2064	; 0x810
   12a08:	mov	r1, #57	; 0x39
   12a0c:	add	r0, r0, #4
   12a10:	mov	r2, #0
   12a14:	bl	12914 <tigetstr@plt+0x1520>
   12a18:	movw	r0, #25500	; 0x639c
   12a1c:	movt	r0, #1
   12a20:	add	r5, sp, #52	; 0x34
   12a24:	bl	11154 <putp@plt>
   12a28:	mov	r4, #0
   12a2c:	add	r4, r4, #1
   12a30:	mov	r3, r5
   12a34:	mov	r0, r7
   12a38:	mov	r2, r6
   12a3c:	mov	r1, r4
   12a40:	add	r5, r5, #168	; 0xa8
   12a44:	bl	1210c <tigetstr@plt+0xd18>
   12a48:	cmp	r4, #12
   12a4c:	bne	12a2c <tigetstr@plt+0x1638>
   12a50:	ldr	ip, [pc, #432]	; 12c08 <tigetstr@plt+0x1814>
   12a54:	add	r0, sp, #2064	; 0x810
   12a58:	add	r0, r0, #4
   12a5c:	mov	r1, #32
   12a60:	mov	r2, #79	; 0x4f
   12a64:	movw	r8, #25584	; 0x63f0
   12a68:	str	ip, [sp, #28]
   12a6c:	add	ip, sp, #52	; 0x34
   12a70:	add	ip, ip, #2176	; 0x880
   12a74:	add	r9, sp, #220	; 0xdc
   12a78:	str	ip, [sp, #32]
   12a7c:	movt	r8, #1
   12a80:	bl	112f8 <memset@plt>
   12a84:	ldr	ip, [sp, #32]
   12a88:	mov	r3, #0
   12a8c:	strb	r3, [sp, #2147]	; 0x863
   12a90:	mov	sl, r3
   12a94:	add	ip, ip, #8
   12a98:	str	ip, [sp, #32]
   12a9c:	movw	ip, #25572	; 0x63e4
   12aa0:	movt	ip, #1
   12aa4:	str	ip, [sp, #36]	; 0x24
   12aa8:	movw	ip, #25064	; 0x61e8
   12aac:	movt	ip, #1
   12ab0:	str	ip, [sp, #40]	; 0x28
   12ab4:	ldr	ip, [sp, #28]
   12ab8:	mov	r1, #27
   12abc:	mov	r2, #3
   12ac0:	sub	r7, r9, #168	; 0xa8
   12ac4:	ldr	r0, [ip]
   12ac8:	bl	12914 <tigetstr@plt+0x1520>
   12acc:	ldr	ip, [sp, #28]
   12ad0:	mov	r1, #27
   12ad4:	mov	r2, #0
   12ad8:	ldr	r0, [ip, #4]
   12adc:	bl	12914 <tigetstr@plt+0x1520>
   12ae0:	ldr	ip, [sp, #36]	; 0x24
   12ae4:	mov	r1, #80	; 0x50
   12ae8:	add	r0, sp, #2064	; 0x810
   12aec:	mov	r3, r1
   12af0:	movw	r2, #29552	; 0x7370
   12af4:	str	ip, [sp]
   12af8:	mov	ip, #2
   12afc:	str	ip, [sp, #8]
   12b00:	movt	r2, #2
   12b04:	ldr	ip, [sp, #40]	; 0x28
   12b08:	add	r0, r0, #4
   12b0c:	str	r2, [sp, #4]
   12b10:	mov	r2, #1
   12b14:	str	ip, [sp, #12]
   12b18:	movw	ip, #29552	; 0x7370
   12b1c:	movt	ip, #2
   12b20:	str	ip, [sp, #16]
   12b24:	bl	113dc <__snprintf_chk@plt>
   12b28:	add	r0, sp, #2064	; 0x810
   12b2c:	add	r0, r0, #4
   12b30:	bl	11154 <putp@plt>
   12b34:	add	r0, sp, #2064	; 0x810
   12b38:	mov	r6, r7
   12b3c:	add	r0, r0, #4
   12b40:	mov	fp, #0
   12b44:	add	r5, r6, #28
   12b48:	mov	r4, r6
   12b4c:	ldr	r1, [r4], #4
   12b50:	bl	12300 <tigetstr@plt+0xf0c>
   12b54:	cmp	r4, r5
   12b58:	bne	12b4c <tigetstr@plt+0x1758>
   12b5c:	add	fp, fp, #1
   12b60:	ldrh	r1, [r8]
   12b64:	ldrb	r2, [r8, #2]
   12b68:	cmp	fp, #2
   12b6c:	mov	r3, r0
   12b70:	add	r6, r6, #168	; 0xa8
   12b74:	strh	r1, [r0]
   12b78:	strb	r2, [r3, #2]!
   12b7c:	bne	12bfc <tigetstr@plt+0x1808>
   12b80:	strb	sl, [r0, #2]
   12b84:	add	r0, sp, #2064	; 0x810
   12b88:	add	r0, r0, #4
   12b8c:	add	r7, r7, #28
   12b90:	bl	12480 <tigetstr@plt+0x108c>
   12b94:	add	r0, sp, #2064	; 0x810
   12b98:	add	r0, r0, #4
   12b9c:	bl	11154 <putp@plt>
   12ba0:	movw	r0, #25560	; 0x63d8
   12ba4:	movt	r0, #1
   12ba8:	bl	11154 <putp@plt>
   12bac:	cmp	r7, r9
   12bb0:	bne	12b34 <tigetstr@plt+0x1740>
   12bb4:	ldr	ip, [sp, #28]
   12bb8:	add	r9, r7, #336	; 0x150
   12bbc:	add	ip, ip, #8
   12bc0:	str	ip, [sp, #28]
   12bc4:	ldr	ip, [sp, #32]
   12bc8:	cmp	r9, ip
   12bcc:	bne	12ab4 <tigetstr@plt+0x16c0>
   12bd0:	movw	r0, #25560	; 0x63d8
   12bd4:	movt	r0, #1
   12bd8:	bl	11154 <putp@plt>
   12bdc:	ldr	ip, [sp, #44]	; 0x2c
   12be0:	ldr	r2, [sp, #2148]	; 0x864
   12be4:	ldr	r3, [ip]
   12be8:	cmp	r2, r3
   12bec:	bne	12c04 <tigetstr@plt+0x1810>
   12bf0:	add	sp, sp, #2144	; 0x860
   12bf4:	add	sp, sp, #12
   12bf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bfc:	mov	r0, r3
   12c00:	b	12b44 <tigetstr@plt+0x1750>
   12c04:	bl	111a8 <__stack_chk_fail@plt>
   12c08:	andeq	r7, r2, r0, lsr #9
   12c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c10:	sub	sp, sp, #2464	; 0x9a0
   12c14:	sub	sp, sp, #4
   12c18:	movw	ip, #29528	; 0x7358
   12c1c:	movt	ip, #2
   12c20:	mov	r6, r1
   12c24:	str	ip, [sp, #52]	; 0x34
   12c28:	movw	r1, #386	; 0x182
   12c2c:	ldr	ip, [ip]
   12c30:	mov	r7, r0
   12c34:	add	r0, sp, #2064	; 0x810
   12c38:	mov	r3, r1
   12c3c:	str	r6, [sp, #4]
   12c40:	movw	r2, #25568	; 0x63e0
   12c44:	add	r0, r0, #8
   12c48:	movt	r2, #1
   12c4c:	str	r2, [sp]
   12c50:	mov	r2, #1
   12c54:	str	ip, [sp, #2460]	; 0x99c
   12c58:	bl	113dc <__snprintf_chk@plt>
   12c5c:	add	r0, sp, #2064	; 0x810
   12c60:	mov	r1, #66	; 0x42
   12c64:	add	r0, r0, #8
   12c68:	mov	r2, #0
   12c6c:	bl	12914 <tigetstr@plt+0x1520>
   12c70:	movw	r0, #25500	; 0x639c
   12c74:	movt	r0, #1
   12c78:	add	r5, sp, #56	; 0x38
   12c7c:	bl	11154 <putp@plt>
   12c80:	mov	r4, #0
   12c84:	add	r4, r4, #1
   12c88:	mov	r3, r5
   12c8c:	mov	r0, r7
   12c90:	mov	r2, r6
   12c94:	mov	r1, r4
   12c98:	add	r5, r5, #168	; 0xa8
   12c9c:	bl	1210c <tigetstr@plt+0xd18>
   12ca0:	cmp	r4, #12
   12ca4:	bne	12c84 <tigetstr@plt+0x1890>
   12ca8:	ldr	ip, [pc, #464]	; 12e80 <tigetstr@plt+0x1a8c>
   12cac:	add	r0, sp, #2064	; 0x810
   12cb0:	add	r0, r0, #8
   12cb4:	mov	r1, #32
   12cb8:	movw	r2, #385	; 0x181
   12cbc:	movw	r7, #25584	; 0x63f0
   12cc0:	str	ip, [sp, #36]	; 0x24
   12cc4:	add	ip, sp, #56	; 0x38
   12cc8:	add	ip, ip, #2176	; 0x880
   12ccc:	add	r9, sp, #224	; 0xe0
   12cd0:	str	ip, [sp, #44]	; 0x2c
   12cd4:	movt	r7, #1
   12cd8:	bl	112f8 <memset@plt>
   12cdc:	ldr	ip, [sp, #44]	; 0x2c
   12ce0:	mov	r3, #0
   12ce4:	strb	r3, [sp, #2457]	; 0x999
   12ce8:	mov	sl, r3
   12cec:	add	ip, ip, #8
   12cf0:	str	ip, [sp, #44]	; 0x2c
   12cf4:	movw	ip, #25588	; 0x63f4
   12cf8:	movt	ip, #1
   12cfc:	str	ip, [sp, #48]	; 0x30
   12d00:	movw	ip, #25064	; 0x61e8
   12d04:	movt	ip, #1
   12d08:	str	ip, [sp, #40]	; 0x28
   12d0c:	ldr	ip, [sp, #36]	; 0x24
   12d10:	mov	r1, #20
   12d14:	mov	r2, #3
   12d18:	sub	r8, r9, #168	; 0xa8
   12d1c:	ldr	r0, [ip]
   12d20:	bl	12914 <tigetstr@plt+0x1520>
   12d24:	ldr	ip, [sp, #36]	; 0x24
   12d28:	mov	r1, #20
   12d2c:	mov	r2, #3
   12d30:	ldr	r0, [ip, #4]
   12d34:	bl	12914 <tigetstr@plt+0x1520>
   12d38:	ldr	ip, [sp, #36]	; 0x24
   12d3c:	mov	r1, #20
   12d40:	mov	r2, #0
   12d44:	ldr	r0, [ip, #8]
   12d48:	bl	12914 <tigetstr@plt+0x1520>
   12d4c:	ldr	ip, [sp, #48]	; 0x30
   12d50:	ldr	r2, [pc, #300]	; 12e84 <tigetstr@plt+0x1a90>
   12d54:	movw	r1, #386	; 0x182
   12d58:	add	r0, sp, #2064	; 0x810
   12d5c:	mov	r3, r1
   12d60:	str	ip, [sp]
   12d64:	mov	ip, #2
   12d68:	str	ip, [sp, #8]
   12d6c:	add	r0, r0, #8
   12d70:	ldr	ip, [sp, #40]	; 0x28
   12d74:	str	r2, [sp, #4]
   12d78:	mov	r2, #1
   12d7c:	str	ip, [sp, #12]
   12d80:	ldr	ip, [pc, #252]	; 12e84 <tigetstr@plt+0x1a90>
   12d84:	str	ip, [sp, #16]
   12d88:	mov	ip, #2
   12d8c:	str	ip, [sp, #20]
   12d90:	ldr	ip, [sp, #40]	; 0x28
   12d94:	str	ip, [sp, #24]
   12d98:	ldr	ip, [pc, #228]	; 12e84 <tigetstr@plt+0x1a90>
   12d9c:	str	ip, [sp, #28]
   12da0:	bl	113dc <__snprintf_chk@plt>
   12da4:	add	r0, sp, #2064	; 0x810
   12da8:	add	r0, r0, #8
   12dac:	bl	11154 <putp@plt>
   12db0:	add	r0, sp, #2064	; 0x810
   12db4:	mov	r6, r8
   12db8:	add	r0, r0, #8
   12dbc:	mov	fp, #0
   12dc0:	add	r5, r6, #28
   12dc4:	mov	r4, r6
   12dc8:	ldr	r1, [r4], #4
   12dcc:	bl	12300 <tigetstr@plt+0xf0c>
   12dd0:	cmp	r5, r4
   12dd4:	bne	12dc8 <tigetstr@plt+0x19d4>
   12dd8:	add	fp, fp, #1
   12ddc:	ldrh	r1, [r7]
   12de0:	ldrb	r2, [r7, #2]
   12de4:	cmp	fp, #3
   12de8:	mov	r3, r0
   12dec:	add	r6, r6, #168	; 0xa8
   12df0:	strh	r1, [r0]
   12df4:	strb	r2, [r3, #2]!
   12df8:	movne	r0, r3
   12dfc:	bne	12dc0 <tigetstr@plt+0x19cc>
   12e00:	strb	sl, [r0, #2]
   12e04:	add	r0, sp, #2064	; 0x810
   12e08:	add	r0, r0, #8
   12e0c:	add	r8, r8, #28
   12e10:	bl	12480 <tigetstr@plt+0x108c>
   12e14:	add	r0, sp, #2064	; 0x810
   12e18:	add	r0, r0, #8
   12e1c:	bl	11154 <putp@plt>
   12e20:	movw	r0, #25560	; 0x63d8
   12e24:	movt	r0, #1
   12e28:	bl	11154 <putp@plt>
   12e2c:	cmp	r8, r9
   12e30:	bne	12db0 <tigetstr@plt+0x19bc>
   12e34:	ldr	ip, [sp, #36]	; 0x24
   12e38:	add	r9, r8, #504	; 0x1f8
   12e3c:	add	ip, ip, #12
   12e40:	str	ip, [sp, #36]	; 0x24
   12e44:	ldr	ip, [sp, #44]	; 0x2c
   12e48:	cmp	r9, ip
   12e4c:	bne	12d0c <tigetstr@plt+0x1918>
   12e50:	movw	r0, #25560	; 0x63d8
   12e54:	movt	r0, #1
   12e58:	bl	11154 <putp@plt>
   12e5c:	ldr	ip, [sp, #52]	; 0x34
   12e60:	ldr	r2, [sp, #2460]	; 0x99c
   12e64:	ldr	r3, [ip]
   12e68:	cmp	r2, r3
   12e6c:	bne	12e7c <tigetstr@plt+0x1a88>
   12e70:	add	sp, sp, #2464	; 0x9a0
   12e74:	add	sp, sp, #4
   12e78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e7c:	bl	111a8 <__stack_chk_fail@plt>
   12e80:	andeq	r7, r2, r0, lsr #9
   12e84:	andeq	r7, r2, ip, lsl r4
   12e88:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12e8c:	mov	r6, r0
   12e90:	ldr	r0, [r0]
   12e94:	mov	r7, r1
   12e98:	cmp	r0, #0
   12e9c:	beq	12f08 <tigetstr@plt+0x1b14>
   12ea0:	add	r4, r6, #4
   12ea4:	mov	r5, r6
   12ea8:	mov	r9, #0
   12eac:	movw	r8, #65533	; 0xfffd
   12eb0:	b	12ec4 <tigetstr@plt+0x1ad0>
   12eb4:	ldr	r0, [r5, #4]!
   12eb8:	mov	r9, r3
   12ebc:	cmp	r0, #0
   12ec0:	beq	12efc <tigetstr@plt+0x1b08>
   12ec4:	bl	1113c <wcwidth@plt>
   12ec8:	mov	r6, r5
   12ecc:	mov	r2, r4
   12ed0:	add	r4, r4, #4
   12ed4:	cmn	r0, #1
   12ed8:	streq	r8, [r4, #-8]
   12edc:	moveq	r0, #1
   12ee0:	add	r3, r0, r9
   12ee4:	cmp	r3, r7
   12ee8:	bls	12eb4 <tigetstr@plt+0x1ac0>
   12eec:	mov	r3, #0
   12ef0:	mov	r0, r9
   12ef4:	str	r3, [r6]
   12ef8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12efc:	mov	r9, r3
   12f00:	mov	r6, r2
   12f04:	b	12eec <tigetstr@plt+0x1af8>
   12f08:	mov	r9, r0
   12f0c:	b	12eec <tigetstr@plt+0x1af8>
   12f10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f14:	movw	sl, #29528	; 0x7358
   12f18:	movt	sl, #2
   12f1c:	sub	sp, sp, #20
   12f20:	subs	r4, r0, #0
   12f24:	mov	r6, #0
   12f28:	ldr	r3, [sl]
   12f2c:	mov	fp, r2
   12f30:	str	r6, [sp, #8]
   12f34:	str	r6, [sp, #4]
   12f38:	str	r3, [sp, #12]
   12f3c:	beq	1309c <tigetstr@plt+0x1ca8>
   12f40:	ldrb	r5, [r4]
   12f44:	cmp	r5, r6
   12f48:	moveq	r6, r5
   12f4c:	moveq	r7, r6
   12f50:	beq	13020 <tigetstr@plt+0x1c2c>
   12f54:	cmp	r1, r6
   12f58:	beq	13094 <tigetstr@plt+0x1ca0>
   12f5c:	sub	r1, r1, #1
   12f60:	adds	r9, r4, r1
   12f64:	bcs	130a8 <tigetstr@plt+0x1cb4>
   12f68:	mov	r6, #0
   12f6c:	mov	r7, r6
   12f70:	b	12f9c <tigetstr@plt+0x1ba8>
   12f74:	add	r4, r4, #1
   12f78:	add	r7, r7, #4
   12f7c:	cmp	r4, #0
   12f80:	add	r6, r6, #4
   12f84:	beq	13020 <tigetstr@plt+0x1c2c>
   12f88:	ldrb	r5, [r4]
   12f8c:	cmp	r5, #0
   12f90:	beq	13020 <tigetstr@plt+0x1c2c>
   12f94:	cmp	r4, r9
   12f98:	bhi	13020 <tigetstr@plt+0x1c2c>
   12f9c:	cmp	r4, r9
   12fa0:	bcs	12fac <tigetstr@plt+0x1bb8>
   12fa4:	cmp	r5, #92	; 0x5c
   12fa8:	beq	13044 <tigetstr@plt+0x1c50>
   12fac:	bl	11268 <__ctype_b_loc@plt>
   12fb0:	lsl	r5, r5, #1
   12fb4:	ldr	r3, [r0]
   12fb8:	mov	r8, r0
   12fbc:	ldrh	r3, [r3, r5]
   12fc0:	tst	r3, #2
   12fc4:	bne	12f74 <tigetstr@plt+0x1b80>
   12fc8:	bl	111e4 <__ctype_get_mb_cur_max@plt>
   12fcc:	mov	r1, r4
   12fd0:	add	r3, sp, #4
   12fd4:	mov	r2, r0
   12fd8:	mov	r0, sp
   12fdc:	bl	111fc <mbrtowc@plt>
   12fe0:	subs	r5, r0, #0
   12fe4:	beq	13020 <tigetstr@plt+0x1c2c>
   12fe8:	add	r3, r5, #2
   12fec:	cmp	r3, #1
   12ff0:	bls	13054 <tigetstr@plt+0x1c60>
   12ff4:	ldr	r8, [sp]
   12ff8:	mov	r0, r8
   12ffc:	bl	111d8 <iswprint@plt>
   13000:	cmp	r0, #0
   13004:	bne	13080 <tigetstr@plt+0x1c8c>
   13008:	lsl	r3, r5, #2
   1300c:	add	r7, r7, r3
   13010:	add	r6, r6, r3
   13014:	add	r4, r4, r5
   13018:	cmp	r4, #0
   1301c:	bne	12f88 <tigetstr@plt+0x1b94>
   13020:	ldr	r2, [sp, #12]
   13024:	cmp	fp, #0
   13028:	ldr	r3, [sl]
   1302c:	mov	r0, r7
   13030:	strne	r6, [fp]
   13034:	cmp	r2, r3
   13038:	bne	130b0 <tigetstr@plt+0x1cbc>
   1303c:	add	sp, sp, #20
   13040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13044:	ldrsb	r3, [r4, #1]
   13048:	cmp	r3, #120	; 0x78
   1304c:	bne	12fac <tigetstr@plt+0x1bb8>
   13050:	b	12f74 <tigetstr@plt+0x1b80>
   13054:	ldrb	r3, [r4]
   13058:	mov	r5, #1
   1305c:	ldr	r2, [r8]
   13060:	lsl	r3, r3, #1
   13064:	ldrh	r3, [r2, r3]
   13068:	tst	r3, #16384	; 0x4000
   1306c:	addne	r7, r7, #1
   13070:	addne	r6, r6, #1
   13074:	addeq	r7, r7, #4
   13078:	addeq	r6, r6, #4
   1307c:	b	13014 <tigetstr@plt+0x1c20>
   13080:	mov	r0, r8
   13084:	add	r6, r6, r5
   13088:	bl	1113c <wcwidth@plt>
   1308c:	add	r7, r7, r0
   13090:	b	13014 <tigetstr@plt+0x1c20>
   13094:	mov	r9, r4
   13098:	b	12f68 <tigetstr@plt+0x1b74>
   1309c:	mov	r6, r4
   130a0:	mov	r7, r4
   130a4:	b	13020 <tigetstr@plt+0x1c2c>
   130a8:	mov	r7, r6
   130ac:	b	13020 <tigetstr@plt+0x1c2c>
   130b0:	bl	111a8 <__stack_chk_fail@plt>
   130b4:	push	{r4, lr}
   130b8:	subs	r4, r0, #0
   130bc:	beq	130cc <tigetstr@plt+0x1cd8>
   130c0:	ldrsb	r3, [r4]
   130c4:	cmp	r3, #0
   130c8:	bne	130d4 <tigetstr@plt+0x1ce0>
   130cc:	mov	r0, #0
   130d0:	pop	{r4, pc}
   130d4:	bl	1128c <strlen@plt>
   130d8:	mov	r2, #0
   130dc:	mov	r1, r0
   130e0:	mov	r0, r4
   130e4:	pop	{r4, lr}
   130e8:	b	12f10 <tigetstr@plt+0x1b1c>
   130ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130f0:	movw	r9, #29528	; 0x7358
   130f4:	movt	r9, #2
   130f8:	mov	r7, r1
   130fc:	sub	sp, sp, #36	; 0x24
   13100:	subs	r4, r0, #0
   13104:	ldr	r1, [r9]
   13108:	mov	r8, r3
   1310c:	str	r2, [sp, #12]
   13110:	str	r1, [sp, #28]
   13114:	beq	1332c <tigetstr@plt+0x1f38>
   13118:	bl	1128c <strlen@plt>
   1311c:	ldr	r2, [sp, #12]
   13120:	mov	r3, #0
   13124:	str	r3, [sp, #20]
   13128:	str	r3, [sp, #24]
   1312c:	cmp	r2, r3
   13130:	cmpne	r0, r3
   13134:	movne	r0, #0
   13138:	moveq	r0, #1
   1313c:	moveq	r0, r3
   13140:	beq	13208 <tigetstr@plt+0x1e14>
   13144:	str	r0, [r7]
   13148:	ldrb	r5, [r4]
   1314c:	cmp	r5, r3
   13150:	beq	1333c <tigetstr@plt+0x1f48>
   13154:	mov	r6, r2
   13158:	b	1317c <tigetstr@plt+0x1d88>
   1315c:	strb	r5, [r6]
   13160:	add	r4, r4, #1
   13164:	add	r6, r6, #1
   13168:	cmp	r4, #0
   1316c:	beq	131fc <tigetstr@plt+0x1e08>
   13170:	ldrb	r5, [r4]
   13174:	cmp	r5, #0
   13178:	beq	131fc <tigetstr@plt+0x1e08>
   1317c:	cmp	r8, #0
   13180:	sxtb	fp, r5
   13184:	beq	1319c <tigetstr@plt+0x1da8>
   13188:	mov	r0, r8
   1318c:	mov	r1, fp
   13190:	bl	11298 <strchr@plt>
   13194:	cmp	r0, #0
   13198:	bne	1315c <tigetstr@plt+0x1d68>
   1319c:	cmp	fp, #92	; 0x5c
   131a0:	beq	13220 <tigetstr@plt+0x1e2c>
   131a4:	bl	11268 <__ctype_b_loc@plt>
   131a8:	uxtb	r5, r5
   131ac:	lsl	r3, r5, #1
   131b0:	ldr	r2, [r0]
   131b4:	mov	sl, r0
   131b8:	ldrh	r3, [r2, r3]
   131bc:	tst	r3, #2
   131c0:	beq	13234 <tigetstr@plt+0x1e40>
   131c4:	str	r5, [sp]
   131c8:	mov	r0, r6
   131cc:	movw	r3, #26004	; 0x6594
   131d0:	mov	r1, #1
   131d4:	movt	r3, #1
   131d8:	mvn	r2, #0
   131dc:	add	r4, r4, #1
   131e0:	bl	112bc <__sprintf_chk@plt>
   131e4:	ldr	r3, [r7]
   131e8:	cmp	r4, #0
   131ec:	add	r6, r6, #4
   131f0:	add	r3, r3, #4
   131f4:	str	r3, [r7]
   131f8:	bne	13170 <tigetstr@plt+0x1d7c>
   131fc:	ldr	r0, [sp, #12]
   13200:	mov	r3, #0
   13204:	strb	r3, [r6]
   13208:	ldr	r2, [sp, #28]
   1320c:	ldr	r3, [r9]
   13210:	cmp	r2, r3
   13214:	bne	13344 <tigetstr@plt+0x1f50>
   13218:	add	sp, sp, #36	; 0x24
   1321c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13220:	ldrsb	r3, [r4, #1]
   13224:	cmp	r3, #120	; 0x78
   13228:	bne	131a4 <tigetstr@plt+0x1db0>
   1322c:	mov	r5, fp
   13230:	b	131c4 <tigetstr@plt+0x1dd0>
   13234:	bl	111e4 <__ctype_get_mb_cur_max@plt>
   13238:	mov	r1, r4
   1323c:	add	r3, sp, #20
   13240:	mov	r2, r0
   13244:	add	r0, sp, #16
   13248:	bl	111fc <mbrtowc@plt>
   1324c:	subs	fp, r0, #0
   13250:	beq	131fc <tigetstr@plt+0x1e08>
   13254:	add	r3, fp, #2
   13258:	cmp	r3, #1
   1325c:	bls	132c0 <tigetstr@plt+0x1ecc>
   13260:	ldr	r5, [sp, #16]
   13264:	mov	r0, r5
   13268:	bl	111d8 <iswprint@plt>
   1326c:	cmp	r0, #0
   13270:	bne	132f4 <tigetstr@plt+0x1f00>
   13274:	mov	r5, r4
   13278:	add	r4, r4, fp
   1327c:	mov	sl, r6
   13280:	ldrb	lr, [r5], #1
   13284:	mov	r0, sl
   13288:	movw	r3, #26004	; 0x6594
   1328c:	mov	r1, #1
   13290:	movt	r3, #1
   13294:	mvn	r2, #0
   13298:	str	lr, [sp]
   1329c:	add	sl, sl, #4
   132a0:	bl	112bc <__sprintf_chk@plt>
   132a4:	ldr	r3, [r7]
   132a8:	cmp	r5, r4
   132ac:	add	r3, r3, #4
   132b0:	str	r3, [r7]
   132b4:	bne	13280 <tigetstr@plt+0x1e8c>
   132b8:	add	r6, r6, fp, lsl #2
   132bc:	b	13168 <tigetstr@plt+0x1d74>
   132c0:	ldrb	r3, [r4]
   132c4:	ldr	r1, [sl]
   132c8:	lsl	r2, r3, #1
   132cc:	ldrh	r2, [r1, r2]
   132d0:	tst	r2, #16384	; 0x4000
   132d4:	beq	13324 <tigetstr@plt+0x1f30>
   132d8:	ldr	r3, [r7]
   132dc:	add	r6, r6, #1
   132e0:	add	r3, r3, #1
   132e4:	str	r3, [r7]
   132e8:	ldrb	r3, [r4], #1
   132ec:	strb	r3, [r6, #-1]
   132f0:	b	13168 <tigetstr@plt+0x1d74>
   132f4:	mov	r1, r4
   132f8:	mov	r0, r6
   132fc:	mov	r2, fp
   13300:	add	r6, r6, fp
   13304:	bl	11178 <memcpy@plt>
   13308:	mov	r0, r5
   1330c:	ldr	r5, [r7]
   13310:	bl	1113c <wcwidth@plt>
   13314:	add	r4, fp, r4
   13318:	add	r0, r0, r5
   1331c:	str	r0, [r7]
   13320:	b	13168 <tigetstr@plt+0x1d74>
   13324:	str	r3, [sp]
   13328:	b	131c8 <tigetstr@plt+0x1dd4>
   1332c:	str	r4, [sp, #20]
   13330:	mov	r0, r4
   13334:	str	r4, [sp, #24]
   13338:	b	13208 <tigetstr@plt+0x1e14>
   1333c:	ldr	r6, [sp, #12]
   13340:	b	131fc <tigetstr@plt+0x1e08>
   13344:	bl	111a8 <__stack_chk_fail@plt>
   13348:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1334c:	movw	r8, #29528	; 0x7358
   13350:	movt	r8, #2
   13354:	sub	sp, sp, #24
   13358:	subs	r4, r0, #0
   1335c:	mov	r7, r1
   13360:	ldr	r3, [r8]
   13364:	mov	r9, r2
   13368:	str	r3, [sp, #20]
   1336c:	beq	134f8 <tigetstr@plt+0x2104>
   13370:	bl	1128c <strlen@plt>
   13374:	mov	r3, #0
   13378:	str	r3, [sp, #12]
   1337c:	str	r3, [sp, #16]
   13380:	cmp	r9, r3
   13384:	cmpne	r0, r3
   13388:	movne	r0, #0
   1338c:	moveq	r0, #1
   13390:	moveq	r0, r3
   13394:	beq	1347c <tigetstr@plt+0x2088>
   13398:	str	r0, [r7]
   1339c:	mov	r6, r9
   133a0:	ldrsb	r3, [r4]
   133a4:	cmp	r3, #0
   133a8:	bne	13404 <tigetstr@plt+0x2010>
   133ac:	b	13470 <tigetstr@plt+0x207c>
   133b0:	ldrsb	r3, [r4]
   133b4:	cmp	r3, #92	; 0x5c
   133b8:	bne	133c8 <tigetstr@plt+0x1fd4>
   133bc:	ldrsb	r2, [r4, #1]
   133c0:	cmp	r2, #120	; 0x78
   133c4:	beq	134c8 <tigetstr@plt+0x20d4>
   133c8:	mov	r0, r6
   133cc:	mov	r1, r4
   133d0:	mov	r2, r5
   133d4:	add	r6, r6, r5
   133d8:	bl	11178 <memcpy@plt>
   133dc:	ldr	r0, [sp, #8]
   133e0:	ldr	sl, [r7]
   133e4:	bl	1113c <wcwidth@plt>
   133e8:	add	r0, r0, sl
   133ec:	str	r0, [r7]
   133f0:	adds	r4, r4, r5
   133f4:	beq	13470 <tigetstr@plt+0x207c>
   133f8:	ldrsb	r3, [r4]
   133fc:	cmp	r3, #0
   13400:	beq	13470 <tigetstr@plt+0x207c>
   13404:	bl	111e4 <__ctype_get_mb_cur_max@plt>
   13408:	mov	r1, r4
   1340c:	add	r3, sp, #12
   13410:	mov	r2, r0
   13414:	add	r0, sp, #8
   13418:	bl	111fc <mbrtowc@plt>
   1341c:	subs	r5, r0, #0
   13420:	beq	13470 <tigetstr@plt+0x207c>
   13424:	add	r3, r5, #2
   13428:	cmp	r3, #1
   1342c:	bhi	133b0 <tigetstr@plt+0x1fbc>
   13430:	bl	11268 <__ctype_b_loc@plt>
   13434:	ldrb	r3, [r4]
   13438:	lsl	r2, r3, #1
   1343c:	ldr	r1, [r0]
   13440:	ldrh	r2, [r1, r2]
   13444:	tst	r2, #16384	; 0x4000
   13448:	beq	13494 <tigetstr@plt+0x20a0>
   1344c:	ldr	r3, [r7]
   13450:	mov	r5, #1
   13454:	add	r3, r3, r5
   13458:	str	r3, [r7]
   1345c:	ldrb	r3, [r4]
   13460:	adds	r4, r4, r5
   13464:	strb	r3, [r6]
   13468:	add	r6, r6, r5
   1346c:	bne	133f8 <tigetstr@plt+0x2004>
   13470:	mov	r0, r9
   13474:	mov	r3, #0
   13478:	strb	r3, [r6]
   1347c:	ldr	r2, [sp, #20]
   13480:	ldr	r3, [r8]
   13484:	cmp	r2, r3
   13488:	bne	13508 <tigetstr@plt+0x2114>
   1348c:	add	sp, sp, #24
   13490:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13494:	str	r3, [sp]
   13498:	mov	r0, r6
   1349c:	movw	r3, #26004	; 0x6594
   134a0:	mov	r1, #1
   134a4:	movt	r3, #1
   134a8:	mvn	r2, #0
   134ac:	bl	112bc <__sprintf_chk@plt>
   134b0:	ldr	r3, [r7]
   134b4:	add	r6, r6, #4
   134b8:	mov	r5, #1
   134bc:	add	r3, r3, #4
   134c0:	str	r3, [r7]
   134c4:	b	133f0 <tigetstr@plt+0x1ffc>
   134c8:	str	r3, [sp]
   134cc:	mov	r0, r6
   134d0:	movw	r3, #26004	; 0x6594
   134d4:	mov	r1, #1
   134d8:	movt	r3, #1
   134dc:	mvn	r2, #0
   134e0:	bl	112bc <__sprintf_chk@plt>
   134e4:	ldr	r3, [r7]
   134e8:	add	r6, r6, #4
   134ec:	add	r3, r3, #4
   134f0:	str	r3, [r7]
   134f4:	b	133f0 <tigetstr@plt+0x1ffc>
   134f8:	str	r4, [sp, #12]
   134fc:	mov	r0, r4
   13500:	str	r4, [sp, #16]
   13504:	b	1347c <tigetstr@plt+0x2088>
   13508:	bl	111a8 <__stack_chk_fail@plt>
   1350c:	lsl	r0, r0, #2
   13510:	add	r0, r0, #1
   13514:	bx	lr
   13518:	push	{r4, r5, r6, lr}
   1351c:	subs	r4, r0, #0
   13520:	mov	r6, r1
   13524:	beq	13570 <tigetstr@plt+0x217c>
   13528:	bl	1128c <strlen@plt>
   1352c:	cmp	r0, #0
   13530:	popeq	{r4, r5, r6, pc}
   13534:	lsl	r0, r0, #2
   13538:	add	r0, r0, #1
   1353c:	bl	11220 <malloc@plt>
   13540:	subs	r5, r0, #0
   13544:	beq	13568 <tigetstr@plt+0x2174>
   13548:	mov	r0, r4
   1354c:	mov	r1, r6
   13550:	mov	r2, r5
   13554:	mov	r3, #0
   13558:	bl	130ec <tigetstr@plt+0x1cf8>
   1355c:	cmp	r0, #0
   13560:	beq	13568 <tigetstr@plt+0x2174>
   13564:	pop	{r4, r5, r6, pc}
   13568:	mov	r0, r5
   1356c:	bl	11148 <free@plt>
   13570:	mov	r0, #0
   13574:	pop	{r4, r5, r6, pc}
   13578:	push	{r4, r5, r6, lr}
   1357c:	subs	r4, r0, #0
   13580:	mov	r6, r1
   13584:	beq	135cc <tigetstr@plt+0x21d8>
   13588:	bl	1128c <strlen@plt>
   1358c:	cmp	r0, #0
   13590:	popeq	{r4, r5, r6, pc}
   13594:	lsl	r0, r0, #2
   13598:	add	r0, r0, #1
   1359c:	bl	11220 <malloc@plt>
   135a0:	subs	r5, r0, #0
   135a4:	beq	135c4 <tigetstr@plt+0x21d0>
   135a8:	mov	r0, r4
   135ac:	mov	r1, r6
   135b0:	mov	r2, r5
   135b4:	bl	13348 <tigetstr@plt+0x1f54>
   135b8:	cmp	r0, #0
   135bc:	beq	135c4 <tigetstr@plt+0x21d0>
   135c0:	pop	{r4, r5, r6, pc}
   135c4:	mov	r0, r5
   135c8:	bl	11148 <free@plt>
   135cc:	mov	r0, #0
   135d0:	pop	{r4, r5, r6, pc}
   135d4:	push	{r4, r5, r6, r7, r8, lr}
   135d8:	mov	r8, r1
   135dc:	mov	r5, r0
   135e0:	bl	1128c <strlen@plt>
   135e4:	mov	r1, r5
   135e8:	mov	r4, r0
   135ec:	mov	r0, #0
   135f0:	mov	r2, r0
   135f4:	bl	1137c <mbstowcs@plt>
   135f8:	cmn	r0, #1
   135fc:	mov	r6, r0
   13600:	moveq	r7, #0
   13604:	beq	13634 <tigetstr@plt+0x2240>
   13608:	add	r1, r0, #1
   1360c:	mov	r0, #1
   13610:	lsl	r1, r1, #2
   13614:	bl	110f4 <calloc@plt>
   13618:	subs	r7, r0, #0
   1361c:	beq	13634 <tigetstr@plt+0x2240>
   13620:	mov	r2, r6
   13624:	mov	r1, r5
   13628:	bl	1137c <mbstowcs@plt>
   1362c:	cmp	r0, #0
   13630:	bne	13650 <tigetstr@plt+0x225c>
   13634:	mov	r0, r7
   13638:	bl	11148 <free@plt>
   1363c:	cmp	r4, #0
   13640:	mov	r0, r4
   13644:	movge	r3, #0
   13648:	strbge	r3, [r5, r4]
   1364c:	pop	{r4, r5, r6, r7, r8, pc}
   13650:	ldr	r1, [r8]
   13654:	mov	r0, r7
   13658:	bl	12e88 <tigetstr@plt+0x1a94>
   1365c:	mov	r2, r4
   13660:	mov	r1, r7
   13664:	str	r0, [r8]
   13668:	mov	r0, r5
   1366c:	bl	11208 <wcstombs@plt>
   13670:	mov	r4, r0
   13674:	b	13634 <tigetstr@plt+0x2240>
   13678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1367c:	sub	sp, sp, #12
   13680:	mov	r8, r1
   13684:	mov	r9, r2
   13688:	mov	r6, r3
   1368c:	str	r0, [sp]
   13690:	bl	1128c <strlen@plt>
   13694:	mov	r7, r0
   13698:	bl	111e4 <__ctype_get_mb_cur_max@plt>
   1369c:	cmp	r0, #1
   136a0:	bls	13834 <tigetstr@plt+0x2440>
   136a4:	mov	r0, #0
   136a8:	ldr	r1, [sp]
   136ac:	mov	r2, r0
   136b0:	bl	1137c <mbstowcs@plt>
   136b4:	cmn	r0, #1
   136b8:	mov	r4, r0
   136bc:	beq	13818 <tigetstr@plt+0x2424>
   136c0:	add	fp, r0, #1
   136c4:	lsl	sl, fp, #2
   136c8:	mov	r0, sl
   136cc:	bl	11220 <malloc@plt>
   136d0:	subs	r5, r0, #0
   136d4:	beq	139b4 <tigetstr@plt+0x25c0>
   136d8:	mov	r2, fp
   136dc:	ldr	r1, [sp]
   136e0:	bl	1137c <mbstowcs@plt>
   136e4:	cmp	r0, #0
   136e8:	bne	1387c <tigetstr@plt+0x2488>
   136ec:	mov	sl, r7
   136f0:	mov	fp, #0
   136f4:	ldr	r2, [r6]
   136f8:	cmp	sl, r2
   136fc:	movhi	sl, r2
   13700:	movhi	r3, #0
   13704:	bls	13850 <tigetstr@plt+0x245c>
   13708:	cmp	r9, #0
   1370c:	str	sl, [r6]
   13710:	add	r6, r2, r3
   13714:	beq	137fc <tigetstr@plt+0x2408>
   13718:	ldr	r1, [sp, #48]	; 0x30
   1371c:	sub	r9, r9, #1
   13720:	add	r9, r8, r9
   13724:	cmp	r1, #1
   13728:	beq	13984 <tigetstr@plt+0x2590>
   1372c:	bcc	13974 <tigetstr@plt+0x2580>
   13730:	cmp	r1, #2
   13734:	bne	13868 <tigetstr@plt+0x2474>
   13738:	lsr	r4, r3, #1
   1373c:	and	r3, r3, #1
   13740:	adds	r3, r3, r4
   13744:	moveq	r1, #0
   13748:	movne	r1, #1
   1374c:	adds	r7, r4, #0
   13750:	movne	r7, #1
   13754:	cmp	r8, r9
   13758:	movcs	r1, #0
   1375c:	andcc	r1, r1, #1
   13760:	cmp	r1, #0
   13764:	beq	13794 <tigetstr@plt+0x23a0>
   13768:	ldr	r1, [sp, #56]	; 0x38
   1376c:	uxtb	r0, r1
   13770:	subs	r3, r3, #1
   13774:	strb	r0, [r8], #1
   13778:	moveq	r1, #0
   1377c:	movne	r1, #1
   13780:	cmp	r9, r8
   13784:	movls	r1, #0
   13788:	andhi	r1, r1, #1
   1378c:	cmp	r1, #0
   13790:	bne	13770 <tigetstr@plt+0x237c>
   13794:	rsb	r3, r8, r9
   13798:	ldr	r1, [sp]
   1379c:	cmp	r3, r2
   137a0:	movcc	r2, r3
   137a4:	mov	r0, r8
   137a8:	mov	r3, #0
   137ac:	strb	r3, [r8]
   137b0:	bl	11250 <mempcpy@plt>
   137b4:	cmp	r9, r0
   137b8:	movls	r7, #0
   137bc:	andhi	r7, r7, #1
   137c0:	cmp	r7, #0
   137c4:	beq	137f4 <tigetstr@plt+0x2400>
   137c8:	ldr	r3, [sp, #56]	; 0x38
   137cc:	uxtb	r1, r3
   137d0:	subs	r4, r4, #1
   137d4:	strb	r1, [r0], #1
   137d8:	moveq	r2, #0
   137dc:	movne	r2, #1
   137e0:	cmp	r9, r0
   137e4:	movls	r2, #0
   137e8:	andhi	r2, r2, #1
   137ec:	cmp	r2, #0
   137f0:	bne	137d0 <tigetstr@plt+0x23dc>
   137f4:	mov	r2, #0
   137f8:	strb	r2, [r0]
   137fc:	mov	r0, r5
   13800:	bl	11148 <free@plt>
   13804:	mov	r0, fp
   13808:	bl	11148 <free@plt>
   1380c:	mov	r0, r6
   13810:	add	sp, sp, #12
   13814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13818:	ldr	r1, [sp, #52]	; 0x34
   1381c:	tst	r1, #1
   13820:	bne	1386c <tigetstr@plt+0x2478>
   13824:	mov	r5, #0
   13828:	mvn	r6, #0
   1382c:	mov	fp, r5
   13830:	b	137fc <tigetstr@plt+0x2408>
   13834:	mov	r5, #0
   13838:	b	136ec <tigetstr@plt+0x22f8>
   1383c:	ldr	r2, [r6]
   13840:	cmp	r2, sl
   13844:	addcc	r4, r7, #1
   13848:	bcc	13938 <tigetstr@plt+0x2544>
   1384c:	ldr	fp, [sp, #4]
   13850:	cmp	r2, sl
   13854:	rsbhi	r3, sl, r2
   13858:	movls	r2, r7
   1385c:	movls	r3, #0
   13860:	movhi	r2, r7
   13864:	b	13708 <tigetstr@plt+0x2314>
   13868:	bl	113d0 <abort@plt>
   1386c:	mov	r5, #0
   13870:	mov	sl, r7
   13874:	mov	fp, r5
   13878:	b	136f4 <tigetstr@plt+0x2300>
   1387c:	add	sl, r5, sl
   13880:	mov	r3, #0
   13884:	str	r3, [sl, #-4]
   13888:	ldr	r0, [r5]
   1388c:	cmp	r0, r3
   13890:	beq	139dc <tigetstr@plt+0x25e8>
   13894:	add	fp, r5, #4
   13898:	movw	sl, #65533	; 0xfffd
   1389c:	str	r3, [sp, #4]
   138a0:	bl	111d8 <iswprint@plt>
   138a4:	cmp	r0, #0
   138a8:	streq	sl, [fp, #-4]
   138ac:	ldr	r0, [fp], #4
   138b0:	moveq	r1, #1
   138b4:	streq	r1, [sp, #4]
   138b8:	cmp	r0, #0
   138bc:	bne	138a0 <tigetstr@plt+0x24ac>
   138c0:	ldr	r0, [r5]
   138c4:	cmp	r0, #0
   138c8:	beq	13914 <tigetstr@plt+0x2520>
   138cc:	mov	sl, r5
   138d0:	mov	fp, #0
   138d4:	b	13908 <tigetstr@plt+0x2514>
   138d8:	movw	r3, #65535	; 0xffff
   138dc:	movt	r3, #32767	; 0x7fff
   138e0:	rsb	r3, r0, r3
   138e4:	cmp	r3, fp
   138e8:	blt	139d4 <tigetstr@plt+0x25e0>
   138ec:	sub	r4, r4, #1
   138f0:	add	fp, fp, r0
   138f4:	cmn	r4, #1
   138f8:	beq	139cc <tigetstr@plt+0x25d8>
   138fc:	ldr	r0, [sl, #4]!
   13900:	cmp	r0, #0
   13904:	beq	139cc <tigetstr@plt+0x25d8>
   13908:	bl	1113c <wcwidth@plt>
   1390c:	cmn	r0, #1
   13910:	bne	138d8 <tigetstr@plt+0x24e4>
   13914:	mov	sl, r0
   13918:	ldr	r3, [sp, #4]
   1391c:	cmp	r3, #0
   13920:	beq	1383c <tigetstr@plt+0x2448>
   13924:	mov	r0, #0
   13928:	mov	r1, r5
   1392c:	mov	r2, r0
   13930:	bl	11208 <wcstombs@plt>
   13934:	add	r4, r0, #1
   13938:	mov	r0, r4
   1393c:	bl	11220 <malloc@plt>
   13940:	subs	fp, r0, #0
   13944:	beq	139a0 <tigetstr@plt+0x25ac>
   13948:	ldr	r1, [r6]
   1394c:	mov	r0, r5
   13950:	bl	12e88 <tigetstr@plt+0x1a94>
   13954:	mov	r1, r5
   13958:	mov	r2, r4
   1395c:	mov	sl, r0
   13960:	mov	r0, fp
   13964:	bl	11208 <wcstombs@plt>
   13968:	str	fp, [sp]
   1396c:	mov	r7, r0
   13970:	b	136f4 <tigetstr@plt+0x2300>
   13974:	adds	r7, r3, #0
   13978:	mov	r4, r3
   1397c:	movne	r7, #1
   13980:	b	13794 <tigetstr@plt+0x23a0>
   13984:	mov	r7, #0
   13988:	cmp	r3, r7
   1398c:	cmpne	r8, r9
   13990:	mov	r4, r7
   13994:	movcs	r1, #0
   13998:	movcc	r1, #1
   1399c:	b	13760 <tigetstr@plt+0x236c>
   139a0:	ldr	r1, [sp, #52]	; 0x34
   139a4:	tst	r1, #1
   139a8:	mvneq	r6, #0
   139ac:	beq	137fc <tigetstr@plt+0x2408>
   139b0:	b	136f4 <tigetstr@plt+0x2300>
   139b4:	ldr	r3, [sp, #52]	; 0x34
   139b8:	tst	r3, #1
   139bc:	beq	13824 <tigetstr@plt+0x2430>
   139c0:	mov	sl, r7
   139c4:	mov	fp, r5
   139c8:	b	136f4 <tigetstr@plt+0x2300>
   139cc:	mov	sl, fp
   139d0:	b	13918 <tigetstr@plt+0x2524>
   139d4:	mvn	sl, #0
   139d8:	b	13918 <tigetstr@plt+0x2524>
   139dc:	str	r0, [sp, #4]
   139e0:	b	138c0 <tigetstr@plt+0x24cc>
   139e4:	push	{r4, lr}
   139e8:	sub	sp, sp, #16
   139ec:	mov	r4, #32
   139f0:	ldr	lr, [sp, #24]
   139f4:	ldr	ip, [sp, #28]
   139f8:	str	r4, [sp, #8]
   139fc:	str	lr, [sp]
   13a00:	str	ip, [sp, #4]
   13a04:	bl	13678 <tigetstr@plt+0x2284>
   13a08:	add	sp, sp, #16
   13a0c:	pop	{r4, pc}
   13a10:	cmp	r0, #0
   13a14:	mov	r3, #0
   13a18:	str	r3, [r1]
   13a1c:	bxeq	lr
   13a20:	ldrb	r2, [r0]
   13a24:	cmp	r2, #47	; 0x2f
   13a28:	bne	13a70 <tigetstr@plt+0x267c>
   13a2c:	ldrsb	r3, [r0, #1]
   13a30:	cmp	r3, #47	; 0x2f
   13a34:	bne	13a78 <tigetstr@plt+0x2684>
   13a38:	mov	r3, r0
   13a3c:	b	13a5c <tigetstr@plt+0x2668>
   13a40:	ldrb	r2, [r3, #1]
   13a44:	mov	r3, r0
   13a48:	cmp	r2, #47	; 0x2f
   13a4c:	bne	13a70 <tigetstr@plt+0x267c>
   13a50:	ldrsb	r2, [r0, #1]
   13a54:	cmp	r2, #47	; 0x2f
   13a58:	bne	13a78 <tigetstr@plt+0x2684>
   13a5c:	cmn	r3, #1
   13a60:	add	r0, r0, #1
   13a64:	bne	13a40 <tigetstr@plt+0x264c>
   13a68:	mov	r0, #0
   13a6c:	bx	lr
   13a70:	cmp	r2, #0
   13a74:	beq	13a68 <tigetstr@plt+0x2674>
   13a78:	mov	r3, #1
   13a7c:	str	r3, [r1]
   13a80:	ldrsb	r3, [r0, #1]
   13a84:	cmp	r3, #47	; 0x2f
   13a88:	cmpne	r3, #0
   13a8c:	bxeq	lr
   13a90:	mov	r3, #2
   13a94:	str	r3, [r1]
   13a98:	ldrb	r2, [r0, r3]
   13a9c:	add	r3, r3, #1
   13aa0:	cmp	r2, #47	; 0x2f
   13aa4:	cmpne	r2, #0
   13aa8:	bne	13a94 <tigetstr@plt+0x26a0>
   13aac:	bx	lr
   13ab0:	push	{r3, r4, r5, r6, r7, lr}
   13ab4:	mov	r7, r1
   13ab8:	ldrb	r3, [r0]
   13abc:	cmp	r3, #0
   13ac0:	beq	13b38 <tigetstr@plt+0x2744>
   13ac4:	mov	r4, #0
   13ac8:	mov	r5, r0
   13acc:	mov	r6, r4
   13ad0:	b	13b00 <tigetstr@plt+0x270c>
   13ad4:	cmp	r3, #92	; 0x5c
   13ad8:	mov	r0, r7
   13adc:	mov	r1, r3
   13ae0:	beq	13b28 <tigetstr@plt+0x2734>
   13ae4:	bl	11298 <strchr@plt>
   13ae8:	cmp	r0, #0
   13aec:	bne	13b30 <tigetstr@plt+0x273c>
   13af0:	ldrb	r3, [r5, #1]!
   13af4:	add	r4, r4, #1
   13af8:	cmp	r3, #0
   13afc:	beq	13b20 <tigetstr@plt+0x272c>
   13b00:	cmp	r6, #0
   13b04:	sxtb	r3, r3
   13b08:	beq	13ad4 <tigetstr@plt+0x26e0>
   13b0c:	ldrb	r3, [r5, #1]!
   13b10:	mov	r6, #0
   13b14:	add	r4, r4, #1
   13b18:	cmp	r3, #0
   13b1c:	bne	13b00 <tigetstr@plt+0x270c>
   13b20:	rsb	r0, r6, r4
   13b24:	pop	{r3, r4, r5, r6, r7, pc}
   13b28:	mov	r6, #1
   13b2c:	b	13af0 <tigetstr@plt+0x26fc>
   13b30:	mov	r0, r4
   13b34:	pop	{r3, r4, r5, r6, r7, pc}
   13b38:	mov	r0, r3
   13b3c:	pop	{r3, r4, r5, r6, r7, pc}
   13b40:	push	{r4, r5, r6, r7, r8, r9, lr}
   13b44:	movw	r7, #29528	; 0x7358
   13b48:	movt	r7, #2
   13b4c:	sub	sp, sp, #12
   13b50:	mov	r4, #0
   13b54:	mov	r6, r0
   13b58:	ldr	r3, [r7]
   13b5c:	mov	r9, r1
   13b60:	mov	r5, r2
   13b64:	str	r4, [sp]
   13b68:	str	r3, [sp, #4]
   13b6c:	bl	112b0 <__errno_location@plt>
   13b70:	cmp	r6, r4
   13b74:	mov	r8, r0
   13b78:	str	r4, [r0]
   13b7c:	beq	13b8c <tigetstr@plt+0x2798>
   13b80:	ldrsb	r3, [r6]
   13b84:	cmp	r3, r4
   13b88:	bne	13ba4 <tigetstr@plt+0x27b0>
   13b8c:	movw	r1, #26012	; 0x659c
   13b90:	mov	r2, r9
   13b94:	mov	r3, r6
   13b98:	mov	r0, #1
   13b9c:	movt	r1, #1
   13ba0:	bl	1134c <errx@plt>
   13ba4:	mov	r3, r4
   13ba8:	mov	r2, r5
   13bac:	mov	r0, r6
   13bb0:	mov	r1, sp
   13bb4:	bl	11184 <__strtoull_internal@plt>
   13bb8:	ldr	r3, [r8]
   13bbc:	cmp	r3, r4
   13bc0:	bne	13bfc <tigetstr@plt+0x2808>
   13bc4:	ldr	r3, [sp]
   13bc8:	cmp	r6, r3
   13bcc:	beq	13b8c <tigetstr@plt+0x2798>
   13bd0:	cmp	r3, r4
   13bd4:	beq	13be4 <tigetstr@plt+0x27f0>
   13bd8:	ldrsb	r3, [r3]
   13bdc:	cmp	r3, r4
   13be0:	bne	13b8c <tigetstr@plt+0x2798>
   13be4:	ldr	r2, [sp, #4]
   13be8:	ldr	r3, [r7]
   13bec:	cmp	r2, r3
   13bf0:	bne	13c1c <tigetstr@plt+0x2828>
   13bf4:	add	sp, sp, #12
   13bf8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13bfc:	cmp	r3, #34	; 0x22
   13c00:	bne	13b8c <tigetstr@plt+0x2798>
   13c04:	movw	r1, #26012	; 0x659c
   13c08:	mov	r2, r9
   13c0c:	mov	r3, r6
   13c10:	mov	r0, #1
   13c14:	movt	r1, #1
   13c18:	bl	111cc <err@plt>
   13c1c:	bl	111a8 <__stack_chk_fail@plt>
   13c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c24:	movw	r8, #29528	; 0x7358
   13c28:	movt	r8, #2
   13c2c:	mov	r9, r1
   13c30:	sub	sp, sp, #20
   13c34:	subs	r6, r0, #0
   13c38:	ldr	r1, [r8]
   13c3c:	mov	sl, r2
   13c40:	mov	r3, #0
   13c44:	mov	r2, #0
   13c48:	strd	r2, [r9]
   13c4c:	str	r1, [sp, #12]
   13c50:	beq	13d38 <tigetstr@plt+0x2944>
   13c54:	ldrb	r5, [r6]
   13c58:	cmp	r5, #0
   13c5c:	beq	13d38 <tigetstr@plt+0x2944>
   13c60:	str	r6, [sp, #8]
   13c64:	bl	11268 <__ctype_b_loc@plt>
   13c68:	mov	r3, r6
   13c6c:	ldr	r1, [r0]
   13c70:	b	13c84 <tigetstr@plt+0x2890>
   13c74:	add	r2, r3, #1
   13c78:	str	r2, [sp, #8]
   13c7c:	ldrb	r5, [r3, #1]
   13c80:	mov	r3, r2
   13c84:	lsl	r2, r5, #1
   13c88:	ldrh	r4, [r1, r2]
   13c8c:	and	r4, r4, #8192	; 0x2000
   13c90:	uxth	r4, r4
   13c94:	cmp	r4, #0
   13c98:	bne	13c74 <tigetstr@plt+0x2880>
   13c9c:	cmp	r5, #45	; 0x2d
   13ca0:	beq	13d38 <tigetstr@plt+0x2944>
   13ca4:	add	r5, sp, #16
   13ca8:	str	r4, [r5, #-8]!
   13cac:	bl	112b0 <__errno_location@plt>
   13cb0:	mov	r2, r4
   13cb4:	mov	r1, r5
   13cb8:	mov	r3, r4
   13cbc:	mov	r7, r0
   13cc0:	mov	r0, r6
   13cc4:	str	r4, [r7]
   13cc8:	bl	11184 <__strtoull_internal@plt>
   13ccc:	mov	r5, r1
   13cd0:	ldr	r1, [sp, #8]
   13cd4:	mov	r4, r0
   13cd8:	cmp	r1, r6
   13cdc:	beq	13d38 <tigetstr@plt+0x2944>
   13ce0:	ldr	r3, [r7]
   13ce4:	cmp	r3, #0
   13ce8:	bne	13d1c <tigetstr@plt+0x2928>
   13cec:	cmp	r1, #0
   13cf0:	beq	13e20 <tigetstr@plt+0x2a2c>
   13cf4:	ldrb	r0, [r1]
   13cf8:	cmp	r0, #0
   13cfc:	bne	13d40 <tigetstr@plt+0x294c>
   13d00:	strd	r4, [r9]
   13d04:	ldr	r2, [sp, #12]
   13d08:	ldr	r3, [r8]
   13d0c:	cmp	r2, r3
   13d10:	bne	13e6c <tigetstr@plt+0x2a78>
   13d14:	add	sp, sp, #20
   13d18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d1c:	subs	r6, r4, #1
   13d20:	mvn	r2, #2
   13d24:	sbc	r7, r5, #0
   13d28:	mvn	r3, #0
   13d2c:	cmp	r7, r3
   13d30:	cmpeq	r6, r2
   13d34:	bls	13cec <tigetstr@plt+0x28f8>
   13d38:	mvn	r0, #0
   13d3c:	b	13d04 <tigetstr@plt+0x2910>
   13d40:	ldrb	r2, [r1, #1]
   13d44:	sxtb	r3, r2
   13d48:	cmp	r3, #105	; 0x69
   13d4c:	beq	13e28 <tigetstr@plt+0x2a34>
   13d50:	cmp	r3, #66	; 0x42
   13d54:	beq	13e04 <tigetstr@plt+0x2a10>
   13d58:	cmp	r2, #0
   13d5c:	bne	13d38 <tigetstr@plt+0x2944>
   13d60:	mov	r6, #1024	; 0x400
   13d64:	sxtb	r3, r0
   13d68:	movw	r7, #26024	; 0x65a8
   13d6c:	movt	r7, #1
   13d70:	str	r3, [sp, #4]
   13d74:	mov	r1, r3
   13d78:	mov	r0, r7
   13d7c:	bl	11298 <strchr@plt>
   13d80:	ldr	r3, [sp, #4]
   13d84:	cmp	r0, #0
   13d88:	rsbne	fp, r7, r0
   13d8c:	addne	fp, fp, #1
   13d90:	beq	13e44 <tigetstr@plt+0x2a50>
   13d94:	cmp	fp, #0
   13d98:	beq	13df4 <tigetstr@plt+0x2a00>
   13d9c:	asr	r7, r6, #31
   13da0:	mvn	r0, #0
   13da4:	mvn	r1, #0
   13da8:	mov	r2, r6
   13dac:	mov	r3, r7
   13db0:	bl	15438 <tigetstr@plt+0x4044>
   13db4:	cmp	r1, r5
   13db8:	cmpeq	r0, r4
   13dbc:	bcc	13e18 <tigetstr@plt+0x2a24>
   13dc0:	sub	ip, fp, #1
   13dc4:	mov	r3, #0
   13dc8:	b	13ddc <tigetstr@plt+0x29e8>
   13dcc:	cmp	r1, r5
   13dd0:	cmpeq	r0, r4
   13dd4:	add	r3, r3, #1
   13dd8:	bcc	13e18 <tigetstr@plt+0x2a24>
   13ddc:	mul	r2, r4, r7
   13de0:	cmp	r3, ip
   13de4:	mla	r2, r6, r5, r2
   13de8:	umull	r4, r5, r4, r6
   13dec:	add	r5, r2, r5
   13df0:	bne	13dcc <tigetstr@plt+0x29d8>
   13df4:	mov	r0, #0
   13df8:	cmp	sl, #0
   13dfc:	strne	fp, [sl]
   13e00:	b	13d00 <tigetstr@plt+0x290c>
   13e04:	ldrsb	r3, [r1, #2]
   13e08:	cmp	r3, #0
   13e0c:	bne	13d38 <tigetstr@plt+0x2944>
   13e10:	mov	r6, #1000	; 0x3e8
   13e14:	b	13d64 <tigetstr@plt+0x2970>
   13e18:	mvn	r0, #1
   13e1c:	b	13df8 <tigetstr@plt+0x2a04>
   13e20:	mov	r0, r1
   13e24:	b	13d00 <tigetstr@plt+0x290c>
   13e28:	ldrsb	r3, [r1, #2]
   13e2c:	cmp	r3, #66	; 0x42
   13e30:	bne	13d38 <tigetstr@plt+0x2944>
   13e34:	ldrsb	r3, [r1, #3]
   13e38:	cmp	r3, #0
   13e3c:	beq	13d60 <tigetstr@plt+0x296c>
   13e40:	b	13d38 <tigetstr@plt+0x2944>
   13e44:	movw	r7, #26036	; 0x65b4
   13e48:	movt	r7, #1
   13e4c:	mov	r1, r3
   13e50:	mov	r0, r7
   13e54:	bl	11298 <strchr@plt>
   13e58:	cmp	r0, #0
   13e5c:	beq	13d38 <tigetstr@plt+0x2944>
   13e60:	rsb	r7, r7, r0
   13e64:	add	fp, r7, #1
   13e68:	b	13d94 <tigetstr@plt+0x29a0>
   13e6c:	bl	111a8 <__stack_chk_fail@plt>
   13e70:	mov	r2, #0
   13e74:	b	13c20 <tigetstr@plt+0x282c>
   13e78:	push	{r4, r5, r6, lr}
   13e7c:	subs	r6, r0, #0
   13e80:	beq	13f04 <tigetstr@plt+0x2b10>
   13e84:	ldrb	r4, [r6]
   13e88:	cmp	r4, #0
   13e8c:	beq	13f0c <tigetstr@plt+0x2b18>
   13e90:	bl	11268 <__ctype_b_loc@plt>
   13e94:	mov	r3, r6
   13e98:	ldr	r5, [r0]
   13e9c:	b	13eb8 <tigetstr@plt+0x2ac4>
   13ea0:	cmn	r3, #1
   13ea4:	beq	13ef4 <tigetstr@plt+0x2b00>
   13ea8:	ldrb	r4, [r3, #1]
   13eac:	mov	r3, r1
   13eb0:	cmp	r4, #0
   13eb4:	beq	13efc <tigetstr@plt+0x2b08>
   13eb8:	lsl	r4, r4, #1
   13ebc:	mov	ip, r3
   13ec0:	add	r1, r3, #1
   13ec4:	ldrh	r2, [r5, r4]
   13ec8:	tst	r2, #2048	; 0x800
   13ecc:	bne	13ea0 <tigetstr@plt+0x2aac>
   13ed0:	cmp	ip, #0
   13ed4:	cmpne	ip, r6
   13ed8:	movls	r0, #0
   13edc:	movhi	r0, #1
   13ee0:	popls	{r4, r5, r6, pc}
   13ee4:	ldrsb	r0, [ip]
   13ee8:	rsbs	r0, r0, #1
   13eec:	movcc	r0, #0
   13ef0:	pop	{r4, r5, r6, pc}
   13ef4:	mov	r0, #0
   13ef8:	pop	{r4, r5, r6, pc}
   13efc:	mov	ip, r1
   13f00:	b	13ed0 <tigetstr@plt+0x2adc>
   13f04:	mov	r0, r6
   13f08:	pop	{r4, r5, r6, pc}
   13f0c:	mov	r0, r4
   13f10:	pop	{r4, r5, r6, pc}
   13f14:	cmp	r1, #0
   13f18:	push	{r4, r5}
   13f1c:	sub	r4, r1, #1
   13f20:	beq	13f8c <tigetstr@plt+0x2b98>
   13f24:	ldrb	r1, [r0]
   13f28:	cmp	r1, #0
   13f2c:	beq	13f8c <tigetstr@plt+0x2b98>
   13f30:	sxtb	r1, r1
   13f34:	sxtb	r2, r2
   13f38:	cmp	r1, r2
   13f3c:	beq	13f78 <tigetstr@plt+0x2b84>
   13f40:	add	r1, r0, #1
   13f44:	mov	r3, #0
   13f48:	b	13f64 <tigetstr@plt+0x2b70>
   13f4c:	ldrb	r0, [r1], #1
   13f50:	cmp	r0, #0
   13f54:	sxtb	ip, r0
   13f58:	beq	13f78 <tigetstr@plt+0x2b84>
   13f5c:	cmp	ip, r2
   13f60:	beq	13f80 <tigetstr@plt+0x2b8c>
   13f64:	cmp	r3, r4
   13f68:	mov	r5, r1
   13f6c:	add	r3, r3, #1
   13f70:	bne	13f4c <tigetstr@plt+0x2b58>
   13f74:	mov	r0, #0
   13f78:	pop	{r4, r5}
   13f7c:	bx	lr
   13f80:	mov	r0, r5
   13f84:	pop	{r4, r5}
   13f88:	bx	lr
   13f8c:	mov	r0, r1
   13f90:	b	13f78 <tigetstr@plt+0x2b84>
   13f94:	push	{r3, r4, r5, r6, r7, lr}
   13f98:	mov	r2, #10
   13f9c:	mov	r6, r0
   13fa0:	mov	r7, r1
   13fa4:	bl	13b40 <tigetstr@plt+0x274c>
   13fa8:	mvn	r4, #0
   13fac:	mov	r5, #0
   13fb0:	cmp	r1, r5
   13fb4:	cmpeq	r0, r4
   13fb8:	popls	{r3, r4, r5, r6, r7, pc}
   13fbc:	movw	r1, #26012	; 0x659c
   13fc0:	mov	r2, r7
   13fc4:	mov	r3, r6
   13fc8:	mov	r0, #1
   13fcc:	movt	r1, #1
   13fd0:	bl	1134c <errx@plt>
   13fd4:	push	{r3, r4, r5, lr}
   13fd8:	mov	r4, r0
   13fdc:	mov	r5, r1
   13fe0:	bl	13f94 <tigetstr@plt+0x2ba0>
   13fe4:	cmp	r0, #65536	; 0x10000
   13fe8:	bcs	13ff4 <tigetstr@plt+0x2c00>
   13fec:	uxth	r0, r0
   13ff0:	pop	{r3, r4, r5, pc}
   13ff4:	movw	r1, #26012	; 0x659c
   13ff8:	mov	r2, r5
   13ffc:	mov	r3, r4
   14000:	mov	r0, #1
   14004:	movt	r1, #1
   14008:	bl	1134c <errx@plt>
   1400c:	push	{r4, r6, r7, r8, r9, lr}
   14010:	movw	r6, #29528	; 0x7358
   14014:	movt	r6, #2
   14018:	sub	sp, sp, #8
   1401c:	subs	r7, r0, #0
   14020:	mov	r4, #0
   14024:	ldr	r3, [r6]
   14028:	mov	r8, r1
   1402c:	str	r4, [sp]
   14030:	str	r3, [sp, #4]
   14034:	beq	14044 <tigetstr@plt+0x2c50>
   14038:	ldrsb	r3, [r7]
   1403c:	cmp	r3, r4
   14040:	bne	1406c <tigetstr@plt+0x2c78>
   14044:	bl	112b0 <__errno_location@plt>
   14048:	ldr	r3, [r0]
   1404c:	cmp	r3, #0
   14050:	bne	14098 <tigetstr@plt+0x2ca4>
   14054:	movw	r1, #26012	; 0x659c
   14058:	mov	r2, r8
   1405c:	mov	r3, r7
   14060:	mov	r0, #1
   14064:	movt	r1, #1
   14068:	bl	1134c <errx@plt>
   1406c:	bl	112b0 <__errno_location@plt>
   14070:	mov	r3, r4
   14074:	mov	r1, sp
   14078:	mov	r2, #10
   1407c:	mov	r9, r0
   14080:	str	r4, [r0]
   14084:	mov	r0, r7
   14088:	bl	11394 <__strtoll_internal@plt>
   1408c:	ldr	r3, [r9]
   14090:	cmp	r3, r4
   14094:	beq	140b0 <tigetstr@plt+0x2cbc>
   14098:	movw	r1, #26012	; 0x659c
   1409c:	mov	r2, r8
   140a0:	mov	r3, r7
   140a4:	mov	r0, #1
   140a8:	movt	r1, #1
   140ac:	bl	111cc <err@plt>
   140b0:	ldr	r3, [sp]
   140b4:	cmp	r7, r3
   140b8:	beq	14054 <tigetstr@plt+0x2c60>
   140bc:	cmp	r3, #0
   140c0:	beq	140d0 <tigetstr@plt+0x2cdc>
   140c4:	ldrsb	r3, [r3]
   140c8:	cmp	r3, #0
   140cc:	bne	14054 <tigetstr@plt+0x2c60>
   140d0:	ldr	r2, [sp, #4]
   140d4:	ldr	r3, [r6]
   140d8:	cmp	r2, r3
   140dc:	bne	140e8 <tigetstr@plt+0x2cf4>
   140e0:	add	sp, sp, #8
   140e4:	pop	{r4, r6, r7, r8, r9, pc}
   140e8:	bl	111a8 <__stack_chk_fail@plt>
   140ec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   140f0:	mov	r8, r0
   140f4:	mov	r9, r1
   140f8:	bl	1400c <tigetstr@plt+0x2c18>
   140fc:	mvn	r4, #0
   14100:	mov	r5, #0
   14104:	adds	r6, r0, #-2147483648	; 0x80000000
   14108:	adc	r7, r1, #0
   1410c:	cmp	r7, r5
   14110:	cmpeq	r6, r4
   14114:	popls	{r3, r4, r5, r6, r7, r8, r9, pc}
   14118:	movw	r1, #26012	; 0x659c
   1411c:	mov	r2, r9
   14120:	mov	r3, r8
   14124:	mov	r0, #1
   14128:	movt	r1, #1
   1412c:	bl	1134c <errx@plt>
   14130:	push	{r3, r4, r5, lr}
   14134:	mov	r4, r0
   14138:	mov	r5, r1
   1413c:	bl	140ec <tigetstr@plt+0x2cf8>
   14140:	add	ip, r0, #32768	; 0x8000
   14144:	cmp	ip, #65536	; 0x10000
   14148:	bcs	14154 <tigetstr@plt+0x2d60>
   1414c:	sxth	r0, r0
   14150:	pop	{r3, r4, r5, pc}
   14154:	movw	r1, #26012	; 0x659c
   14158:	mov	r2, r5
   1415c:	mov	r3, r4
   14160:	mov	r0, #1
   14164:	movt	r1, #1
   14168:	bl	1134c <errx@plt>
   1416c:	mov	r2, #10
   14170:	b	13b40 <tigetstr@plt+0x274c>
   14174:	mov	r2, #16
   14178:	b	13b40 <tigetstr@plt+0x274c>
   1417c:	push	{r4, r5, r6, r7, r8, lr}
   14180:	movw	r4, #29528	; 0x7358
   14184:	movt	r4, #2
   14188:	sub	sp, sp, #8
   1418c:	subs	r5, r0, #0
   14190:	mov	r6, #0
   14194:	ldr	r3, [r4]
   14198:	mov	r7, r1
   1419c:	str	r6, [sp]
   141a0:	str	r3, [sp, #4]
   141a4:	beq	141b4 <tigetstr@plt+0x2dc0>
   141a8:	ldrsb	r3, [r5]
   141ac:	cmp	r3, r6
   141b0:	bne	141dc <tigetstr@plt+0x2de8>
   141b4:	bl	112b0 <__errno_location@plt>
   141b8:	ldr	r3, [r0]
   141bc:	cmp	r3, #0
   141c0:	bne	14200 <tigetstr@plt+0x2e0c>
   141c4:	movw	r1, #26012	; 0x659c
   141c8:	mov	r2, r7
   141cc:	mov	r3, r5
   141d0:	mov	r0, #1
   141d4:	movt	r1, #1
   141d8:	bl	1134c <errx@plt>
   141dc:	bl	112b0 <__errno_location@plt>
   141e0:	mov	r1, sp
   141e4:	mov	r8, r0
   141e8:	str	r6, [r0]
   141ec:	mov	r0, r5
   141f0:	bl	1131c <strtod@plt>
   141f4:	ldr	r3, [r8]
   141f8:	cmp	r3, r6
   141fc:	beq	14218 <tigetstr@plt+0x2e24>
   14200:	movw	r1, #26012	; 0x659c
   14204:	mov	r2, r7
   14208:	mov	r3, r5
   1420c:	mov	r0, #1
   14210:	movt	r1, #1
   14214:	bl	111cc <err@plt>
   14218:	ldr	r3, [sp]
   1421c:	cmp	r5, r3
   14220:	beq	141c4 <tigetstr@plt+0x2dd0>
   14224:	cmp	r3, #0
   14228:	beq	14238 <tigetstr@plt+0x2e44>
   1422c:	ldrsb	r3, [r3]
   14230:	cmp	r3, #0
   14234:	bne	141c4 <tigetstr@plt+0x2dd0>
   14238:	ldr	r2, [sp, #4]
   1423c:	ldr	r3, [r4]
   14240:	cmp	r2, r3
   14244:	bne	14250 <tigetstr@plt+0x2e5c>
   14248:	add	sp, sp, #8
   1424c:	pop	{r4, r5, r6, r7, r8, pc}
   14250:	bl	111a8 <__stack_chk_fail@plt>
   14254:	push	{r4, r5, r6, r7, r8, lr}
   14258:	movw	r4, #29528	; 0x7358
   1425c:	movt	r4, #2
   14260:	sub	sp, sp, #8
   14264:	subs	r5, r0, #0
   14268:	mov	r6, #0
   1426c:	ldr	r3, [r4]
   14270:	mov	r7, r1
   14274:	str	r6, [sp]
   14278:	str	r3, [sp, #4]
   1427c:	beq	1428c <tigetstr@plt+0x2e98>
   14280:	ldrsb	r3, [r5]
   14284:	cmp	r3, r6
   14288:	bne	142b4 <tigetstr@plt+0x2ec0>
   1428c:	bl	112b0 <__errno_location@plt>
   14290:	ldr	r3, [r0]
   14294:	cmp	r3, #0
   14298:	bne	142dc <tigetstr@plt+0x2ee8>
   1429c:	movw	r1, #26012	; 0x659c
   142a0:	mov	r2, r7
   142a4:	mov	r3, r5
   142a8:	mov	r0, #1
   142ac:	movt	r1, #1
   142b0:	bl	1134c <errx@plt>
   142b4:	bl	112b0 <__errno_location@plt>
   142b8:	mov	r1, sp
   142bc:	mov	r2, #10
   142c0:	mov	r8, r0
   142c4:	str	r6, [r0]
   142c8:	mov	r0, r5
   142cc:	bl	11124 <strtol@plt>
   142d0:	ldr	r3, [r8]
   142d4:	cmp	r3, r6
   142d8:	beq	142f4 <tigetstr@plt+0x2f00>
   142dc:	movw	r1, #26012	; 0x659c
   142e0:	mov	r2, r7
   142e4:	mov	r3, r5
   142e8:	mov	r0, #1
   142ec:	movt	r1, #1
   142f0:	bl	111cc <err@plt>
   142f4:	ldr	r3, [sp]
   142f8:	cmp	r5, r3
   142fc:	beq	1429c <tigetstr@plt+0x2ea8>
   14300:	cmp	r3, #0
   14304:	beq	14314 <tigetstr@plt+0x2f20>
   14308:	ldrsb	r3, [r3]
   1430c:	cmp	r3, #0
   14310:	bne	1429c <tigetstr@plt+0x2ea8>
   14314:	ldr	r2, [sp, #4]
   14318:	ldr	r3, [r4]
   1431c:	cmp	r2, r3
   14320:	bne	1432c <tigetstr@plt+0x2f38>
   14324:	add	sp, sp, #8
   14328:	pop	{r4, r5, r6, r7, r8, pc}
   1432c:	bl	111a8 <__stack_chk_fail@plt>
   14330:	push	{r4, r5, r6, r7, r8, lr}
   14334:	movw	r4, #29528	; 0x7358
   14338:	movt	r4, #2
   1433c:	sub	sp, sp, #8
   14340:	subs	r5, r0, #0
   14344:	mov	r6, #0
   14348:	ldr	r3, [r4]
   1434c:	mov	r7, r1
   14350:	str	r6, [sp]
   14354:	str	r3, [sp, #4]
   14358:	beq	14368 <tigetstr@plt+0x2f74>
   1435c:	ldrsb	r3, [r5]
   14360:	cmp	r3, r6
   14364:	bne	14390 <tigetstr@plt+0x2f9c>
   14368:	bl	112b0 <__errno_location@plt>
   1436c:	ldr	r3, [r0]
   14370:	cmp	r3, #0
   14374:	bne	143b8 <tigetstr@plt+0x2fc4>
   14378:	movw	r1, #26012	; 0x659c
   1437c:	mov	r2, r7
   14380:	mov	r3, r5
   14384:	mov	r0, #1
   14388:	movt	r1, #1
   1438c:	bl	1134c <errx@plt>
   14390:	bl	112b0 <__errno_location@plt>
   14394:	mov	r1, sp
   14398:	mov	r2, #10
   1439c:	mov	r8, r0
   143a0:	str	r6, [r0]
   143a4:	mov	r0, r5
   143a8:	bl	11280 <strtoul@plt>
   143ac:	ldr	r3, [r8]
   143b0:	cmp	r3, r6
   143b4:	beq	143d0 <tigetstr@plt+0x2fdc>
   143b8:	movw	r1, #26012	; 0x659c
   143bc:	mov	r2, r7
   143c0:	mov	r3, r5
   143c4:	mov	r0, #1
   143c8:	movt	r1, #1
   143cc:	bl	111cc <err@plt>
   143d0:	ldr	r3, [sp]
   143d4:	cmp	r5, r3
   143d8:	beq	14378 <tigetstr@plt+0x2f84>
   143dc:	cmp	r3, #0
   143e0:	beq	143f0 <tigetstr@plt+0x2ffc>
   143e4:	ldrsb	r3, [r3]
   143e8:	cmp	r3, #0
   143ec:	bne	14378 <tigetstr@plt+0x2f84>
   143f0:	ldr	r2, [sp, #4]
   143f4:	ldr	r3, [r4]
   143f8:	cmp	r2, r3
   143fc:	bne	14408 <tigetstr@plt+0x3014>
   14400:	add	sp, sp, #8
   14404:	pop	{r4, r5, r6, r7, r8, pc}
   14408:	bl	111a8 <__stack_chk_fail@plt>
   1440c:	push	{r4, r5, r6, lr}
   14410:	movw	r4, #29528	; 0x7358
   14414:	movt	r4, #2
   14418:	sub	sp, sp, #16
   1441c:	mov	r6, r1
   14420:	mov	r2, #0
   14424:	ldr	ip, [r4]
   14428:	mov	r1, sp
   1442c:	mov	r5, r0
   14430:	str	ip, [sp, #12]
   14434:	bl	13c20 <tigetstr@plt+0x282c>
   14438:	cmp	r0, #0
   1443c:	bne	1445c <tigetstr@plt+0x3068>
   14440:	ldr	r2, [sp, #12]
   14444:	ldr	r3, [r4]
   14448:	ldrd	r0, [sp]
   1444c:	cmp	r2, r3
   14450:	bne	14488 <tigetstr@plt+0x3094>
   14454:	add	sp, sp, #16
   14458:	pop	{r4, r5, r6, pc}
   1445c:	bl	112b0 <__errno_location@plt>
   14460:	movw	r1, #26012	; 0x659c
   14464:	mov	r2, r6
   14468:	movt	r1, #1
   1446c:	ldr	r3, [r0]
   14470:	mov	r0, #1
   14474:	cmp	r3, #0
   14478:	mov	r3, r5
   1447c:	beq	14484 <tigetstr@plt+0x3090>
   14480:	bl	111cc <err@plt>
   14484:	bl	1134c <errx@plt>
   14488:	bl	111a8 <__stack_chk_fail@plt>
   1448c:	push	{r4, lr}
   14490:	mov	r4, r1
   14494:	mov	r1, r2
   14498:	bl	1417c <tigetstr@plt+0x2d88>
   1449c:	vldr	d7, [pc, #28]	; 144c0 <tigetstr@plt+0x30cc>
   144a0:	vcvt.s32.f64	s11, d0
   144a4:	vcvt.f64.s32	d6, s11
   144a8:	vstr	s11, [r4]
   144ac:	vsub.f64	d0, d0, d6
   144b0:	vmul.f64	d0, d0, d7
   144b4:	vcvt.s32.f64	s0, d0
   144b8:	vstr	s0, [r4, #4]
   144bc:	pop	{r4, pc}
   144c0:	andeq	r0, r0, r0
   144c4:	smlawbmi	lr, r0, r4, r8
   144c8:	and	r3, r0, #61440	; 0xf000
   144cc:	cmp	r3, #16384	; 0x4000
   144d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   144d4:	moveq	r3, #100	; 0x64
   144d8:	beq	14550 <tigetstr@plt+0x315c>
   144dc:	cmp	r3, #40960	; 0xa000
   144e0:	moveq	r3, #108	; 0x6c
   144e4:	beq	14550 <tigetstr@plt+0x315c>
   144e8:	cmp	r3, #8192	; 0x2000
   144ec:	moveq	r3, #99	; 0x63
   144f0:	beq	14550 <tigetstr@plt+0x315c>
   144f4:	cmp	r3, #24576	; 0x6000
   144f8:	moveq	r3, #98	; 0x62
   144fc:	beq	14550 <tigetstr@plt+0x315c>
   14500:	cmp	r3, #49152	; 0xc000
   14504:	moveq	r3, #115	; 0x73
   14508:	beq	14550 <tigetstr@plt+0x315c>
   1450c:	cmp	r3, #4096	; 0x1000
   14510:	moveq	r3, #112	; 0x70
   14514:	beq	14550 <tigetstr@plt+0x315c>
   14518:	cmp	r3, #32768	; 0x8000
   1451c:	beq	1454c <tigetstr@plt+0x3158>
   14520:	mov	r4, #9
   14524:	mov	r3, #8
   14528:	mov	r6, #7
   1452c:	mov	r7, #6
   14530:	mov	r2, #5
   14534:	mov	r8, #4
   14538:	mov	r9, #3
   1453c:	mov	ip, #2
   14540:	mov	sl, #1
   14544:	mov	fp, #0
   14548:	b	1457c <tigetstr@plt+0x3188>
   1454c:	mov	r3, #45	; 0x2d
   14550:	strb	r3, [r1]
   14554:	mov	r4, #10
   14558:	mov	r3, #9
   1455c:	mov	r6, #8
   14560:	mov	r7, #7
   14564:	mov	r2, #6
   14568:	mov	r8, #5
   1456c:	mov	r9, #4
   14570:	mov	ip, #3
   14574:	mov	sl, #2
   14578:	mov	fp, #1
   1457c:	tst	r0, #256	; 0x100
   14580:	add	ip, r1, ip
   14584:	moveq	r5, #45	; 0x2d
   14588:	movne	r5, #114	; 0x72
   1458c:	tst	r0, #128	; 0x80
   14590:	strb	r5, [r1, fp]
   14594:	moveq	r5, #45	; 0x2d
   14598:	movne	r5, #119	; 0x77
   1459c:	tst	r0, #2048	; 0x800
   145a0:	strb	r5, [r1, sl]
   145a4:	beq	14640 <tigetstr@plt+0x324c>
   145a8:	tst	r0, #64	; 0x40
   145ac:	moveq	r5, #83	; 0x53
   145b0:	movne	r5, #115	; 0x73
   145b4:	tst	r0, #32
   145b8:	strb	r5, [ip]
   145bc:	add	r2, r1, r2
   145c0:	moveq	ip, #45	; 0x2d
   145c4:	movne	ip, #114	; 0x72
   145c8:	tst	r0, #16
   145cc:	strb	ip, [r1, r9]
   145d0:	moveq	ip, #45	; 0x2d
   145d4:	movne	ip, #119	; 0x77
   145d8:	tst	r0, #1024	; 0x400
   145dc:	strb	ip, [r1, r8]
   145e0:	beq	14660 <tigetstr@plt+0x326c>
   145e4:	tst	r0, #8
   145e8:	moveq	ip, #83	; 0x53
   145ec:	movne	ip, #115	; 0x73
   145f0:	tst	r0, #4
   145f4:	strb	ip, [r2]
   145f8:	add	r3, r1, r3
   145fc:	moveq	r2, #45	; 0x2d
   14600:	movne	r2, #114	; 0x72
   14604:	tst	r0, #2
   14608:	strb	r2, [r1, r7]
   1460c:	moveq	r2, #45	; 0x2d
   14610:	movne	r2, #119	; 0x77
   14614:	tst	r0, #512	; 0x200
   14618:	strb	r2, [r1, r6]
   1461c:	beq	14650 <tigetstr@plt+0x325c>
   14620:	tst	r0, #1
   14624:	moveq	r2, #84	; 0x54
   14628:	movne	r2, #116	; 0x74
   1462c:	strb	r2, [r3]
   14630:	mov	r3, #0
   14634:	strb	r3, [r1, r4]
   14638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1463c:	bx	lr
   14640:	tst	r0, #64	; 0x40
   14644:	moveq	r5, #45	; 0x2d
   14648:	movne	r5, #120	; 0x78
   1464c:	b	145b4 <tigetstr@plt+0x31c0>
   14650:	tst	r0, #1
   14654:	moveq	r2, #45	; 0x2d
   14658:	movne	r2, #120	; 0x78
   1465c:	b	1462c <tigetstr@plt+0x3238>
   14660:	tst	r0, #8
   14664:	moveq	ip, #45	; 0x2d
   14668:	movne	ip, #120	; 0x78
   1466c:	b	145f0 <tigetstr@plt+0x31fc>
   14670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14674:	movw	r6, #29528	; 0x7358
   14678:	movt	r6, #2
   1467c:	tst	r0, #2
   14680:	sub	sp, sp, #100	; 0x64
   14684:	mov	lr, #1
   14688:	ldr	r1, [r6]
   1468c:	addeq	r7, sp, #52	; 0x34
   14690:	addne	r7, sp, #52	; 0x34
   14694:	movne	ip, #32
   14698:	strbne	ip, [sp, #52]	; 0x34
   1469c:	mov	ip, #10
   146a0:	str	r1, [sp, #92]	; 0x5c
   146a4:	addne	r1, sp, #53	; 0x35
   146a8:	moveq	r1, r7
   146ac:	sub	r9, ip, #32
   146b0:	rsb	r8, ip, #32
   146b4:	lsl	r5, lr, r9
   146b8:	lsl	r4, lr, ip
   146bc:	orr	r5, r5, lr, lsr r8
   146c0:	cmp	r3, r5
   146c4:	cmpeq	r2, r4
   146c8:	bcc	1483c <tigetstr@plt+0x3448>
   146cc:	add	ip, ip, #10
   146d0:	cmp	ip, #70	; 0x46
   146d4:	bne	146ac <tigetstr@plt+0x32b8>
   146d8:	mov	r4, #60	; 0x3c
   146dc:	movw	fp, #26215	; 0x6667
   146e0:	movt	fp, #26214	; 0x6666
   146e4:	asr	r5, r4, #31
   146e8:	sub	r9, r4, #32
   146ec:	smull	sl, r8, fp, r4
   146f0:	str	r5, [sp, #32]
   146f4:	mov	r5, #1
   146f8:	rsb	sl, r4, #32
   146fc:	lsl	fp, r5, r9
   14700:	movw	lr, #26052	; 0x65c4
   14704:	movt	lr, #1
   14708:	str	r8, [sp, #36]	; 0x24
   1470c:	orr	r8, fp, r5, lsr sl
   14710:	str	r8, [sp, #44]	; 0x2c
   14714:	lsl	r5, r5, r4
   14718:	ldr	r8, [sp, #36]	; 0x24
   1471c:	ldr	fp, [sp, #32]
   14720:	str	r5, [sp, #40]	; 0x28
   14724:	rsb	fp, fp, r8, asr #2
   14728:	lsr	r8, r2, r4
   1472c:	ldrd	r4, [sp, #40]	; 0x28
   14730:	orr	r8, r8, r3, lsl sl
   14734:	ldrb	lr, [lr, fp]
   14738:	orr	r8, r8, r3, lsr r9
   1473c:	subs	r4, r4, #1
   14740:	sbc	r5, r5, #0
   14744:	tst	r0, #1
   14748:	and	r5, r5, r3
   1474c:	and	r4, r4, r2
   14750:	add	r3, r1, #1
   14754:	strb	lr, [r1]
   14758:	bne	14820 <tigetstr@plt+0x342c>
   1475c:	orrs	sl, r4, r5
   14760:	mov	r2, #0
   14764:	strb	r2, [r3]
   14768:	beq	14854 <tigetstr@plt+0x3460>
   1476c:	sub	lr, ip, #20
   14770:	sub	ip, ip, #52	; 0x34
   14774:	rsb	r3, lr, #32
   14778:	lsr	r0, r4, lr
   1477c:	orr	r0, r0, r5, lsl r3
   14780:	lsr	r1, r5, lr
   14784:	orr	r0, r0, r5, lsr ip
   14788:	mov	r2, #100	; 0x64
   1478c:	adds	r0, r0, #50	; 0x32
   14790:	mov	r3, #0
   14794:	adc	r1, r1, #0
   14798:	bl	15438 <tigetstr@plt+0x4044>
   1479c:	mov	r4, r0
   147a0:	mov	r5, r1
   147a4:	cmp	r5, #0
   147a8:	cmpeq	r4, #10
   147ac:	addeq	r8, r8, #1
   147b0:	beq	14854 <tigetstr@plt+0x3460>
   147b4:	orrs	fp, r4, r5
   147b8:	beq	14854 <tigetstr@plt+0x3460>
   147bc:	bl	11370 <localeconv@plt>
   147c0:	cmp	r0, #0
   147c4:	beq	148a0 <tigetstr@plt+0x34ac>
   147c8:	ldr	r3, [r0]
   147cc:	cmp	r3, #0
   147d0:	beq	148a0 <tigetstr@plt+0x34ac>
   147d4:	ldrsb	r1, [r3]
   147d8:	movw	r2, #26048	; 0x65c0
   147dc:	movt	r2, #1
   147e0:	cmp	r1, #0
   147e4:	moveq	r3, r2
   147e8:	add	r9, sp, #60	; 0x3c
   147ec:	mov	r1, #32
   147f0:	str	r3, [sp, #8]
   147f4:	movw	r2, #26060	; 0x65cc
   147f8:	str	r8, [sp, #4]
   147fc:	movt	r2, #1
   14800:	strd	r4, [sp, #16]
   14804:	mov	r0, r9
   14808:	str	r2, [sp]
   1480c:	mov	r3, r1
   14810:	str	r7, [sp, #24]
   14814:	mov	r2, #1
   14818:	bl	113dc <__snprintf_chk@plt>
   1481c:	b	14880 <tigetstr@plt+0x348c>
   14820:	cmp	lr, #66	; 0x42
   14824:	addne	r3, r1, #3
   14828:	movne	r0, #105	; 0x69
   1482c:	movne	r2, #66	; 0x42
   14830:	strbne	r0, [r1, #1]
   14834:	strbne	r2, [r1, #2]
   14838:	b	1475c <tigetstr@plt+0x3368>
   1483c:	subs	r4, ip, #10
   14840:	strbeq	r4, [r1, #1]
   14844:	moveq	r3, #66	; 0x42
   14848:	moveq	r8, r2
   1484c:	strbeq	r3, [r1]
   14850:	bne	146dc <tigetstr@plt+0x32e8>
   14854:	add	r9, sp, #60	; 0x3c
   14858:	mov	r1, #32
   1485c:	movw	r3, #26072	; 0x65d8
   14860:	str	r8, [sp, #4]
   14864:	movt	r3, #1
   14868:	str	r7, [sp, #8]
   1486c:	str	r3, [sp]
   14870:	mov	r0, r9
   14874:	mov	r3, r1
   14878:	mov	r2, #1
   1487c:	bl	113dc <__snprintf_chk@plt>
   14880:	mov	r0, r9
   14884:	bl	112ec <__strdup@plt>
   14888:	ldr	r2, [sp, #92]	; 0x5c
   1488c:	ldr	r3, [r6]
   14890:	cmp	r2, r3
   14894:	bne	148ac <tigetstr@plt+0x34b8>
   14898:	add	sp, sp, #100	; 0x64
   1489c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148a0:	movw	r3, #26048	; 0x65c0
   148a4:	movt	r3, #1
   148a8:	b	147e8 <tigetstr@plt+0x33f4>
   148ac:	bl	111a8 <__stack_chk_fail@plt>
   148b0:	cmp	r0, #0
   148b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   148b8:	mov	r8, r1
   148bc:	mov	sl, r2
   148c0:	mov	r9, r3
   148c4:	beq	14980 <tigetstr@plt+0x358c>
   148c8:	ldrb	r5, [r0]
   148cc:	cmp	r5, #0
   148d0:	beq	14980 <tigetstr@plt+0x358c>
   148d4:	cmp	r2, #0
   148d8:	cmpne	r1, #0
   148dc:	movne	ip, #0
   148e0:	moveq	ip, #1
   148e4:	beq	14980 <tigetstr@plt+0x358c>
   148e8:	cmp	r3, #0
   148ec:	movne	r4, r0
   148f0:	movne	r6, ip
   148f4:	bne	14908 <tigetstr@plt+0x3514>
   148f8:	b	14980 <tigetstr@plt+0x358c>
   148fc:	ldrb	r5, [r4, #1]!
   14900:	cmp	r5, #0
   14904:	beq	14978 <tigetstr@plt+0x3584>
   14908:	cmp	sl, r6
   1490c:	bls	14988 <tigetstr@plt+0x3594>
   14910:	cmp	ip, #0
   14914:	ldrsb	r7, [r4, #1]
   14918:	moveq	ip, r4
   1491c:	cmp	r5, #44	; 0x2c
   14920:	mov	r0, ip
   14924:	moveq	r5, r4
   14928:	movne	r5, #0
   1492c:	cmp	r7, #0
   14930:	addeq	r5, r4, #1
   14934:	cmp	r5, #0
   14938:	rsb	r1, ip, r5
   1493c:	beq	14970 <tigetstr@plt+0x357c>
   14940:	cmp	ip, r5
   14944:	bcs	14980 <tigetstr@plt+0x358c>
   14948:	blx	r9
   1494c:	mov	ip, #0
   14950:	add	r3, r6, #1
   14954:	cmn	r0, #1
   14958:	beq	14980 <tigetstr@plt+0x358c>
   1495c:	str	r0, [r8, r6, lsl #2]
   14960:	mov	r6, r3
   14964:	ldrsb	r2, [r5]
   14968:	cmp	r2, ip
   1496c:	beq	14990 <tigetstr@plt+0x359c>
   14970:	cmn	r4, #1
   14974:	bne	148fc <tigetstr@plt+0x3508>
   14978:	mov	r0, r6
   1497c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14980:	mvn	r0, #0
   14984:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14988:	mvn	r0, #1
   1498c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14990:	mov	r6, r3
   14994:	b	14978 <tigetstr@plt+0x3584>
   14998:	cmp	r0, #0
   1499c:	push	{r4, lr}
   149a0:	mov	r4, r3
   149a4:	beq	14a1c <tigetstr@plt+0x3628>
   149a8:	ldrb	ip, [r0]
   149ac:	cmp	ip, #0
   149b0:	beq	14a1c <tigetstr@plt+0x3628>
   149b4:	cmp	r3, #0
   149b8:	beq	14a1c <tigetstr@plt+0x3628>
   149bc:	ldr	r3, [r3]
   149c0:	cmp	r3, #0
   149c4:	blt	14a1c <tigetstr@plt+0x3628>
   149c8:	cmp	r3, r2
   149cc:	bhi	14a1c <tigetstr@plt+0x3628>
   149d0:	cmp	ip, #43	; 0x2b
   149d4:	lsleq	ip, r3, #2
   149d8:	addeq	r0, r0, #1
   149dc:	movne	ip, #0
   149e0:	strne	ip, [r4]
   149e4:	movne	r3, ip
   149e8:	add	r1, r1, ip
   149ec:	rsb	r2, r3, r2
   149f0:	ldr	r3, [sp, #8]
   149f4:	bl	148b0 <tigetstr@plt+0x34bc>
   149f8:	subs	r3, r0, #0
   149fc:	ble	14a14 <tigetstr@plt+0x3620>
   14a00:	ldr	r2, [r4]
   14a04:	mov	r0, r3
   14a08:	add	r3, r2, r3
   14a0c:	str	r3, [r4]
   14a10:	pop	{r4, pc}
   14a14:	mov	r0, r3
   14a18:	pop	{r4, pc}
   14a1c:	mvn	r0, #0
   14a20:	pop	{r4, pc}
   14a24:	cmp	r2, #0
   14a28:	cmpne	r0, #0
   14a2c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14a30:	mov	r4, r0
   14a34:	mov	r7, r2
   14a38:	movne	r3, #0
   14a3c:	moveq	r3, #1
   14a40:	mov	r9, r1
   14a44:	beq	14ae0 <tigetstr@plt+0x36ec>
   14a48:	cmp	r1, #0
   14a4c:	beq	14ae0 <tigetstr@plt+0x36ec>
   14a50:	mov	r6, r0
   14a54:	mov	r8, #1
   14a58:	ldrb	r5, [r6], #1
   14a5c:	cmp	r5, #0
   14a60:	beq	14ad0 <tigetstr@plt+0x36dc>
   14a64:	cmp	r5, #44	; 0x2c
   14a68:	ldrsb	r0, [r4, #1]
   14a6c:	moveq	r5, r4
   14a70:	movne	r5, #0
   14a74:	cmp	r3, #0
   14a78:	moveq	r3, r4
   14a7c:	cmp	r0, #0
   14a80:	mov	r0, r3
   14a84:	moveq	r5, r6
   14a88:	cmp	r5, #0
   14a8c:	rsb	r1, r3, r5
   14a90:	beq	14ac8 <tigetstr@plt+0x36d4>
   14a94:	cmp	r3, r5
   14a98:	bcs	14ad8 <tigetstr@plt+0x36e4>
   14a9c:	blx	r7
   14aa0:	mov	r3, #0
   14aa4:	cmp	r0, #0
   14aa8:	and	r2, r0, #7
   14aac:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   14ab0:	ldrb	r1, [r9, r0, asr #3]
   14ab4:	orr	r2, r1, r8, lsl r2
   14ab8:	strb	r2, [r9, r0, asr #3]
   14abc:	ldrsb	r2, [r5]
   14ac0:	cmp	r2, r3
   14ac4:	beq	14ad0 <tigetstr@plt+0x36dc>
   14ac8:	adds	r4, r4, #1
   14acc:	bne	14a58 <tigetstr@plt+0x3664>
   14ad0:	mov	r0, #0
   14ad4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14ad8:	mvn	r0, #0
   14adc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14ae0:	mvn	r0, #21
   14ae4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14ae8:	cmp	r2, #0
   14aec:	cmpne	r0, #0
   14af0:	push	{r4, r5, r6, r7, r8, lr}
   14af4:	movne	r3, #0
   14af8:	moveq	r3, #1
   14afc:	mov	r4, r0
   14b00:	mov	r8, r2
   14b04:	mov	r7, r1
   14b08:	beq	14b9c <tigetstr@plt+0x37a8>
   14b0c:	cmp	r1, #0
   14b10:	beq	14b9c <tigetstr@plt+0x37a8>
   14b14:	mov	r6, r0
   14b18:	ldrb	r5, [r6], #1
   14b1c:	cmp	r5, #0
   14b20:	beq	14b8c <tigetstr@plt+0x3798>
   14b24:	cmp	r5, #44	; 0x2c
   14b28:	ldrsb	r0, [r4, #1]
   14b2c:	moveq	r5, r4
   14b30:	movne	r5, #0
   14b34:	cmp	r3, #0
   14b38:	moveq	r3, r4
   14b3c:	cmp	r0, #0
   14b40:	mov	r0, r3
   14b44:	moveq	r5, r6
   14b48:	cmp	r5, #0
   14b4c:	rsb	r1, r3, r5
   14b50:	beq	14b84 <tigetstr@plt+0x3790>
   14b54:	cmp	r3, r5
   14b58:	bcs	14b94 <tigetstr@plt+0x37a0>
   14b5c:	blx	r8
   14b60:	mov	r3, #0
   14b64:	cmp	r0, #0
   14b68:	poplt	{r4, r5, r6, r7, r8, pc}
   14b6c:	ldr	r2, [r7]
   14b70:	orr	r0, r2, r0
   14b74:	str	r0, [r7]
   14b78:	ldrsb	r2, [r5]
   14b7c:	cmp	r2, r3
   14b80:	beq	14b8c <tigetstr@plt+0x3798>
   14b84:	adds	r4, r4, #1
   14b88:	bne	14b18 <tigetstr@plt+0x3724>
   14b8c:	mov	r0, #0
   14b90:	pop	{r4, r5, r6, r7, r8, pc}
   14b94:	mvn	r0, #0
   14b98:	pop	{r4, r5, r6, r7, r8, pc}
   14b9c:	mvn	r0, #21
   14ba0:	pop	{r4, r5, r6, r7, r8, pc}
   14ba4:	push	{r4, r5, r6, r7, r8, r9, lr}
   14ba8:	movw	r4, #29528	; 0x7358
   14bac:	movt	r4, #2
   14bb0:	mov	r9, r1
   14bb4:	sub	sp, sp, #12
   14bb8:	subs	r5, r0, #0
   14bbc:	ldr	r1, [r4]
   14bc0:	mov	r8, #0
   14bc4:	mov	r7, r2
   14bc8:	str	r8, [sp]
   14bcc:	str	r1, [sp, #4]
   14bd0:	beq	14c40 <tigetstr@plt+0x384c>
   14bd4:	str	r3, [r9]
   14bd8:	str	r3, [r2]
   14bdc:	bl	112b0 <__errno_location@plt>
   14be0:	str	r8, [r0]
   14be4:	mov	r6, r0
   14be8:	ldrsb	r3, [r5]
   14bec:	cmp	r3, #58	; 0x3a
   14bf0:	beq	14c5c <tigetstr@plt+0x3868>
   14bf4:	mov	r0, r5
   14bf8:	mov	r2, #10
   14bfc:	mov	r1, sp
   14c00:	bl	11124 <strtol@plt>
   14c04:	str	r0, [r9]
   14c08:	str	r0, [r7]
   14c0c:	ldr	r0, [r6]
   14c10:	cmp	r0, #0
   14c14:	bne	14d10 <tigetstr@plt+0x391c>
   14c18:	ldr	r3, [sp]
   14c1c:	cmp	r3, #0
   14c20:	beq	14d10 <tigetstr@plt+0x391c>
   14c24:	cmp	r5, r3
   14c28:	beq	14d10 <tigetstr@plt+0x391c>
   14c2c:	ldrsb	r2, [r3]
   14c30:	cmp	r2, #58	; 0x3a
   14c34:	beq	14ca8 <tigetstr@plt+0x38b4>
   14c38:	cmp	r2, #45	; 0x2d
   14c3c:	beq	14cb8 <tigetstr@plt+0x38c4>
   14c40:	mov	r0, #0
   14c44:	ldr	r2, [sp, #4]
   14c48:	ldr	r3, [r4]
   14c4c:	cmp	r2, r3
   14c50:	bne	14d18 <tigetstr@plt+0x3924>
   14c54:	add	sp, sp, #12
   14c58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14c5c:	add	r5, r5, #1
   14c60:	mov	r1, sp
   14c64:	mov	r2, #10
   14c68:	mov	r0, r5
   14c6c:	bl	11124 <strtol@plt>
   14c70:	str	r0, [r7]
   14c74:	ldr	r3, [r6]
   14c78:	cmp	r3, #0
   14c7c:	bne	14d10 <tigetstr@plt+0x391c>
   14c80:	ldr	r3, [sp]
   14c84:	cmp	r3, #0
   14c88:	beq	14d10 <tigetstr@plt+0x391c>
   14c8c:	ldrsb	r2, [r3]
   14c90:	cmp	r2, #0
   14c94:	bne	14d10 <tigetstr@plt+0x391c>
   14c98:	cmp	r5, r3
   14c9c:	movne	r0, #0
   14ca0:	mvneq	r0, #0
   14ca4:	b	14c44 <tigetstr@plt+0x3850>
   14ca8:	ldrsb	r2, [r3, #1]
   14cac:	cmp	r2, #0
   14cb0:	streq	r0, [r7]
   14cb4:	beq	14c44 <tigetstr@plt+0x3850>
   14cb8:	add	r5, r3, #1
   14cbc:	mov	ip, #0
   14cc0:	mov	r1, sp
   14cc4:	mov	r2, #10
   14cc8:	mov	r0, r5
   14ccc:	str	ip, [r6]
   14cd0:	str	ip, [sp]
   14cd4:	bl	11124 <strtol@plt>
   14cd8:	str	r0, [r7]
   14cdc:	ldr	r3, [r6]
   14ce0:	cmp	r3, #0
   14ce4:	bne	14d10 <tigetstr@plt+0x391c>
   14ce8:	ldr	r2, [sp]
   14cec:	cmp	r2, #0
   14cf0:	beq	14d10 <tigetstr@plt+0x391c>
   14cf4:	ldrsb	r3, [r2]
   14cf8:	cmp	r3, #0
   14cfc:	bne	14d10 <tigetstr@plt+0x391c>
   14d00:	cmp	r5, r2
   14d04:	movne	r0, #0
   14d08:	mvneq	r0, #0
   14d0c:	b	14c44 <tigetstr@plt+0x3850>
   14d10:	mvn	r0, #0
   14d14:	b	14c44 <tigetstr@plt+0x3850>
   14d18:	bl	111a8 <__stack_chk_fail@plt>
   14d1c:	rsbs	r2, r0, #1
   14d20:	push	{r4, r5, r6, lr}
   14d24:	movcc	r2, #0
   14d28:	rsbs	r3, r1, #1
   14d2c:	mov	r5, r0
   14d30:	mov	r4, r1
   14d34:	movcc	r3, #0
   14d38:	ands	ip, r2, r3
   14d3c:	bne	14da8 <tigetstr@plt+0x39b4>
   14d40:	orrs	r3, r2, r3
   14d44:	bne	14db0 <tigetstr@plt+0x39bc>
   14d48:	bl	1110c <strcmp@plt>
   14d4c:	cmp	r0, #0
   14d50:	beq	14da8 <tigetstr@plt+0x39b4>
   14d54:	mov	r0, r5
   14d58:	bl	1128c <strlen@plt>
   14d5c:	mov	r6, r0
   14d60:	mov	r0, r4
   14d64:	bl	1128c <strlen@plt>
   14d68:	cmp	r6, #0
   14d6c:	beq	14d80 <tigetstr@plt+0x398c>
   14d70:	sub	r3, r6, #1
   14d74:	ldrsb	r2, [r5, r3]
   14d78:	cmp	r2, #47	; 0x2f
   14d7c:	moveq	r6, r3
   14d80:	cmp	r0, #0
   14d84:	beq	14d98 <tigetstr@plt+0x39a4>
   14d88:	sub	r3, r0, #1
   14d8c:	ldrsb	r2, [r4, r3]
   14d90:	cmp	r2, #47	; 0x2f
   14d94:	moveq	r0, r3
   14d98:	cmp	r6, r0
   14d9c:	beq	14db8 <tigetstr@plt+0x39c4>
   14da0:	mov	r0, #0
   14da4:	pop	{r4, r5, r6, pc}
   14da8:	mov	r0, #1
   14dac:	pop	{r4, r5, r6, pc}
   14db0:	mov	r0, ip
   14db4:	pop	{r4, r5, r6, pc}
   14db8:	mov	r0, r5
   14dbc:	mov	r1, r4
   14dc0:	mov	r2, r6
   14dc4:	bl	113c4 <strncmp@plt>
   14dc8:	rsbs	r0, r0, #1
   14dcc:	movcc	r0, #0
   14dd0:	pop	{r4, r5, r6, pc}
   14dd4:	push	{r4, r5, r6, r7, lr}
   14dd8:	movw	r7, #29528	; 0x7358
   14ddc:	movt	r7, #2
   14de0:	sub	sp, sp, #20
   14de4:	cmp	r0, #0
   14de8:	cmpne	r1, #0
   14dec:	mov	r6, r1
   14df0:	ldr	r3, [r7]
   14df4:	str	r3, [sp, #12]
   14df8:	bne	14e40 <tigetstr@plt+0x3a4c>
   14dfc:	b	14eb8 <tigetstr@plt+0x3ac4>
   14e00:	cmp	r4, r3
   14e04:	bne	14eb8 <tigetstr@plt+0x3ac4>
   14e08:	mov	r0, r5
   14e0c:	mov	r1, r6
   14e10:	mov	r2, r4
   14e14:	bl	113c4 <strncmp@plt>
   14e18:	cmp	r0, #0
   14e1c:	bne	14eb8 <tigetstr@plt+0x3ac4>
   14e20:	adds	r6, r6, r4
   14e24:	moveq	r3, #0
   14e28:	movne	r3, #1
   14e2c:	adds	r0, r5, r4
   14e30:	moveq	r3, #0
   14e34:	andne	r3, r3, #1
   14e38:	cmp	r3, #0
   14e3c:	beq	14eb8 <tigetstr@plt+0x3ac4>
   14e40:	add	r1, sp, #4
   14e44:	bl	13a10 <tigetstr@plt+0x261c>
   14e48:	add	r1, sp, #8
   14e4c:	mov	r5, r0
   14e50:	mov	r0, r6
   14e54:	bl	13a10 <tigetstr@plt+0x261c>
   14e58:	ldr	r4, [sp, #4]
   14e5c:	ldr	r3, [sp, #8]
   14e60:	mov	r6, r0
   14e64:	adds	r0, r3, r4
   14e68:	beq	14e9c <tigetstr@plt+0x3aa8>
   14e6c:	cmp	r0, #1
   14e70:	bne	14e00 <tigetstr@plt+0x3a0c>
   14e74:	cmp	r5, #0
   14e78:	beq	14e88 <tigetstr@plt+0x3a94>
   14e7c:	ldrsb	r2, [r5]
   14e80:	cmp	r2, #47	; 0x2f
   14e84:	beq	14ea0 <tigetstr@plt+0x3aac>
   14e88:	cmp	r6, #0
   14e8c:	beq	14e00 <tigetstr@plt+0x3a0c>
   14e90:	ldrsb	r2, [r6]
   14e94:	cmp	r2, #47	; 0x2f
   14e98:	bne	14e00 <tigetstr@plt+0x3a0c>
   14e9c:	mov	r0, #1
   14ea0:	ldr	r2, [sp, #12]
   14ea4:	ldr	r3, [r7]
   14ea8:	cmp	r2, r3
   14eac:	bne	14ec0 <tigetstr@plt+0x3acc>
   14eb0:	add	sp, sp, #20
   14eb4:	pop	{r4, r5, r6, r7, pc}
   14eb8:	mov	r0, #0
   14ebc:	b	14ea0 <tigetstr@plt+0x3aac>
   14ec0:	bl	111a8 <__stack_chk_fail@plt>
   14ec4:	rsbs	r3, r0, #1
   14ec8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14ecc:	movcc	r3, #0
   14ed0:	rsbs	r4, r1, #1
   14ed4:	mov	r7, r1
   14ed8:	mov	r6, r2
   14edc:	mov	sl, r0
   14ee0:	movcc	r4, #0
   14ee4:	tst	r3, r4
   14ee8:	bne	14f4c <tigetstr@plt+0x3b58>
   14eec:	cmp	r3, #0
   14ef0:	bne	14f64 <tigetstr@plt+0x3b70>
   14ef4:	cmp	r4, #0
   14ef8:	bne	14f74 <tigetstr@plt+0x3b80>
   14efc:	bl	1128c <strlen@plt>
   14f00:	mvn	r3, r0
   14f04:	cmp	r6, r3
   14f08:	mov	r5, r0
   14f0c:	bhi	14f5c <tigetstr@plt+0x3b68>
   14f10:	add	r9, r0, r6
   14f14:	add	r0, r9, #1
   14f18:	bl	11220 <malloc@plt>
   14f1c:	subs	r8, r0, #0
   14f20:	beq	14f7c <tigetstr@plt+0x3b88>
   14f24:	mov	r1, sl
   14f28:	mov	r2, r5
   14f2c:	bl	11178 <memcpy@plt>
   14f30:	add	r0, r8, r5
   14f34:	mov	r1, r7
   14f38:	mov	r2, r6
   14f3c:	bl	11178 <memcpy@plt>
   14f40:	strb	r4, [r8, r9]
   14f44:	mov	r0, r8
   14f48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f4c:	mov	r0, #1
   14f50:	mov	r1, r0
   14f54:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f58:	b	110f4 <calloc@plt>
   14f5c:	mov	r0, r4
   14f60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f64:	mov	r0, r1
   14f68:	mov	r1, r2
   14f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f70:	b	111c0 <__strndup@plt>
   14f74:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f78:	b	112ec <__strdup@plt>
   14f7c:	mov	r0, r8
   14f80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f84:	push	{r3, r4, r5, lr}
   14f88:	subs	r4, r1, #0
   14f8c:	mov	r5, r0
   14f90:	beq	14fb0 <tigetstr@plt+0x3bbc>
   14f94:	mov	r0, r4
   14f98:	bl	1128c <strlen@plt>
   14f9c:	mov	r1, r4
   14fa0:	mov	r2, r0
   14fa4:	mov	r0, r5
   14fa8:	pop	{r3, r4, r5, lr}
   14fac:	b	14ec4 <tigetstr@plt+0x3ad0>
   14fb0:	mov	r2, r4
   14fb4:	mov	r0, r5
   14fb8:	mov	r1, r4
   14fbc:	pop	{r3, r4, r5, lr}
   14fc0:	b	14ec4 <tigetstr@plt+0x3ad0>
   14fc4:	push	{r1, r2, r3}
   14fc8:	mov	r1, #1
   14fcc:	push	{r4, r5, lr}
   14fd0:	movw	r4, #29528	; 0x7358
   14fd4:	movt	r4, #2
   14fd8:	sub	sp, sp, #16
   14fdc:	add	ip, sp, #32
   14fe0:	mov	r5, r0
   14fe4:	ldr	lr, [r4]
   14fe8:	add	r0, sp, #8
   14fec:	ldr	r2, [sp, #28]
   14ff0:	mov	r3, ip
   14ff4:	str	ip, [sp, #4]
   14ff8:	str	lr, [sp, #12]
   14ffc:	bl	112e0 <__vasprintf_chk@plt>
   15000:	subs	r2, r0, #0
   15004:	blt	15044 <tigetstr@plt+0x3c50>
   15008:	mov	r0, r5
   1500c:	ldr	r1, [sp, #8]
   15010:	bl	14ec4 <tigetstr@plt+0x3ad0>
   15014:	mov	r5, r0
   15018:	ldr	r0, [sp, #8]
   1501c:	bl	11148 <free@plt>
   15020:	mov	r0, r5
   15024:	ldr	r2, [sp, #12]
   15028:	ldr	r3, [r4]
   1502c:	cmp	r2, r3
   15030:	bne	1504c <tigetstr@plt+0x3c58>
   15034:	add	sp, sp, #16
   15038:	pop	{r4, r5, lr}
   1503c:	add	sp, sp, #12
   15040:	bx	lr
   15044:	mov	r0, #0
   15048:	b	15024 <tigetstr@plt+0x3c30>
   1504c:	bl	111a8 <__stack_chk_fail@plt>
   15050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15054:	movw	r4, #29528	; 0x7358
   15058:	ldr	r5, [r0]
   1505c:	movt	r4, #2
   15060:	sub	sp, sp, #12
   15064:	mov	r6, r0
   15068:	ldr	r7, [r4]
   1506c:	mov	r8, r1
   15070:	ldrsb	ip, [r5]
   15074:	mov	r9, r2
   15078:	mov	sl, r3
   1507c:	cmp	ip, #0
   15080:	str	r7, [sp, #4]
   15084:	moveq	r0, ip
   15088:	beq	15138 <tigetstr@plt+0x3d44>
   1508c:	mov	r0, r5
   15090:	mov	r1, r2
   15094:	bl	113e8 <strspn@plt>
   15098:	ldrb	r7, [r5, r0]
   1509c:	add	r5, r5, r0
   150a0:	cmp	r7, #0
   150a4:	beq	151b4 <tigetstr@plt+0x3dc0>
   150a8:	cmp	sl, #0
   150ac:	beq	15150 <tigetstr@plt+0x3d5c>
   150b0:	sxtb	sl, r7
   150b4:	movw	r0, #26080	; 0x65e0
   150b8:	movt	r0, #1
   150bc:	mov	r1, sl
   150c0:	bl	11298 <strchr@plt>
   150c4:	cmp	r0, #0
   150c8:	beq	15174 <tigetstr@plt+0x3d80>
   150cc:	add	fp, r5, #1
   150d0:	mov	r1, sp
   150d4:	mov	r3, #0
   150d8:	strb	r7, [sp]
   150dc:	mov	r0, fp
   150e0:	strb	r3, [sp, #1]
   150e4:	bl	13ab0 <tigetstr@plt+0x26bc>
   150e8:	add	r3, r5, r0
   150ec:	str	r0, [r8]
   150f0:	ldrb	r3, [r3, #1]
   150f4:	cmp	r3, #0
   150f8:	beq	151b4 <tigetstr@plt+0x3dc0>
   150fc:	sxtb	r3, r3
   15100:	cmp	sl, r3
   15104:	bne	151b4 <tigetstr@plt+0x3dc0>
   15108:	add	r0, r0, #2
   1510c:	add	r7, r5, r0
   15110:	ldrb	r1, [r5, r0]
   15114:	cmp	r1, #0
   15118:	beq	15130 <tigetstr@plt+0x3d3c>
   1511c:	mov	r0, r9
   15120:	sxtb	r1, r1
   15124:	bl	11298 <strchr@plt>
   15128:	cmp	r0, #0
   1512c:	beq	151b4 <tigetstr@plt+0x3dc0>
   15130:	mov	r0, fp
   15134:	str	r7, [r6]
   15138:	ldr	r2, [sp, #4]
   1513c:	ldr	r3, [r4]
   15140:	cmp	r2, r3
   15144:	bne	151c0 <tigetstr@plt+0x3dcc>
   15148:	add	sp, sp, #12
   1514c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15150:	mov	r0, r5
   15154:	mov	r1, r9
   15158:	bl	11130 <strcspn@plt>
   1515c:	mov	r3, r0
   15160:	mov	r0, r5
   15164:	add	r5, r5, r3
   15168:	str	r3, [r8]
   1516c:	str	r5, [r6]
   15170:	b	15138 <tigetstr@plt+0x3d44>
   15174:	mov	r1, r9
   15178:	mov	r0, r5
   1517c:	bl	13ab0 <tigetstr@plt+0x26bc>
   15180:	str	r0, [r8]
   15184:	add	r7, r5, r0
   15188:	ldrb	r1, [r5, r0]
   1518c:	cmp	r1, #0
   15190:	beq	151a8 <tigetstr@plt+0x3db4>
   15194:	mov	r0, r9
   15198:	sxtb	r1, r1
   1519c:	bl	11298 <strchr@plt>
   151a0:	cmp	r0, #0
   151a4:	beq	1516c <tigetstr@plt+0x3d78>
   151a8:	str	r7, [r6]
   151ac:	mov	r0, r5
   151b0:	b	15138 <tigetstr@plt+0x3d44>
   151b4:	str	r5, [r6]
   151b8:	mov	r0, #0
   151bc:	b	15138 <tigetstr@plt+0x3d44>
   151c0:	bl	111a8 <__stack_chk_fail@plt>
   151c4:	push	{r4, lr}
   151c8:	mov	r4, r0
   151cc:	b	151d8 <tigetstr@plt+0x3de4>
   151d0:	cmp	r0, #10
   151d4:	beq	151f0 <tigetstr@plt+0x3dfc>
   151d8:	mov	r0, r4
   151dc:	bl	11304 <fgetc@plt>
   151e0:	cmn	r0, #1
   151e4:	bne	151d0 <tigetstr@plt+0x3ddc>
   151e8:	mov	r0, #1
   151ec:	pop	{r4, pc}
   151f0:	mov	r0, #0
   151f4:	pop	{r4, pc}
   151f8:	cmp	r1, #0
   151fc:	beq	15408 <tigetstr@plt+0x4014>
   15200:	eor	ip, r0, r1
   15204:	rsbmi	r1, r1, #0
   15208:	subs	r2, r1, #1
   1520c:	beq	153d4 <tigetstr@plt+0x3fe0>
   15210:	movs	r3, r0
   15214:	rsbmi	r3, r0, #0
   15218:	cmp	r3, r1
   1521c:	bls	153e0 <tigetstr@plt+0x3fec>
   15220:	tst	r1, r2
   15224:	beq	153f0 <tigetstr@plt+0x3ffc>
   15228:	clz	r2, r3
   1522c:	clz	r0, r1
   15230:	sub	r2, r0, r2
   15234:	rsbs	r2, r2, #31
   15238:	addne	r2, r2, r2, lsl #1
   1523c:	mov	r0, #0
   15240:	addne	pc, pc, r2, lsl #2
   15244:	nop	{0}
   15248:	cmp	r3, r1, lsl #31
   1524c:	adc	r0, r0, r0
   15250:	subcs	r3, r3, r1, lsl #31
   15254:	cmp	r3, r1, lsl #30
   15258:	adc	r0, r0, r0
   1525c:	subcs	r3, r3, r1, lsl #30
   15260:	cmp	r3, r1, lsl #29
   15264:	adc	r0, r0, r0
   15268:	subcs	r3, r3, r1, lsl #29
   1526c:	cmp	r3, r1, lsl #28
   15270:	adc	r0, r0, r0
   15274:	subcs	r3, r3, r1, lsl #28
   15278:	cmp	r3, r1, lsl #27
   1527c:	adc	r0, r0, r0
   15280:	subcs	r3, r3, r1, lsl #27
   15284:	cmp	r3, r1, lsl #26
   15288:	adc	r0, r0, r0
   1528c:	subcs	r3, r3, r1, lsl #26
   15290:	cmp	r3, r1, lsl #25
   15294:	adc	r0, r0, r0
   15298:	subcs	r3, r3, r1, lsl #25
   1529c:	cmp	r3, r1, lsl #24
   152a0:	adc	r0, r0, r0
   152a4:	subcs	r3, r3, r1, lsl #24
   152a8:	cmp	r3, r1, lsl #23
   152ac:	adc	r0, r0, r0
   152b0:	subcs	r3, r3, r1, lsl #23
   152b4:	cmp	r3, r1, lsl #22
   152b8:	adc	r0, r0, r0
   152bc:	subcs	r3, r3, r1, lsl #22
   152c0:	cmp	r3, r1, lsl #21
   152c4:	adc	r0, r0, r0
   152c8:	subcs	r3, r3, r1, lsl #21
   152cc:	cmp	r3, r1, lsl #20
   152d0:	adc	r0, r0, r0
   152d4:	subcs	r3, r3, r1, lsl #20
   152d8:	cmp	r3, r1, lsl #19
   152dc:	adc	r0, r0, r0
   152e0:	subcs	r3, r3, r1, lsl #19
   152e4:	cmp	r3, r1, lsl #18
   152e8:	adc	r0, r0, r0
   152ec:	subcs	r3, r3, r1, lsl #18
   152f0:	cmp	r3, r1, lsl #17
   152f4:	adc	r0, r0, r0
   152f8:	subcs	r3, r3, r1, lsl #17
   152fc:	cmp	r3, r1, lsl #16
   15300:	adc	r0, r0, r0
   15304:	subcs	r3, r3, r1, lsl #16
   15308:	cmp	r3, r1, lsl #15
   1530c:	adc	r0, r0, r0
   15310:	subcs	r3, r3, r1, lsl #15
   15314:	cmp	r3, r1, lsl #14
   15318:	adc	r0, r0, r0
   1531c:	subcs	r3, r3, r1, lsl #14
   15320:	cmp	r3, r1, lsl #13
   15324:	adc	r0, r0, r0
   15328:	subcs	r3, r3, r1, lsl #13
   1532c:	cmp	r3, r1, lsl #12
   15330:	adc	r0, r0, r0
   15334:	subcs	r3, r3, r1, lsl #12
   15338:	cmp	r3, r1, lsl #11
   1533c:	adc	r0, r0, r0
   15340:	subcs	r3, r3, r1, lsl #11
   15344:	cmp	r3, r1, lsl #10
   15348:	adc	r0, r0, r0
   1534c:	subcs	r3, r3, r1, lsl #10
   15350:	cmp	r3, r1, lsl #9
   15354:	adc	r0, r0, r0
   15358:	subcs	r3, r3, r1, lsl #9
   1535c:	cmp	r3, r1, lsl #8
   15360:	adc	r0, r0, r0
   15364:	subcs	r3, r3, r1, lsl #8
   15368:	cmp	r3, r1, lsl #7
   1536c:	adc	r0, r0, r0
   15370:	subcs	r3, r3, r1, lsl #7
   15374:	cmp	r3, r1, lsl #6
   15378:	adc	r0, r0, r0
   1537c:	subcs	r3, r3, r1, lsl #6
   15380:	cmp	r3, r1, lsl #5
   15384:	adc	r0, r0, r0
   15388:	subcs	r3, r3, r1, lsl #5
   1538c:	cmp	r3, r1, lsl #4
   15390:	adc	r0, r0, r0
   15394:	subcs	r3, r3, r1, lsl #4
   15398:	cmp	r3, r1, lsl #3
   1539c:	adc	r0, r0, r0
   153a0:	subcs	r3, r3, r1, lsl #3
   153a4:	cmp	r3, r1, lsl #2
   153a8:	adc	r0, r0, r0
   153ac:	subcs	r3, r3, r1, lsl #2
   153b0:	cmp	r3, r1, lsl #1
   153b4:	adc	r0, r0, r0
   153b8:	subcs	r3, r3, r1, lsl #1
   153bc:	cmp	r3, r1
   153c0:	adc	r0, r0, r0
   153c4:	subcs	r3, r3, r1
   153c8:	cmp	ip, #0
   153cc:	rsbmi	r0, r0, #0
   153d0:	bx	lr
   153d4:	teq	ip, r0
   153d8:	rsbmi	r0, r0, #0
   153dc:	bx	lr
   153e0:	movcc	r0, #0
   153e4:	asreq	r0, ip, #31
   153e8:	orreq	r0, r0, #1
   153ec:	bx	lr
   153f0:	clz	r2, r1
   153f4:	rsb	r2, r2, #31
   153f8:	cmp	ip, #0
   153fc:	lsr	r0, r3, r2
   15400:	rsbmi	r0, r0, #0
   15404:	bx	lr
   15408:	cmp	r0, #0
   1540c:	mvngt	r0, #-2147483648	; 0x80000000
   15410:	movlt	r0, #-2147483648	; 0x80000000
   15414:	b	15474 <tigetstr@plt+0x4080>
   15418:	cmp	r1, #0
   1541c:	beq	15408 <tigetstr@plt+0x4014>
   15420:	push	{r0, r1, lr}
   15424:	bl	15200 <tigetstr@plt+0x3e0c>
   15428:	pop	{r1, r2, lr}
   1542c:	mul	r3, r2, r0
   15430:	sub	r1, r1, r3
   15434:	bx	lr
   15438:	cmp	r3, #0
   1543c:	cmpeq	r2, #0
   15440:	bne	15458 <tigetstr@plt+0x4064>
   15444:	cmp	r1, #0
   15448:	cmpeq	r0, #0
   1544c:	mvnne	r1, #0
   15450:	mvnne	r0, #0
   15454:	b	15474 <tigetstr@plt+0x4080>
   15458:	sub	sp, sp, #8
   1545c:	push	{sp, lr}
   15460:	bl	154c0 <tigetstr@plt+0x40cc>
   15464:	ldr	lr, [sp, #4]
   15468:	add	sp, sp, #8
   1546c:	pop	{r2, r3}
   15470:	bx	lr
   15474:	push	{r1, lr}
   15478:	mov	r0, #8
   1547c:	bl	11100 <raise@plt>
   15480:	pop	{r1, pc}
   15484:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15488:	mov	r8, r2
   1548c:	mov	r6, r0
   15490:	mov	r7, r1
   15494:	mov	sl, r3
   15498:	ldr	r9, [sp, #32]
   1549c:	bl	154fc <tigetstr@plt+0x4108>
   154a0:	umull	r4, r5, r8, r0
   154a4:	mul	r8, r8, r1
   154a8:	mla	r2, r0, sl, r8
   154ac:	add	r5, r2, r5
   154b0:	subs	r4, r6, r4
   154b4:	sbc	r5, r7, r5
   154b8:	strd	r4, [r9]
   154bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   154c0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   154c4:	mov	r8, r2
   154c8:	mov	r6, r0
   154cc:	mov	r7, r1
   154d0:	mov	r5, r3
   154d4:	ldr	r9, [sp, #32]
   154d8:	bl	15988 <tigetstr@plt+0x4594>
   154dc:	mul	r3, r0, r5
   154e0:	umull	r4, r5, r0, r8
   154e4:	mla	r8, r8, r1, r3
   154e8:	add	r5, r8, r5
   154ec:	subs	r4, r6, r4
   154f0:	sbc	r5, r7, r5
   154f4:	strd	r4, [r9]
   154f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   154fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15500:	rsbs	r4, r0, #0
   15504:	rsc	r5, r1, #0
   15508:	cmp	r1, #0
   1550c:	mvn	r6, #0
   15510:	sub	sp, sp, #12
   15514:	movge	r4, r0
   15518:	movge	r5, r1
   1551c:	movge	r6, #0
   15520:	cmp	r3, #0
   15524:	blt	1575c <tigetstr@plt+0x4368>
   15528:	cmp	r3, #0
   1552c:	mov	sl, r4
   15530:	mov	ip, r5
   15534:	mov	r0, r2
   15538:	mov	r1, r3
   1553c:	mov	r8, r2
   15540:	mov	r7, r4
   15544:	mov	r9, r5
   15548:	bne	15640 <tigetstr@plt+0x424c>
   1554c:	cmp	r2, r5
   15550:	bls	1567c <tigetstr@plt+0x4288>
   15554:	clz	r3, r2
   15558:	cmp	r3, #0
   1555c:	rsbne	r2, r3, #32
   15560:	lslne	r8, r0, r3
   15564:	lsrne	r2, r4, r2
   15568:	lslne	r7, r4, r3
   1556c:	orrne	r9, r2, r5, lsl r3
   15570:	lsr	r4, r8, #16
   15574:	uxth	sl, r8
   15578:	mov	r1, r4
   1557c:	mov	r0, r9
   15580:	bl	15db8 <tigetstr@plt+0x49c4>
   15584:	mov	r1, r4
   15588:	mov	fp, r0
   1558c:	mov	r0, r9
   15590:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15594:	mul	r0, sl, fp
   15598:	lsr	r2, r7, #16
   1559c:	orr	r1, r2, r1, lsl #16
   155a0:	cmp	r0, r1
   155a4:	bls	155c8 <tigetstr@plt+0x41d4>
   155a8:	adds	r1, r1, r8
   155ac:	sub	r3, fp, #1
   155b0:	bcs	155c4 <tigetstr@plt+0x41d0>
   155b4:	cmp	r0, r1
   155b8:	subhi	fp, fp, #2
   155bc:	addhi	r1, r1, r8
   155c0:	bhi	155c8 <tigetstr@plt+0x41d4>
   155c4:	mov	fp, r3
   155c8:	rsb	r9, r0, r1
   155cc:	mov	r1, r4
   155d0:	uxth	r7, r7
   155d4:	mov	r0, r9
   155d8:	bl	15db8 <tigetstr@plt+0x49c4>
   155dc:	mov	r1, r4
   155e0:	mov	r5, r0
   155e4:	mov	r0, r9
   155e8:	bl	15fa4 <tigetstr@plt+0x4bb0>
   155ec:	mul	sl, sl, r5
   155f0:	orr	r1, r7, r1, lsl #16
   155f4:	cmp	sl, r1
   155f8:	bls	15618 <tigetstr@plt+0x4224>
   155fc:	adds	r8, r1, r8
   15600:	sub	r3, r5, #1
   15604:	bcs	15614 <tigetstr@plt+0x4220>
   15608:	cmp	sl, r8
   1560c:	subhi	r5, r5, #2
   15610:	bhi	15618 <tigetstr@plt+0x4224>
   15614:	mov	r5, r3
   15618:	orr	r3, r5, fp, lsl #16
   1561c:	mov	r4, #0
   15620:	cmp	r6, #0
   15624:	mov	r0, r3
   15628:	mov	r1, r4
   1562c:	beq	15638 <tigetstr@plt+0x4244>
   15630:	rsbs	r0, r0, #0
   15634:	rsc	r1, r1, #0
   15638:	add	sp, sp, #12
   1563c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15640:	cmp	r3, r5
   15644:	movhi	r4, #0
   15648:	movhi	r3, r4
   1564c:	bhi	15620 <tigetstr@plt+0x422c>
   15650:	clz	r5, r1
   15654:	cmp	r5, #0
   15658:	bne	15848 <tigetstr@plt+0x4454>
   1565c:	cmp	r1, ip
   15660:	cmpcs	r2, sl
   15664:	movhi	r4, #0
   15668:	movls	r4, #1
   1566c:	movls	r3, #1
   15670:	movls	r4, r5
   15674:	movhi	r3, r4
   15678:	b	15620 <tigetstr@plt+0x422c>
   1567c:	cmp	r2, #0
   15680:	bne	15694 <tigetstr@plt+0x42a0>
   15684:	mov	r1, r2
   15688:	mov	r0, #1
   1568c:	bl	15db8 <tigetstr@plt+0x49c4>
   15690:	mov	r8, r0
   15694:	clz	r3, r8
   15698:	cmp	r3, #0
   1569c:	bne	1576c <tigetstr@plt+0x4378>
   156a0:	rsb	r9, r8, r9
   156a4:	lsr	r5, r8, #16
   156a8:	uxth	sl, r8
   156ac:	mov	r4, #1
   156b0:	mov	r1, r5
   156b4:	mov	r0, r9
   156b8:	bl	15db8 <tigetstr@plt+0x49c4>
   156bc:	mov	r1, r5
   156c0:	mov	fp, r0
   156c4:	mov	r0, r9
   156c8:	bl	15fa4 <tigetstr@plt+0x4bb0>
   156cc:	mul	r0, sl, fp
   156d0:	lsr	r2, r7, #16
   156d4:	orr	r1, r2, r1, lsl #16
   156d8:	cmp	r0, r1
   156dc:	bls	156fc <tigetstr@plt+0x4308>
   156e0:	adds	r1, r1, r8
   156e4:	sub	r3, fp, #1
   156e8:	bcs	15968 <tigetstr@plt+0x4574>
   156ec:	cmp	r0, r1
   156f0:	subhi	fp, fp, #2
   156f4:	addhi	r1, r1, r8
   156f8:	bls	15968 <tigetstr@plt+0x4574>
   156fc:	rsb	r2, r0, r1
   15700:	mov	r1, r5
   15704:	str	r2, [sp]
   15708:	uxth	r7, r7
   1570c:	mov	r0, r2
   15710:	bl	15db8 <tigetstr@plt+0x49c4>
   15714:	ldr	r2, [sp]
   15718:	mov	r1, r5
   1571c:	mov	r9, r0
   15720:	mov	r0, r2
   15724:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15728:	mul	sl, sl, r9
   1572c:	orr	r1, r7, r1, lsl #16
   15730:	cmp	sl, r1
   15734:	bls	15754 <tigetstr@plt+0x4360>
   15738:	adds	r8, r1, r8
   1573c:	sub	r3, r9, #1
   15740:	bcs	15750 <tigetstr@plt+0x435c>
   15744:	cmp	sl, r8
   15748:	subhi	r9, r9, #2
   1574c:	bhi	15754 <tigetstr@plt+0x4360>
   15750:	mov	r9, r3
   15754:	orr	r3, r9, fp, lsl #16
   15758:	b	15620 <tigetstr@plt+0x422c>
   1575c:	mvn	r6, r6
   15760:	rsbs	r2, r2, #0
   15764:	rsc	r3, r3, #0
   15768:	b	15528 <tigetstr@plt+0x4134>
   1576c:	lsl	r8, r8, r3
   15770:	rsb	fp, r3, #32
   15774:	lsr	r4, r9, fp
   15778:	lsr	fp, r7, fp
   1577c:	lsr	r5, r8, #16
   15780:	orr	fp, fp, r9, lsl r3
   15784:	mov	r0, r4
   15788:	lsl	r7, r7, r3
   1578c:	mov	r1, r5
   15790:	uxth	sl, r8
   15794:	bl	15db8 <tigetstr@plt+0x49c4>
   15798:	mov	r1, r5
   1579c:	mov	r3, r0
   157a0:	mov	r0, r4
   157a4:	str	r3, [sp]
   157a8:	bl	15fa4 <tigetstr@plt+0x4bb0>
   157ac:	ldr	r3, [sp]
   157b0:	lsr	r2, fp, #16
   157b4:	mul	r0, sl, r3
   157b8:	orr	r1, r2, r1, lsl #16
   157bc:	cmp	r0, r1
   157c0:	bls	157e0 <tigetstr@plt+0x43ec>
   157c4:	adds	r1, r1, r8
   157c8:	sub	r2, r3, #1
   157cc:	bcs	15980 <tigetstr@plt+0x458c>
   157d0:	cmp	r0, r1
   157d4:	subhi	r3, r3, #2
   157d8:	addhi	r1, r1, r8
   157dc:	bls	15980 <tigetstr@plt+0x458c>
   157e0:	rsb	r9, r0, r1
   157e4:	mov	r1, r5
   157e8:	str	r3, [sp]
   157ec:	uxth	fp, fp
   157f0:	mov	r0, r9
   157f4:	bl	15db8 <tigetstr@plt+0x49c4>
   157f8:	mov	r1, r5
   157fc:	mov	r4, r0
   15800:	mov	r0, r9
   15804:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15808:	mul	r9, sl, r4
   1580c:	ldr	r3, [sp]
   15810:	orr	r1, fp, r1, lsl #16
   15814:	cmp	r9, r1
   15818:	bls	1583c <tigetstr@plt+0x4448>
   1581c:	adds	r1, r1, r8
   15820:	sub	r2, r4, #1
   15824:	bcs	15838 <tigetstr@plt+0x4444>
   15828:	cmp	r9, r1
   1582c:	subhi	r4, r4, #2
   15830:	addhi	r1, r1, r8
   15834:	bhi	1583c <tigetstr@plt+0x4448>
   15838:	mov	r4, r2
   1583c:	rsb	r9, r9, r1
   15840:	orr	r4, r4, r3, lsl #16
   15844:	b	156b0 <tigetstr@plt+0x42bc>
   15848:	rsb	sl, r5, #32
   1584c:	lsl	r3, r2, r5
   15850:	lsr	r0, r2, sl
   15854:	lsr	r2, ip, sl
   15858:	orr	r4, r0, r1, lsl r5
   1585c:	lsr	sl, r7, sl
   15860:	mov	r0, r2
   15864:	orr	sl, sl, ip, lsl r5
   15868:	lsr	r9, r4, #16
   1586c:	str	r3, [sp, #4]
   15870:	str	r2, [sp]
   15874:	uxth	fp, r4
   15878:	mov	r1, r9
   1587c:	bl	15db8 <tigetstr@plt+0x49c4>
   15880:	ldr	r2, [sp]
   15884:	mov	r1, r9
   15888:	mov	r8, r0
   1588c:	mov	r0, r2
   15890:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15894:	mul	r0, fp, r8
   15898:	lsr	r2, sl, #16
   1589c:	orr	r1, r2, r1, lsl #16
   158a0:	cmp	r0, r1
   158a4:	bls	158c4 <tigetstr@plt+0x44d0>
   158a8:	adds	r1, r1, r4
   158ac:	sub	r2, r8, #1
   158b0:	bcs	15978 <tigetstr@plt+0x4584>
   158b4:	cmp	r0, r1
   158b8:	subhi	r8, r8, #2
   158bc:	addhi	r1, r1, r4
   158c0:	bls	15978 <tigetstr@plt+0x4584>
   158c4:	rsb	ip, r0, r1
   158c8:	mov	r1, r9
   158cc:	str	ip, [sp]
   158d0:	mov	r0, ip
   158d4:	bl	15db8 <tigetstr@plt+0x49c4>
   158d8:	ldr	ip, [sp]
   158dc:	mov	r1, r9
   158e0:	mov	r2, r0
   158e4:	mov	r0, ip
   158e8:	str	r2, [sp]
   158ec:	bl	15fa4 <tigetstr@plt+0x4bb0>
   158f0:	ldr	r2, [sp]
   158f4:	uxth	ip, sl
   158f8:	mul	fp, fp, r2
   158fc:	orr	ip, ip, r1, lsl #16
   15900:	cmp	fp, ip
   15904:	bls	15924 <tigetstr@plt+0x4530>
   15908:	adds	ip, ip, r4
   1590c:	sub	r1, r2, #1
   15910:	bcs	15970 <tigetstr@plt+0x457c>
   15914:	cmp	fp, ip
   15918:	subhi	r2, r2, #2
   1591c:	addhi	ip, ip, r4
   15920:	bls	15970 <tigetstr@plt+0x457c>
   15924:	ldr	r0, [sp, #4]
   15928:	orr	r1, r2, r8, lsl #16
   1592c:	rsb	fp, fp, ip
   15930:	umull	r2, r3, r1, r0
   15934:	cmp	fp, r3
   15938:	bcc	1595c <tigetstr@plt+0x4568>
   1593c:	movne	r4, #0
   15940:	moveq	r4, #1
   15944:	cmp	r2, r7, lsl r5
   15948:	movls	r4, #0
   1594c:	andhi	r4, r4, #1
   15950:	cmp	r4, #0
   15954:	moveq	r3, r1
   15958:	beq	15620 <tigetstr@plt+0x422c>
   1595c:	sub	r3, r1, #1
   15960:	mov	r4, #0
   15964:	b	15620 <tigetstr@plt+0x422c>
   15968:	mov	fp, r3
   1596c:	b	156fc <tigetstr@plt+0x4308>
   15970:	mov	r2, r1
   15974:	b	15924 <tigetstr@plt+0x4530>
   15978:	mov	r8, r2
   1597c:	b	158c4 <tigetstr@plt+0x44d0>
   15980:	mov	r3, r2
   15984:	b	157e0 <tigetstr@plt+0x43ec>
   15988:	cmp	r3, #0
   1598c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15990:	mov	r6, r0
   15994:	sub	sp, sp, #12
   15998:	mov	r5, r1
   1599c:	mov	r7, r0
   159a0:	mov	r4, r2
   159a4:	mov	r8, r1
   159a8:	bne	15a88 <tigetstr@plt+0x4694>
   159ac:	cmp	r2, r1
   159b0:	bls	15ac4 <tigetstr@plt+0x46d0>
   159b4:	clz	r3, r2
   159b8:	cmp	r3, #0
   159bc:	rsbne	r8, r3, #32
   159c0:	lslne	r4, r2, r3
   159c4:	lsrne	r8, r0, r8
   159c8:	lslne	r7, r0, r3
   159cc:	orrne	r8, r8, r1, lsl r3
   159d0:	lsr	r5, r4, #16
   159d4:	uxth	sl, r4
   159d8:	mov	r1, r5
   159dc:	mov	r0, r8
   159e0:	bl	15db8 <tigetstr@plt+0x49c4>
   159e4:	mov	r1, r5
   159e8:	mov	r9, r0
   159ec:	mov	r0, r8
   159f0:	bl	15fa4 <tigetstr@plt+0x4bb0>
   159f4:	mul	r0, sl, r9
   159f8:	lsr	r3, r7, #16
   159fc:	orr	r1, r3, r1, lsl #16
   15a00:	cmp	r0, r1
   15a04:	bls	15a28 <tigetstr@plt+0x4634>
   15a08:	adds	r1, r1, r4
   15a0c:	sub	r2, r9, #1
   15a10:	bcs	15a24 <tigetstr@plt+0x4630>
   15a14:	cmp	r0, r1
   15a18:	subhi	r9, r9, #2
   15a1c:	addhi	r1, r1, r4
   15a20:	bhi	15a28 <tigetstr@plt+0x4634>
   15a24:	mov	r9, r2
   15a28:	rsb	r8, r0, r1
   15a2c:	mov	r1, r5
   15a30:	uxth	r7, r7
   15a34:	mov	r0, r8
   15a38:	bl	15db8 <tigetstr@plt+0x49c4>
   15a3c:	mov	r1, r5
   15a40:	mov	r6, r0
   15a44:	mov	r0, r8
   15a48:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15a4c:	mul	sl, sl, r6
   15a50:	orr	r1, r7, r1, lsl #16
   15a54:	cmp	sl, r1
   15a58:	bls	15a74 <tigetstr@plt+0x4680>
   15a5c:	adds	r4, r1, r4
   15a60:	sub	r3, r6, #1
   15a64:	bcs	15d70 <tigetstr@plt+0x497c>
   15a68:	cmp	sl, r4
   15a6c:	subhi	r6, r6, #2
   15a70:	bls	15d70 <tigetstr@plt+0x497c>
   15a74:	orr	r0, r6, r9, lsl #16
   15a78:	mov	r6, #0
   15a7c:	mov	r1, r6
   15a80:	add	sp, sp, #12
   15a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a88:	cmp	r3, r1
   15a8c:	movhi	r6, #0
   15a90:	movhi	r0, r6
   15a94:	bhi	15a7c <tigetstr@plt+0x4688>
   15a98:	clz	r7, r3
   15a9c:	cmp	r7, #0
   15aa0:	bne	15ba0 <tigetstr@plt+0x47ac>
   15aa4:	cmp	r3, r1
   15aa8:	cmpcs	r2, r6
   15aac:	movhi	r6, #0
   15ab0:	movls	r6, #1
   15ab4:	movls	r0, #1
   15ab8:	movls	r6, r7
   15abc:	movhi	r0, r6
   15ac0:	b	15a7c <tigetstr@plt+0x4688>
   15ac4:	cmp	r2, #0
   15ac8:	bne	15adc <tigetstr@plt+0x46e8>
   15acc:	mov	r1, r2
   15ad0:	mov	r0, #1
   15ad4:	bl	15db8 <tigetstr@plt+0x49c4>
   15ad8:	mov	r4, r0
   15adc:	clz	r3, r4
   15ae0:	cmp	r3, #0
   15ae4:	bne	15c9c <tigetstr@plt+0x48a8>
   15ae8:	rsb	r5, r4, r5
   15aec:	lsr	r8, r4, #16
   15af0:	uxth	sl, r4
   15af4:	mov	r6, #1
   15af8:	mov	r1, r8
   15afc:	mov	r0, r5
   15b00:	bl	15db8 <tigetstr@plt+0x49c4>
   15b04:	mov	r1, r8
   15b08:	mov	r9, r0
   15b0c:	mov	r0, r5
   15b10:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15b14:	mul	r0, sl, r9
   15b18:	lsr	r3, r7, #16
   15b1c:	orr	r1, r3, r1, lsl #16
   15b20:	cmp	r0, r1
   15b24:	bls	15b44 <tigetstr@plt+0x4750>
   15b28:	adds	r1, r1, r4
   15b2c:	sub	r2, r9, #1
   15b30:	bcs	15d78 <tigetstr@plt+0x4984>
   15b34:	cmp	r0, r1
   15b38:	subhi	r9, r9, #2
   15b3c:	addhi	r1, r1, r4
   15b40:	bls	15d78 <tigetstr@plt+0x4984>
   15b44:	rsb	fp, r0, r1
   15b48:	mov	r1, r8
   15b4c:	uxth	r7, r7
   15b50:	mov	r0, fp
   15b54:	bl	15db8 <tigetstr@plt+0x49c4>
   15b58:	mov	r1, r8
   15b5c:	mov	r5, r0
   15b60:	mov	r0, fp
   15b64:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15b68:	mul	sl, sl, r5
   15b6c:	orr	r1, r7, r1, lsl #16
   15b70:	cmp	sl, r1
   15b74:	bls	15b90 <tigetstr@plt+0x479c>
   15b78:	adds	r4, r1, r4
   15b7c:	sub	r3, r5, #1
   15b80:	bcs	15d80 <tigetstr@plt+0x498c>
   15b84:	cmp	sl, r4
   15b88:	subhi	r5, r5, #2
   15b8c:	bls	15d80 <tigetstr@plt+0x498c>
   15b90:	orr	r0, r5, r9, lsl #16
   15b94:	mov	r1, r6
   15b98:	add	sp, sp, #12
   15b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ba0:	rsb	r1, r7, #32
   15ba4:	lsl	r0, r2, r7
   15ba8:	lsr	r2, r2, r1
   15bac:	lsr	fp, r5, r1
   15bb0:	orr	r8, r2, r3, lsl r7
   15bb4:	lsr	r1, r6, r1
   15bb8:	str	r0, [sp, #4]
   15bbc:	orr	r5, r1, r5, lsl r7
   15bc0:	lsr	r9, r8, #16
   15bc4:	mov	r0, fp
   15bc8:	uxth	sl, r8
   15bcc:	mov	r1, r9
   15bd0:	bl	15db8 <tigetstr@plt+0x49c4>
   15bd4:	mov	r1, r9
   15bd8:	mov	r4, r0
   15bdc:	mov	r0, fp
   15be0:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15be4:	mul	r0, sl, r4
   15be8:	lsr	ip, r5, #16
   15bec:	orr	r1, ip, r1, lsl #16
   15bf0:	cmp	r0, r1
   15bf4:	bls	15c08 <tigetstr@plt+0x4814>
   15bf8:	adds	r1, r1, r8
   15bfc:	sub	r2, r4, #1
   15c00:	bcc	15d9c <tigetstr@plt+0x49a8>
   15c04:	mov	r4, r2
   15c08:	rsb	ip, r0, r1
   15c0c:	mov	r1, r9
   15c10:	str	ip, [sp]
   15c14:	uxth	r5, r5
   15c18:	mov	r0, ip
   15c1c:	bl	15db8 <tigetstr@plt+0x49c4>
   15c20:	ldr	ip, [sp]
   15c24:	mov	r1, r9
   15c28:	mov	fp, r0
   15c2c:	mov	r0, ip
   15c30:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15c34:	mul	sl, sl, fp
   15c38:	orr	r1, r5, r1, lsl #16
   15c3c:	cmp	sl, r1
   15c40:	bls	15c54 <tigetstr@plt+0x4860>
   15c44:	adds	r1, r1, r8
   15c48:	sub	r2, fp, #1
   15c4c:	bcc	15d88 <tigetstr@plt+0x4994>
   15c50:	mov	fp, r2
   15c54:	ldr	r3, [sp, #4]
   15c58:	orr	r0, fp, r4, lsl #16
   15c5c:	rsb	sl, sl, r1
   15c60:	umull	r4, r5, r0, r3
   15c64:	cmp	sl, r5
   15c68:	bcc	15c88 <tigetstr@plt+0x4894>
   15c6c:	movne	r3, #0
   15c70:	moveq	r3, #1
   15c74:	cmp	r4, r6, lsl r7
   15c78:	movls	r6, #0
   15c7c:	andhi	r6, r3, #1
   15c80:	cmp	r6, #0
   15c84:	beq	15a7c <tigetstr@plt+0x4688>
   15c88:	mov	r6, #0
   15c8c:	sub	r0, r0, #1
   15c90:	mov	r1, r6
   15c94:	add	sp, sp, #12
   15c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c9c:	lsl	r4, r4, r3
   15ca0:	rsb	r9, r3, #32
   15ca4:	lsr	r2, r5, r9
   15ca8:	lsr	r9, r6, r9
   15cac:	lsr	r8, r4, #16
   15cb0:	orr	r9, r9, r5, lsl r3
   15cb4:	mov	r0, r2
   15cb8:	lsl	r7, r6, r3
   15cbc:	mov	r1, r8
   15cc0:	str	r2, [sp]
   15cc4:	bl	15db8 <tigetstr@plt+0x49c4>
   15cc8:	ldr	r2, [sp]
   15ccc:	mov	r1, r8
   15cd0:	uxth	sl, r4
   15cd4:	mov	fp, r0
   15cd8:	mov	r0, r2
   15cdc:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15ce0:	mul	r0, sl, fp
   15ce4:	lsr	r3, r9, #16
   15ce8:	orr	r1, r3, r1, lsl #16
   15cec:	cmp	r0, r1
   15cf0:	bls	15d10 <tigetstr@plt+0x491c>
   15cf4:	adds	r1, r1, r4
   15cf8:	sub	r3, fp, #1
   15cfc:	bcs	15db0 <tigetstr@plt+0x49bc>
   15d00:	cmp	r0, r1
   15d04:	subhi	fp, fp, #2
   15d08:	addhi	r1, r1, r4
   15d0c:	bls	15db0 <tigetstr@plt+0x49bc>
   15d10:	rsb	r5, r0, r1
   15d14:	mov	r1, r8
   15d18:	uxth	r9, r9
   15d1c:	mov	r0, r5
   15d20:	bl	15db8 <tigetstr@plt+0x49c4>
   15d24:	mov	r1, r8
   15d28:	mov	r6, r0
   15d2c:	mov	r0, r5
   15d30:	bl	15fa4 <tigetstr@plt+0x4bb0>
   15d34:	mul	r5, sl, r6
   15d38:	orr	r1, r9, r1, lsl #16
   15d3c:	cmp	r5, r1
   15d40:	bls	15d64 <tigetstr@plt+0x4970>
   15d44:	adds	r1, r1, r4
   15d48:	sub	r3, r6, #1
   15d4c:	bcs	15d60 <tigetstr@plt+0x496c>
   15d50:	cmp	r5, r1
   15d54:	subhi	r6, r6, #2
   15d58:	addhi	r1, r1, r4
   15d5c:	bhi	15d64 <tigetstr@plt+0x4970>
   15d60:	mov	r6, r3
   15d64:	rsb	r5, r5, r1
   15d68:	orr	r6, r6, fp, lsl #16
   15d6c:	b	15af8 <tigetstr@plt+0x4704>
   15d70:	mov	r6, r3
   15d74:	b	15a74 <tigetstr@plt+0x4680>
   15d78:	mov	r9, r2
   15d7c:	b	15b44 <tigetstr@plt+0x4750>
   15d80:	mov	r5, r3
   15d84:	b	15b90 <tigetstr@plt+0x479c>
   15d88:	cmp	sl, r1
   15d8c:	subhi	fp, fp, #2
   15d90:	addhi	r1, r1, r8
   15d94:	bhi	15c54 <tigetstr@plt+0x4860>
   15d98:	b	15c50 <tigetstr@plt+0x485c>
   15d9c:	cmp	r0, r1
   15da0:	subhi	r4, r4, #2
   15da4:	addhi	r1, r1, r8
   15da8:	bhi	15c08 <tigetstr@plt+0x4814>
   15dac:	b	15c04 <tigetstr@plt+0x4810>
   15db0:	mov	fp, r3
   15db4:	b	15d10 <tigetstr@plt+0x491c>
   15db8:	subs	r2, r1, #1
   15dbc:	bxeq	lr
   15dc0:	bcc	15f98 <tigetstr@plt+0x4ba4>
   15dc4:	cmp	r0, r1
   15dc8:	bls	15f7c <tigetstr@plt+0x4b88>
   15dcc:	tst	r1, r2
   15dd0:	beq	15f88 <tigetstr@plt+0x4b94>
   15dd4:	clz	r3, r0
   15dd8:	clz	r2, r1
   15ddc:	sub	r3, r2, r3
   15de0:	rsbs	r3, r3, #31
   15de4:	addne	r3, r3, r3, lsl #1
   15de8:	mov	r2, #0
   15dec:	addne	pc, pc, r3, lsl #2
   15df0:	nop	{0}
   15df4:	cmp	r0, r1, lsl #31
   15df8:	adc	r2, r2, r2
   15dfc:	subcs	r0, r0, r1, lsl #31
   15e00:	cmp	r0, r1, lsl #30
   15e04:	adc	r2, r2, r2
   15e08:	subcs	r0, r0, r1, lsl #30
   15e0c:	cmp	r0, r1, lsl #29
   15e10:	adc	r2, r2, r2
   15e14:	subcs	r0, r0, r1, lsl #29
   15e18:	cmp	r0, r1, lsl #28
   15e1c:	adc	r2, r2, r2
   15e20:	subcs	r0, r0, r1, lsl #28
   15e24:	cmp	r0, r1, lsl #27
   15e28:	adc	r2, r2, r2
   15e2c:	subcs	r0, r0, r1, lsl #27
   15e30:	cmp	r0, r1, lsl #26
   15e34:	adc	r2, r2, r2
   15e38:	subcs	r0, r0, r1, lsl #26
   15e3c:	cmp	r0, r1, lsl #25
   15e40:	adc	r2, r2, r2
   15e44:	subcs	r0, r0, r1, lsl #25
   15e48:	cmp	r0, r1, lsl #24
   15e4c:	adc	r2, r2, r2
   15e50:	subcs	r0, r0, r1, lsl #24
   15e54:	cmp	r0, r1, lsl #23
   15e58:	adc	r2, r2, r2
   15e5c:	subcs	r0, r0, r1, lsl #23
   15e60:	cmp	r0, r1, lsl #22
   15e64:	adc	r2, r2, r2
   15e68:	subcs	r0, r0, r1, lsl #22
   15e6c:	cmp	r0, r1, lsl #21
   15e70:	adc	r2, r2, r2
   15e74:	subcs	r0, r0, r1, lsl #21
   15e78:	cmp	r0, r1, lsl #20
   15e7c:	adc	r2, r2, r2
   15e80:	subcs	r0, r0, r1, lsl #20
   15e84:	cmp	r0, r1, lsl #19
   15e88:	adc	r2, r2, r2
   15e8c:	subcs	r0, r0, r1, lsl #19
   15e90:	cmp	r0, r1, lsl #18
   15e94:	adc	r2, r2, r2
   15e98:	subcs	r0, r0, r1, lsl #18
   15e9c:	cmp	r0, r1, lsl #17
   15ea0:	adc	r2, r2, r2
   15ea4:	subcs	r0, r0, r1, lsl #17
   15ea8:	cmp	r0, r1, lsl #16
   15eac:	adc	r2, r2, r2
   15eb0:	subcs	r0, r0, r1, lsl #16
   15eb4:	cmp	r0, r1, lsl #15
   15eb8:	adc	r2, r2, r2
   15ebc:	subcs	r0, r0, r1, lsl #15
   15ec0:	cmp	r0, r1, lsl #14
   15ec4:	adc	r2, r2, r2
   15ec8:	subcs	r0, r0, r1, lsl #14
   15ecc:	cmp	r0, r1, lsl #13
   15ed0:	adc	r2, r2, r2
   15ed4:	subcs	r0, r0, r1, lsl #13
   15ed8:	cmp	r0, r1, lsl #12
   15edc:	adc	r2, r2, r2
   15ee0:	subcs	r0, r0, r1, lsl #12
   15ee4:	cmp	r0, r1, lsl #11
   15ee8:	adc	r2, r2, r2
   15eec:	subcs	r0, r0, r1, lsl #11
   15ef0:	cmp	r0, r1, lsl #10
   15ef4:	adc	r2, r2, r2
   15ef8:	subcs	r0, r0, r1, lsl #10
   15efc:	cmp	r0, r1, lsl #9
   15f00:	adc	r2, r2, r2
   15f04:	subcs	r0, r0, r1, lsl #9
   15f08:	cmp	r0, r1, lsl #8
   15f0c:	adc	r2, r2, r2
   15f10:	subcs	r0, r0, r1, lsl #8
   15f14:	cmp	r0, r1, lsl #7
   15f18:	adc	r2, r2, r2
   15f1c:	subcs	r0, r0, r1, lsl #7
   15f20:	cmp	r0, r1, lsl #6
   15f24:	adc	r2, r2, r2
   15f28:	subcs	r0, r0, r1, lsl #6
   15f2c:	cmp	r0, r1, lsl #5
   15f30:	adc	r2, r2, r2
   15f34:	subcs	r0, r0, r1, lsl #5
   15f38:	cmp	r0, r1, lsl #4
   15f3c:	adc	r2, r2, r2
   15f40:	subcs	r0, r0, r1, lsl #4
   15f44:	cmp	r0, r1, lsl #3
   15f48:	adc	r2, r2, r2
   15f4c:	subcs	r0, r0, r1, lsl #3
   15f50:	cmp	r0, r1, lsl #2
   15f54:	adc	r2, r2, r2
   15f58:	subcs	r0, r0, r1, lsl #2
   15f5c:	cmp	r0, r1, lsl #1
   15f60:	adc	r2, r2, r2
   15f64:	subcs	r0, r0, r1, lsl #1
   15f68:	cmp	r0, r1
   15f6c:	adc	r2, r2, r2
   15f70:	subcs	r0, r0, r1
   15f74:	mov	r0, r2
   15f78:	bx	lr
   15f7c:	moveq	r0, #1
   15f80:	movne	r0, #0
   15f84:	bx	lr
   15f88:	clz	r2, r1
   15f8c:	rsb	r2, r2, #31
   15f90:	lsr	r0, r0, r2
   15f94:	bx	lr
   15f98:	cmp	r0, #0
   15f9c:	mvnne	r0, #0
   15fa0:	b	15474 <tigetstr@plt+0x4080>
   15fa4:	cmp	r1, #0
   15fa8:	beq	15f98 <tigetstr@plt+0x4ba4>
   15fac:	push	{r0, r1, lr}
   15fb0:	bl	15db8 <tigetstr@plt+0x49c4>
   15fb4:	pop	{r1, r2, lr}
   15fb8:	mul	r3, r2, r0
   15fbc:	sub	r1, r1, r3
   15fc0:	bx	lr
   15fc4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   15fc8:	mov	r7, r0
   15fcc:	ldr	r6, [pc, #76]	; 16020 <tigetstr@plt+0x4c2c>
   15fd0:	mov	r8, r1
   15fd4:	ldr	r5, [pc, #72]	; 16024 <tigetstr@plt+0x4c30>
   15fd8:	mov	r9, r2
   15fdc:	add	r6, pc, r6
   15fe0:	bl	110d4 <_init@@Base>
   15fe4:	add	r5, pc, r5
   15fe8:	rsb	r6, r5, r6
   15fec:	asrs	r6, r6, #2
   15ff0:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   15ff4:	sub	r5, r5, #4
   15ff8:	mov	r4, #0
   15ffc:	add	r4, r4, #1
   16000:	ldr	r3, [r5, #4]!
   16004:	mov	r0, r7
   16008:	mov	r1, r8
   1600c:	mov	r2, r9
   16010:	blx	r3
   16014:	cmp	r4, r6
   16018:	bne	15ffc <tigetstr@plt+0x4c08>
   1601c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   16020:	andeq	r0, r1, ip, lsl #30
   16024:	andeq	r0, r1, r0, lsl #30
   16028:	bx	lr
   1602c:	ldr	r3, [pc, #28]	; 16050 <tigetstr@plt+0x4c5c>
   16030:	mov	r1, #0
   16034:	ldr	r2, [pc, #24]	; 16054 <tigetstr@plt+0x4c60>
   16038:	add	r3, pc, r3
   1603c:	ldr	r3, [r3, r2]
   16040:	cmp	r3, #0
   16044:	ldrne	r2, [r3]
   16048:	moveq	r2, r3
   1604c:	b	112d4 <__cxa_atexit@plt>
   16050:	andeq	r0, r1, r0, asr #31
   16054:	andeq	r0, r0, r4, lsl r1

Disassembly of section .fini:

00016058 <_fini@@Base>:
   16058:	push	{r3, lr}
   1605c:	pop	{r3, pc}
