Analysis & Synthesis report for Receive_Port
Thu Apr 16 04:09:20 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg
 10. State Machine - |test_bench1|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg
 11. State Machine - |test_bench1|SFD_FSM:sfd_fsm_inst|y_current
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated
 19. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p
 20. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p
 21. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram
 22. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11
 23. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr
 24. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
 25. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14
 26. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 27. Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17
 28. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component
 29. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated
 30. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_d86:rdptr_g1p
 31. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_6fc:wrptr_g1p
 32. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp
 33. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram
 34. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr
 35. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp
 36. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15
 37. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp
 38. Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18
 39. Source assignments for LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component
 40. Parameter Settings for User Entity Instance: CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component
 41. Parameter Settings for User Entity Instance: Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 42. Parameter Settings for User Entity Instance: Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component
 44. lpm_shiftreg Parameter Settings by Entity Instance
 45. dcfifo Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "Length_DCFF:length_buffer_inst"
 47. Port Connectivity Checks: "Data_Buffer:data_buffer_inst"
 48. Port Connectivity Checks: "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r"
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 16 04:09:20 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Receive_Port                                 ;
; Top-level Entity Name              ; test_bench1                                  ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 144                                          ;
;     Total combinational functions  ; 139                                          ;
;     Dedicated logic registers      ; 93                                           ;
; Total registers                    ; 93                                           ;
; Total pins                         ; 28                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 16,768                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C15AF256C7      ;                    ;
; Top-level entity name                                                      ; test_bench1        ; Receive_Port       ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                 ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+
; crc32x4r.vhd                     ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd              ;
; crcreg32.vhd                     ; yes             ; User Wizard-Generated File        ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd              ;
; CRC_FSM.vhd                      ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_FSM.vhd               ;
; CRC_System.vhd                   ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/CRC_System.vhd            ;
; Data_DCFF.vhd                    ; yes             ; User Wizard-Generated File        ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd             ;
; Length_DCFF.vhd                  ; yes             ; User Wizard-Generated File        ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd           ;
; Data_Buffer.vhd                  ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd           ;
; test_bench1.vhd                  ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd           ;
; lengthcountersystem.vhd          ; yes             ; User VHDL File                    ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcountersystem.vhd   ;
; sfd_fsm.vhd                      ; yes             ; Auto-Found VHDL File              ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd               ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                      ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                      ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                      ;
; db/dcfifo_30i1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf        ;
; db/a_graycounter_q96.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_q96.tdf  ;
; db/a_graycounter_ggc.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_ggc.tdf  ;
; db/altsyncram_qo61.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf    ;
; db/altsyncram_6ve1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf    ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ngh.tdf        ;
; db/alt_synch_pipe_tdb.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_tdb.tdf ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_re9.tdf        ;
; db/alt_synch_pipe_1e8.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_1e8.tdf ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_se9.tdf        ;
; db/cmpr_736.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_736.tdf           ;
; db/cntr_jvd.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_jvd.tdf           ;
; dcfifo.tdf                       ; yes             ; Megafunction                      ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf                                   ;
; db/dcfifo_ksh1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_ksh1.tdf        ;
; db/a_graycounter_d86.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_d86.tdf  ;
; db/a_graycounter_6fc.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_6fc.tdf  ;
; db/a_graycounter_3fc.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/a_graycounter_3fc.tdf  ;
; db/altsyncram_ro61.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf    ;
; db/alt_synch_pipe_gcb.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_gcb.tdf ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_ed9.tdf        ;
; db/alt_synch_pipe_kc8.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/alt_synch_pipe_kc8.tdf ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dffpipe_hd9.tdf        ;
; db/cmpr_q16.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cmpr_q16.tdf           ;
; lengthcounterfsm.vhd             ; yes             ; Auto-Found VHDL File              ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounterfsm.vhd      ;
; lengthcounter.vhd                ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/lengthcounter.vhd         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                      ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf                              ;
; db/cntr_k7j.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf           ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 144   ;
;                                             ;       ;
; Total combinational functions               ; 139   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 80    ;
;     -- 3 input functions                    ; 19    ;
;     -- <=2 input functions                  ; 40    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 128   ;
;     -- arithmetic mode                      ; 11    ;
;                                             ;       ;
; Total registers                             ; 93    ;
;     -- Dedicated logic registers            ; 93    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 28    ;
; Total memory bits                           ; 16768 ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 82    ;
; Total fan-out                               ; 1084  ;
; Average fan-out                             ; 3.93  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                              ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_bench1                                                 ; 139 (17)          ; 93 (0)       ; 16768       ; 0            ; 0       ; 0         ; 28   ; 0            ; |test_bench1                                                                                                                                                                                     ; work         ;
;    |CRC_System:crc_system_inst|                              ; 44 (0)            ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|CRC_System:crc_system_inst                                                                                                                                                          ;              ;
;       |CRC_FSM:CRC_FSM_inst|                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst                                                                                                                                     ; work         ;
;       |crc32x4r:crc32x4r_inst|                               ; 39 (7)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst                                                                                                                                   ;              ;
;          |crcreg32:crcreg32r|                                ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r                                                                                                                ; work         ;
;             |lpm_shiftreg:lpm_shiftreg_component|            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component                                                                            ;              ;
;    |Data_Buffer:data_buffer_inst|                            ; 26 (0)            ; 18 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst                                                                                                                                                        ; work         ;
;       |Data_DCFF:DCFF_inst|                                  ; 26 (0)            ; 18 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst                                                                                                                                    ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 26 (0)            ; 18 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                  ; work         ;
;             |dcfifo_30i1:auto_generated|                     ; 26 (2)            ; 18 (1)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated                                                       ;              ;
;                |a_graycounter_q96:rdptr_g1p|                 ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p                           ; work         ;
;                |altsyncram_qo61:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram                              ; work         ;
;                   |altsyncram_6ve1:altsyncram11|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11 ;              ;
;                |dffpipe_ngh:rdaclr|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;    |LengthCounterSystem:length_counter_sys_inst|             ; 16 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|LengthCounterSystem:length_counter_sys_inst                                                                                                                                         ;              ;
;       |LengthCounter:LengthCounter_inst|                     ; 13 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst                                                                                                        ;              ;
;          |lpm_counter:lpm_counter_component|                 ; 13 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component                                                                      ; work         ;
;             |cntr_k7j:auto_generated|                        ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated                                              ;              ;
;       |LengthCounterFSM:LengthCounterFSM_int|                ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int                                                                                                   ; work         ;
;    |Length_DCFF:length_buffer_inst|                          ; 27 (0)            ; 20 (0)       ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst                                                                                                                                                      ; work         ;
;       |dcfifo:dcfifo_component|                              ; 27 (0)            ; 20 (0)       ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component                                                                                                                              ;              ;
;          |dcfifo_ksh1:auto_generated|                        ; 27 (4)            ; 20 (1)       ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated                                                                                                   ; work         ;
;             |a_graycounter_3fc:wrptr_gp|                     ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp                                                                        ;              ;
;             |a_graycounter_d86:rdptr_g1p|                    ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_d86:rdptr_g1p                                                                       ;              ;
;             |altsyncram_ro61:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram                                                                          ; work         ;
;             |cmpr_q16:wrfull_eq_comp|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:wrfull_eq_comp                                                                           ; work         ;
;             |dffpipe_ngh:rdaclr|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr                                                                                ;              ;
;    |SFD_FSM:sfd_fsm_inst|                                    ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_bench1|SFD_FSM:sfd_fsm_inst                                                                                                                                                                ;              ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 4096         ; 4            ; 16384 ; None ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_bench1|LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg ;
+--------------------+--------------------+-----------------+-------------------+------------------------------------------+
; Name               ; state_reg.WRITEOUT ; state_reg.COUNT ; state_reg.WAITING ; state_reg.RESET                          ;
+--------------------+--------------------+-----------------+-------------------+------------------------------------------+
; state_reg.RESET    ; 0                  ; 0               ; 0                 ; 0                                        ;
; state_reg.WAITING  ; 0                  ; 0               ; 1                 ; 1                                        ;
; state_reg.COUNT    ; 0                  ; 1               ; 0                 ; 1                                        ;
; state_reg.WRITEOUT ; 1                  ; 0               ; 0                 ; 1                                        ;
+--------------------+--------------------+-----------------+-------------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_bench1|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg                           ;
+----------------------+-----------------+---------------+----------------------+----------------+-----------------+
; Name                 ; state_reg.CHECK ; state_reg.RUN ; state_reg.WAIT_STATE ; state_reg.INIT ; state_reg.RESET ;
+----------------------+-----------------+---------------+----------------------+----------------+-----------------+
; state_reg.RESET      ; 0               ; 0             ; 0                    ; 0              ; 0               ;
; state_reg.INIT       ; 0               ; 0             ; 0                    ; 1              ; 1               ;
; state_reg.WAIT_STATE ; 0               ; 0             ; 1                    ; 0              ; 1               ;
; state_reg.RUN        ; 0               ; 1             ; 0                    ; 0              ; 1               ;
; state_reg.CHECK      ; 1               ; 0             ; 0                    ; 0              ; 1               ;
+----------------------+-----------------+---------------+----------------------+----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |test_bench1|SFD_FSM:sfd_fsm_inst|y_current ;
+-------------+-------------+-------------+-------------------+
; Name        ; y_current.C ; y_current.B ; y_current.A       ;
+-------------+-------------+-------------+-------------------+
; y_current.A ; 0           ; 0           ; 0                 ;
; y_current.B ; 0           ; 1           ; 1                 ;
; y_current.C ; 1           ; 0           ; 1                 ;
+-------------+-------------+-------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0]                                             ; yes                                                              ; yes                                        ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; SFD_FSM:sfd_fsm_inst|y_next.C_64                   ; SFD_FSM:sfd_fsm_inst|Selector0 ; yes                    ;
; SFD_FSM:sfd_fsm_inst|y_next.B_70                   ; GND                            ; yes                    ;
; SFD_FSM:sfd_fsm_inst|y_next.A_79                   ; SFD_FSM:sfd_fsm_inst|Selector0 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0..5]                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[0..5]                                              ; Stuck at GND due to stuck port data_in      ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[0..5]                                              ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0..11]                                                  ; Stuck at GND due to stuck port clock_enable ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[0..12]                                                  ; Stuck at GND due to stuck port clock_enable ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cntr_jvd:cntr_b|pre_hazard[0]                                   ; Stuck at GND due to stuck port clock        ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0..11] ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0..11] ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[0..11]                                          ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0..11] ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0..11] ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[1..11]                   ; Stuck at GND due to stuck port clock_enable ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[0]                       ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity8                             ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a0                       ; Stuck at VCC due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a1                       ; Stuck at GND due to stuck port data_in      ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|sub_parity9a2                       ; Stuck at GND due to stuck port data_in      ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[5]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[5]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[5]                                                                                          ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[4]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[4]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[4]                                                                                          ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[3]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[3]                                                                                          ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[2]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[2]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[2]                                                                                          ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[1]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[1]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[1]                                                                                          ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[0]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[0]                                                 ; Lost fanout                                 ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[0]                                                                                          ; Lost fanout                                 ;
; LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WAITING                                                                                           ; Lost fanout                                 ;
; Total Number of Removed Registers = 139                                                                                                                                                       ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[1] ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[2],                    ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[3],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[4],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[5],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[6],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[7],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[8],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[9],                    ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[11],                   ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter10a[10]                    ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[12]                               ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[11],                                          ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11], ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11]  ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                               ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[10],                                          ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10], ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10]  ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[10]                               ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[9]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[6]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[4]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[3]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[2]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[1]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0],  ;
;                                                                                                                                                                         ;                                ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[4]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[1]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[0]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]   ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[5]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[5],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[5]                                               ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[4]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[4],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[4]                                               ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[3]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[3],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[3]                                               ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[2]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[2],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[2]                                               ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[1]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[1],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[1]                                               ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|rdptr_g[0]                                                                            ; Stuck at GND                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a[0],                                              ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18|dffe20a[0]                                               ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                               ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11], ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11]  ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                               ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10], ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10]  ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[9]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[8]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]   ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[5]                                ; Stuck at GND                   ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],  ;
;                                                                                                                                                                         ; due to stuck port clock_enable ; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]   ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[5]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[5],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[5]                                                                                        ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[4]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[4],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[4]                                                                                        ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[3],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[3]                                                                                        ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[2]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[2],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[2]                                                                                        ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[1]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[1],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[1]                                                                                        ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[0]                           ; Lost Fanouts                   ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[0],                                              ;
;                                                                                                                                                                         ;                                ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[0]                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 56    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0                                             ; 1       ;
; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                                             ; 1       ;
; Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 3                                                                                                                                  ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated                ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; S102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; wrptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe14|dffe15a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                    ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                     ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity9a0                                                                                                                         ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity8                                                                                                                               ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                               ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                                    ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe18|dffe19a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_d86:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_6fc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                        ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                       ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                           ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                       ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                        ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                           ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                            ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                          ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                            ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32         ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                   ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                ;
; LPM_NUMWORDS             ; 4096        ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                ;
; LPM_WIDTH                ; 4           ; Signed Integer                                                                                         ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                         ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                                                         ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                         ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                         ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                ;
; USE_EAB                  ; ON          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                         ;
; CBXI_PARAMETER           ; dcfifo_30i1 ; Untyped                                                                                                ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                        ;
+-------------------------+-------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 12          ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                              ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_ksh1 ; Untyped                                                     ;
+-------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                       ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                              ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; cntr_k7j    ; Untyped                                                                                                              ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                        ;
; Entity Instance            ; CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 32                                                                                                       ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                        ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                             ;
;     -- LPM_WIDTH           ; 12                                                     ;
;     -- LPM_NUMWORDS        ; 32                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                    ;
;     -- USE_EAB             ; ON                                                     ;
+----------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Length_DCFF:length_buffer_inst"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Buffer:data_buffer_inst"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; read_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 16 04:09:15 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port
Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/cntr12bit.vhd
    Info: Found design unit 1: cntr12bit-SYN
    Info: Found entity 1: cntr12bit
Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/framemem.vhd
    Info: Found design unit 1: framemem-SYN
    Info: Found entity 1: framemem
Info: Found 2 design units, including 1 entities, in source file /users/negatu/desktop/spring 2015 - dawning/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd
    Info: Found design unit 1: MII_to_RCV-test_bench
    Info: Found entity 1: MII_to_RCV
Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter.vhd
    Info: Found design unit 1: SequenceNumberCounter-SequenceNumberCounter_arch
    Info: Found entity 1: SequenceNumberCounter
Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter9bitvhd.vhd
    Info: Found design unit 1: sequencenumbercounter9bitvhd-SYN
    Info: Found entity 1: SequenceNumberCounter9BitVHD
Info: Found 2 design units, including 1 entities, in source file counter12.vhd
    Info: Found design unit 1: counter12-SYN
    Info: Found entity 1: counter12
Info: Found 2 design units, including 1 entities, in source file crc32x4r.vhd
    Info: Found design unit 1: crc32x4r-rtlreg
    Info: Found entity 1: crc32x4r
Info: Found 2 design units, including 1 entities, in source file crcfsm.vhd
    Info: Found design unit 1: crcFSM-behavior
    Info: Found entity 1: crcFSM
Info: Found 2 design units, including 1 entities, in source file crcreg32.vhd
    Info: Found design unit 1: crcreg32-SYN
    Info: Found entity 1: crcreg32
Info: Found 2 design units, including 1 entities, in source file shift2.vhd
    Info: Found design unit 1: shift2-SYN
    Info: Found entity 1: shift2
Info: Found 2 design units, including 1 entities, in source file tbrom4.vhd
    Info: Found design unit 1: tbrom4-SYN
    Info: Found entity 1: tbrom4
Info: Found 2 design units, including 1 entities, in source file crc_fsm.vhd
    Info: Found design unit 1: CRC_FSM-CRC_FSM_arch
    Info: Found entity 1: CRC_FSM
Info: Found 2 design units, including 1 entities, in source file crc_system.vhd
    Info: Found design unit 1: CRC_System-combined
    Info: Found entity 1: CRC_System
Info: Found 2 design units, including 1 entities, in source file data_dcff.vhd
    Info: Found design unit 1: data_dcff-SYN
    Info: Found entity 1: Data_DCFF
Info: Found 2 design units, including 1 entities, in source file length_dcff.vhd
    Info: Found design unit 1: length_dcff-SYN
    Info: Found entity 1: Length_DCFF
Info: Found 2 design units, including 1 entities, in source file data_buffer.vhd
    Info: Found design unit 1: Data_Buffer-Data_FSM_arch
    Info: Found entity 1: Data_Buffer
Info: Found 2 design units, including 1 entities, in source file test_bench1.vhd
    Info: Found design unit 1: test_bench1-tb_arch
    Info: Found entity 1: test_bench1
Info: Found 2 design units, including 1 entities, in source file receive_port.vhd
    Info: Found design unit 1: Receive_Port-test_arch
    Info: Found entity 1: Receive_Port
Info: Found 2 design units, including 1 entities, in source file test.vhd
    Info: Found design unit 1: test-test_arch
    Info: Found entity 1: test
Warning: Can't analyze file -- file crc_computer.vhd is missing
Info: Found 2 design units, including 1 entities, in source file crc_compute.vhd
    Info: Found design unit 1: crc_compute-crc_arch
    Info: Found entity 1: crc_compute
Info: Found 2 design units, including 1 entities, in source file lengthcountersystem.vhd
    Info: Found design unit 1: LengthCounterSystem-combined
    Info: Found entity 1: LengthCounterSystem
Info: Elaborating entity "test_bench1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at test_bench1.vhd(26): used implicit default value for signal "data_buffer_write_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(27): object "data_buffer_full" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at test_bench1.vhd(28): used implicit default value for signal "data_buffer_read_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at test_bench1.vhd(31): used implicit default value for signal "length_read_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(32): object "length_buffer_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at test_bench1.vhd(33): object "length_buffer_empty" assigned a value but never read
Warning: Using design file sfd_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: SFD_FSM-behavior
    Info: Found entity 1: SFD_FSM
Info: Elaborating entity "SFD_FSM" for hierarchy "SFD_FSM:sfd_fsm_inst"
Warning (10631): VHDL Process Statement warning at sfd_fsm.vhd(31): inferring latch(es) for signal or variable "y_next", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "y_next.C" at sfd_fsm.vhd(31)
Info (10041): Inferred latch for "y_next.B" at sfd_fsm.vhd(31)
Info (10041): Inferred latch for "y_next.A" at sfd_fsm.vhd(31)
Info: Elaborating entity "CRC_System" for hierarchy "CRC_System:crc_system_inst"
Info: Elaborating entity "CRC_FSM" for hierarchy "CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst"
Info: Elaborating entity "crc32x4r" for hierarchy "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst"
Info: Elaborating entity "crcreg32" for hierarchy "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "32"
Info: Elaborating entity "Data_Buffer" for hierarchy "Data_Buffer:data_buffer_inst"
Info: Elaborating entity "Data_DCFF" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "4096"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_widthu" = "12"
    Info: Parameter "lpm_widthu_r" = "11"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_30i1.tdf
    Info: Found entity 1: dcfifo_30i1
Info: Elaborating entity "dcfifo_30i1" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf
    Info: Found entity 1: a_graycounter_q96
Info: Elaborating entity "a_graycounter_q96" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info: Found entity 1: a_graycounter_ggc
Info: Elaborating entity "a_graycounter_ggc" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_ggc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qo61.tdf
    Info: Found entity 1: altsyncram_qo61
Info: Elaborating entity "altsyncram_qo61" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6ve1.tdf
    Info: Found entity 1: altsyncram_6ve1
Info: Elaborating entity "altsyncram_6ve1" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf
    Info: Found entity 1: alt_synch_pipe_tdb
Info: Elaborating entity "alt_synch_pipe_tdb" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info: Found entity 1: alt_synch_pipe_1e8
Info: Elaborating entity "alt_synch_pipe_1e8" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf
    Info: Found entity 1: cmpr_736
Info: Elaborating entity "cmpr_736" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_jvd.tdf
    Info: Found entity 1: cntr_jvd
Info: Elaborating entity "cntr_jvd" for hierarchy "Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cntr_jvd:cntr_b"
Info: Elaborating entity "Length_DCFF" for hierarchy "Length_DCFF:length_buffer_inst"
Info: Elaborating entity "dcfifo" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "12"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ksh1.tdf
    Info: Found entity 1: dcfifo_ksh1
Info: Elaborating entity "dcfifo_ksh1" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf
    Info: Found entity 1: a_graycounter_d86
Info: Elaborating entity "a_graycounter_d86" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_d86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info: Found entity 1: a_graycounter_6fc
Info: Elaborating entity "a_graycounter_6fc" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_6fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf
    Info: Found entity 1: a_graycounter_3fc
Info: Elaborating entity "a_graycounter_3fc" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|a_graycounter_3fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ro61.tdf
    Info: Found entity 1: altsyncram_ro61
Info: Elaborating entity "altsyncram_ro61" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gcb.tdf
    Info: Found entity 1: alt_synch_pipe_gcb
Info: Elaborating entity "alt_synch_pipe_gcb" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf
    Info: Found entity 1: alt_synch_pipe_kc8
Info: Elaborating entity "alt_synch_pipe_kc8" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_hd9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf
    Info: Found entity 1: cmpr_q16
Info: Elaborating entity "cmpr_q16" for hierarchy "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|cmpr_q16:rdempty_eq_comp"
Info: Elaborating entity "LengthCounterSystem" for hierarchy "LengthCounterSystem:length_counter_sys_inst"
Warning (10492): VHDL Process Statement warning at lengthcountersystem.vhd(67): signal "odd_nibbles" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file lengthcounterfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: LengthCounterFSM-lengthCounterArch
    Info: Found entity 1: LengthCounterFSM
Info: Elaborating entity "LengthCounterFSM" for hierarchy "LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int"
Warning: Using design file lengthcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lengthcounter-SYN
    Info: Found entity 1: LengthCounter
Info: Elaborating entity "LengthCounter" for hierarchy "LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst"
Info: Elaborating entity "lpm_counter" for hierarchy "LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "12"
Info: Found 1 design units, including 1 entities, in source file db/cntr_k7j.tdf
    Info: Found entity 1: cntr_k7j
Info: Elaborating entity "cntr_k7j" for hierarchy "LengthCounterSystem:length_counter_sys_inst|LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated"
Warning: Latch SFD_FSM:sfd_fsm_inst|y_next.C_64 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal input_4bit[0]
Warning: Latch SFD_FSM:sfd_fsm_inst|y_next.A_79 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal input_4bit[0]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe17a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|delayed_wrptr_g[0]" lost all its fanouts during netlist optimizations.
    Info: Register "LengthCounterSystem:length_counter_sys_inst|LengthCounterFSM:LengthCounterFSM_int|state_reg.WAITING" lost all its fanouts during netlist optimizations.
Warning: Ignored assignments for entity "crc_compute" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity crc_compute -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity crc_compute -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity crc_compute -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity crc_compute -section_id Top was ignored
Info: Implemented 192 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 20 output pins
    Info: Implemented 148 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Thu Apr 16 04:09:20 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


