# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tetsbench_lg_time_synth.v" \
"../../../../../logic_gates.srcs/sim_1/new/tetsbench_lg.v" \

# Do not sort compile order
nosort
