#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb4530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c81320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c89060 .functor NOT 1, L_0x1cdfa40, C4<0>, C4<0>, C4<0>;
L_0x1cdf820 .functor XOR 2, L_0x1cdf6c0, L_0x1cdf780, C4<00>, C4<00>;
L_0x1cdf930 .functor XOR 2, L_0x1cdf820, L_0x1cdf890, C4<00>, C4<00>;
v0x1cdc2b0_0 .net *"_ivl_10", 1 0, L_0x1cdf890;  1 drivers
v0x1cdc3b0_0 .net *"_ivl_12", 1 0, L_0x1cdf930;  1 drivers
v0x1cdc490_0 .net *"_ivl_2", 1 0, L_0x1cdf600;  1 drivers
v0x1cdc550_0 .net *"_ivl_4", 1 0, L_0x1cdf6c0;  1 drivers
v0x1cdc630_0 .net *"_ivl_6", 1 0, L_0x1cdf780;  1 drivers
v0x1cdc760_0 .net *"_ivl_8", 1 0, L_0x1cdf820;  1 drivers
v0x1cdc840_0 .net "a", 0 0, v0x1cda170_0;  1 drivers
v0x1cdc8e0_0 .net "b", 0 0, v0x1cda210_0;  1 drivers
v0x1cdc980_0 .net "c", 0 0, v0x1cda2b0_0;  1 drivers
v0x1cdca20_0 .var "clk", 0 0;
v0x1cdcac0_0 .net "d", 0 0, v0x1cda3f0_0;  1 drivers
v0x1cdcb60_0 .net "out_pos_dut", 0 0, L_0x1cdf470;  1 drivers
v0x1cdcc00_0 .net "out_pos_ref", 0 0, L_0x1cde240;  1 drivers
v0x1cdcca0_0 .net "out_sop_dut", 0 0, L_0x1cdf1c0;  1 drivers
v0x1cdcd40_0 .net "out_sop_ref", 0 0, L_0x1cb5a40;  1 drivers
v0x1cdcde0_0 .var/2u "stats1", 223 0;
v0x1cdce80_0 .var/2u "strobe", 0 0;
v0x1cdd030_0 .net "tb_match", 0 0, L_0x1cdfa40;  1 drivers
v0x1cdd100_0 .net "tb_mismatch", 0 0, L_0x1c89060;  1 drivers
v0x1cdd1a0_0 .net "wavedrom_enable", 0 0, v0x1cda6c0_0;  1 drivers
v0x1cdd270_0 .net "wavedrom_title", 511 0, v0x1cda760_0;  1 drivers
L_0x1cdf600 .concat [ 1 1 0 0], L_0x1cde240, L_0x1cb5a40;
L_0x1cdf6c0 .concat [ 1 1 0 0], L_0x1cde240, L_0x1cb5a40;
L_0x1cdf780 .concat [ 1 1 0 0], L_0x1cdf470, L_0x1cdf1c0;
L_0x1cdf890 .concat [ 1 1 0 0], L_0x1cde240, L_0x1cb5a40;
L_0x1cdfa40 .cmp/eeq 2, L_0x1cdf600, L_0x1cdf930;
S_0x1c85d90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c81320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c89440 .functor AND 1, v0x1cda2b0_0, v0x1cda3f0_0, C4<1>, C4<1>;
L_0x1c89820 .functor NOT 1, v0x1cda170_0, C4<0>, C4<0>, C4<0>;
L_0x1c89c00 .functor NOT 1, v0x1cda210_0, C4<0>, C4<0>, C4<0>;
L_0x1c89e80 .functor AND 1, L_0x1c89820, L_0x1c89c00, C4<1>, C4<1>;
L_0x1ca15d0 .functor AND 1, L_0x1c89e80, v0x1cda2b0_0, C4<1>, C4<1>;
L_0x1cb5a40 .functor OR 1, L_0x1c89440, L_0x1ca15d0, C4<0>, C4<0>;
L_0x1cdd6c0 .functor NOT 1, v0x1cda210_0, C4<0>, C4<0>, C4<0>;
L_0x1cdd730 .functor OR 1, L_0x1cdd6c0, v0x1cda3f0_0, C4<0>, C4<0>;
L_0x1cdd840 .functor AND 1, v0x1cda2b0_0, L_0x1cdd730, C4<1>, C4<1>;
L_0x1cdd900 .functor NOT 1, v0x1cda170_0, C4<0>, C4<0>, C4<0>;
L_0x1cdd9d0 .functor OR 1, L_0x1cdd900, v0x1cda210_0, C4<0>, C4<0>;
L_0x1cdda40 .functor AND 1, L_0x1cdd840, L_0x1cdd9d0, C4<1>, C4<1>;
L_0x1cddbc0 .functor NOT 1, v0x1cda210_0, C4<0>, C4<0>, C4<0>;
L_0x1cddc30 .functor OR 1, L_0x1cddbc0, v0x1cda3f0_0, C4<0>, C4<0>;
L_0x1cddb50 .functor AND 1, v0x1cda2b0_0, L_0x1cddc30, C4<1>, C4<1>;
L_0x1cdddc0 .functor NOT 1, v0x1cda170_0, C4<0>, C4<0>, C4<0>;
L_0x1cddec0 .functor OR 1, L_0x1cdddc0, v0x1cda3f0_0, C4<0>, C4<0>;
L_0x1cddf80 .functor AND 1, L_0x1cddb50, L_0x1cddec0, C4<1>, C4<1>;
L_0x1cde130 .functor XNOR 1, L_0x1cdda40, L_0x1cddf80, C4<0>, C4<0>;
v0x1c88990_0 .net *"_ivl_0", 0 0, L_0x1c89440;  1 drivers
v0x1c88d90_0 .net *"_ivl_12", 0 0, L_0x1cdd6c0;  1 drivers
v0x1c89170_0 .net *"_ivl_14", 0 0, L_0x1cdd730;  1 drivers
v0x1c89550_0 .net *"_ivl_16", 0 0, L_0x1cdd840;  1 drivers
v0x1c89930_0 .net *"_ivl_18", 0 0, L_0x1cdd900;  1 drivers
v0x1c89d10_0 .net *"_ivl_2", 0 0, L_0x1c89820;  1 drivers
v0x1c89f90_0 .net *"_ivl_20", 0 0, L_0x1cdd9d0;  1 drivers
v0x1cd86e0_0 .net *"_ivl_24", 0 0, L_0x1cddbc0;  1 drivers
v0x1cd87c0_0 .net *"_ivl_26", 0 0, L_0x1cddc30;  1 drivers
v0x1cd88a0_0 .net *"_ivl_28", 0 0, L_0x1cddb50;  1 drivers
v0x1cd8980_0 .net *"_ivl_30", 0 0, L_0x1cdddc0;  1 drivers
v0x1cd8a60_0 .net *"_ivl_32", 0 0, L_0x1cddec0;  1 drivers
v0x1cd8b40_0 .net *"_ivl_36", 0 0, L_0x1cde130;  1 drivers
L_0x7f9f3e441018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cd8c00_0 .net *"_ivl_38", 0 0, L_0x7f9f3e441018;  1 drivers
v0x1cd8ce0_0 .net *"_ivl_4", 0 0, L_0x1c89c00;  1 drivers
v0x1cd8dc0_0 .net *"_ivl_6", 0 0, L_0x1c89e80;  1 drivers
v0x1cd8ea0_0 .net *"_ivl_8", 0 0, L_0x1ca15d0;  1 drivers
v0x1cd8f80_0 .net "a", 0 0, v0x1cda170_0;  alias, 1 drivers
v0x1cd9040_0 .net "b", 0 0, v0x1cda210_0;  alias, 1 drivers
v0x1cd9100_0 .net "c", 0 0, v0x1cda2b0_0;  alias, 1 drivers
v0x1cd91c0_0 .net "d", 0 0, v0x1cda3f0_0;  alias, 1 drivers
v0x1cd9280_0 .net "out_pos", 0 0, L_0x1cde240;  alias, 1 drivers
v0x1cd9340_0 .net "out_sop", 0 0, L_0x1cb5a40;  alias, 1 drivers
v0x1cd9400_0 .net "pos0", 0 0, L_0x1cdda40;  1 drivers
v0x1cd94c0_0 .net "pos1", 0 0, L_0x1cddf80;  1 drivers
L_0x1cde240 .functor MUXZ 1, L_0x7f9f3e441018, L_0x1cdda40, L_0x1cde130, C4<>;
S_0x1cd9640 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c81320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1cda170_0 .var "a", 0 0;
v0x1cda210_0 .var "b", 0 0;
v0x1cda2b0_0 .var "c", 0 0;
v0x1cda350_0 .net "clk", 0 0, v0x1cdca20_0;  1 drivers
v0x1cda3f0_0 .var "d", 0 0;
v0x1cda4e0_0 .var/2u "fail", 0 0;
v0x1cda580_0 .var/2u "fail1", 0 0;
v0x1cda620_0 .net "tb_match", 0 0, L_0x1cdfa40;  alias, 1 drivers
v0x1cda6c0_0 .var "wavedrom_enable", 0 0;
v0x1cda760_0 .var "wavedrom_title", 511 0;
E_0x1c94f00/0 .event negedge, v0x1cda350_0;
E_0x1c94f00/1 .event posedge, v0x1cda350_0;
E_0x1c94f00 .event/or E_0x1c94f00/0, E_0x1c94f00/1;
S_0x1cd9970 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cd9640;
 .timescale -12 -12;
v0x1cd9bb0_0 .var/2s "i", 31 0;
E_0x1c94da0 .event posedge, v0x1cda350_0;
S_0x1cd9cb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cd9640;
 .timescale -12 -12;
v0x1cd9eb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cd9f90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cd9640;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cda940 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c81320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cde3f0 .functor NOT 1, v0x1cda170_0, C4<0>, C4<0>, C4<0>;
L_0x1cde480 .functor NOT 1, v0x1cda210_0, C4<0>, C4<0>, C4<0>;
L_0x1cde620 .functor NOT 1, v0x1cda2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cde7a0 .functor NOT 1, v0x1cda3f0_0, C4<0>, C4<0>, C4<0>;
L_0x1cde950 .functor AND 1, v0x1cda2b0_0, v0x1cda3f0_0, C4<1>, C4<1>;
L_0x1cde9c0 .functor AND 1, L_0x1cde3f0, L_0x1cde480, C4<1>, C4<1>;
L_0x1cdeb10 .functor AND 1, L_0x1cde9c0, v0x1cda2b0_0, C4<1>, C4<1>;
L_0x1cdebd0 .functor OR 1, L_0x1cde950, L_0x1cdeb10, C4<0>, C4<0>;
L_0x1cded30 .functor OR 1, L_0x1cde480, v0x1cda3f0_0, C4<0>, C4<0>;
L_0x1cdeda0 .functor AND 1, v0x1cda2b0_0, L_0x1cded30, C4<1>, C4<1>;
L_0x1cdeec0 .functor OR 1, L_0x1cde3f0, v0x1cda210_0, C4<0>, C4<0>;
L_0x1cdef30 .functor AND 1, L_0x1cdeda0, L_0x1cdeec0, C4<1>, C4<1>;
L_0x1cdf060 .functor OR 1, L_0x1cde3f0, v0x1cda3f0_0, C4<0>, C4<0>;
L_0x1cdf0d0 .functor OR 1, L_0x1cde480, v0x1cda2b0_0, C4<0>, C4<0>;
L_0x1cdeff0 .functor AND 1, L_0x1cdf060, L_0x1cdf0d0, C4<1>, C4<1>;
L_0x1cdf1c0 .functor BUFZ 1, L_0x1cdebd0, C4<0>, C4<0>, C4<0>;
L_0x1cdf360 .functor XNOR 1, L_0x1cdef30, L_0x1cdeff0, C4<0>, C4<0>;
v0x1cdab00_0 .net *"_ivl_10", 0 0, L_0x1cde9c0;  1 drivers
v0x1cdabe0_0 .net *"_ivl_12", 0 0, L_0x1cdeb10;  1 drivers
v0x1cdacc0_0 .net *"_ivl_16", 0 0, L_0x1cded30;  1 drivers
v0x1cdadb0_0 .net *"_ivl_18", 0 0, L_0x1cdeda0;  1 drivers
v0x1cdae90_0 .net *"_ivl_20", 0 0, L_0x1cdeec0;  1 drivers
v0x1cdafc0_0 .net *"_ivl_24", 0 0, L_0x1cdf060;  1 drivers
v0x1cdb0a0_0 .net *"_ivl_26", 0 0, L_0x1cdf0d0;  1 drivers
v0x1cdb180_0 .net *"_ivl_32", 0 0, L_0x1cdf360;  1 drivers
L_0x7f9f3e441060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cdb240_0 .net *"_ivl_34", 0 0, L_0x7f9f3e441060;  1 drivers
v0x1cdb3b0_0 .net *"_ivl_8", 0 0, L_0x1cde950;  1 drivers
v0x1cdb490_0 .net "a", 0 0, v0x1cda170_0;  alias, 1 drivers
v0x1cdb530_0 .net "b", 0 0, v0x1cda210_0;  alias, 1 drivers
v0x1cdb620_0 .net "c", 0 0, v0x1cda2b0_0;  alias, 1 drivers
v0x1cdb710_0 .net "d", 0 0, v0x1cda3f0_0;  alias, 1 drivers
v0x1cdb800_0 .net "not_a", 0 0, L_0x1cde3f0;  1 drivers
v0x1cdb8c0_0 .net "not_b", 0 0, L_0x1cde480;  1 drivers
v0x1cdb980_0 .net "not_c", 0 0, L_0x1cde620;  1 drivers
v0x1cdbb50_0 .net "not_d", 0 0, L_0x1cde7a0;  1 drivers
v0x1cdbc10_0 .net "out_pos", 0 0, L_0x1cdf470;  alias, 1 drivers
v0x1cdbcd0_0 .net "out_sop", 0 0, L_0x1cdf1c0;  alias, 1 drivers
v0x1cdbd90_0 .net "pos0", 0 0, L_0x1cdef30;  1 drivers
v0x1cdbe50_0 .net "pos1", 0 0, L_0x1cdeff0;  1 drivers
v0x1cdbf10_0 .net "sop_expr", 0 0, L_0x1cdebd0;  1 drivers
L_0x1cdf470 .functor MUXZ 1, L_0x7f9f3e441060, L_0x1cdef30, L_0x1cdf360, C4<>;
S_0x1cdc090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c81320;
 .timescale -12 -12;
E_0x1c7d9f0 .event anyedge, v0x1cdce80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cdce80_0;
    %nor/r;
    %assign/vec4 v0x1cdce80_0, 0;
    %wait E_0x1c7d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd9640;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cda4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cda580_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cd9640;
T_4 ;
    %wait E_0x1c94f00;
    %load/vec4 v0x1cda620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cda4e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cd9640;
T_5 ;
    %wait E_0x1c94da0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %wait E_0x1c94da0;
    %load/vec4 v0x1cda4e0_0;
    %store/vec4 v0x1cda580_0, 0, 1;
    %fork t_1, S_0x1cd9970;
    %jmp t_0;
    .scope S_0x1cd9970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cd9bb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cd9bb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c94da0;
    %load/vec4 v0x1cd9bb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd9bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cd9bb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cd9640;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c94f00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cda3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cda210_0, 0;
    %assign/vec4 v0x1cda170_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1cda4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1cda580_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c81320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cdca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cdce80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c81320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cdca20_0;
    %inv;
    %store/vec4 v0x1cdca20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c81320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cda350_0, v0x1cdd100_0, v0x1cdc840_0, v0x1cdc8e0_0, v0x1cdc980_0, v0x1cdcac0_0, v0x1cdcd40_0, v0x1cdcca0_0, v0x1cdcc00_0, v0x1cdcb60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c81320;
T_9 ;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c81320;
T_10 ;
    %wait E_0x1c94f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cdcde0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
    %load/vec4 v0x1cdd030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cdcde0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cdcd40_0;
    %load/vec4 v0x1cdcd40_0;
    %load/vec4 v0x1cdcca0_0;
    %xor;
    %load/vec4 v0x1cdcd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cdcc00_0;
    %load/vec4 v0x1cdcc00_0;
    %load/vec4 v0x1cdcb60_0;
    %xor;
    %load/vec4 v0x1cdcc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cdcde0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdcde0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2013_q2/iter1/response3/top_module.sv";
