

================================================================
== Vivado HLS Report for 'convolve_Loop_BUFFER_RESET_proc'
================================================================
* Date:           Wed Nov 30 16:23:55 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        convolution_layer_1
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  91882|  91882|  91882|  91882|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- BUFFER_RESET  |    117|    117|         1|          -|          -|   117|    no    |
        |- SCAN_LINE     |  91762|  91762|       152|        117|          1|   784|    yes   |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 117, depth = 152


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 155
* Pipeline: 1
  Pipeline-0: II = 117, D = 152, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond7_i_i)
	3  / (exitcond7_i_i)
3 --> 
	155  / (exitcond6)
	4  / (!exitcond6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	3  / true
155 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_156 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface([25 x float]* %weights, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_157 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %image_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [8 x i8]* @ap_fifo_str)

ST_1: stg_158 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i8* %conv_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [8 x i8]* @ap_fifo_str)

ST_1: linebuff [1/1] 0.00ns
newFuncRoot:3  %linebuff = alloca [117 x i8], align 1

ST_1: stg_160 [1/1] 1.57ns
newFuncRoot:4  br label %0


 <State 2>: 3.34ns
ST_2: pos_0_i_i [1/1] 0.00ns
:0  %pos_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %pos, %1 ]

ST_2: exitcond7_i_i [1/1] 1.97ns
:1  %exitcond7_i_i = icmp eq i7 %pos_0_i_i, -11

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

ST_2: pos [1/1] 1.72ns
:3  %pos = add i7 %pos_0_i_i, 1

ST_2: stg_165 [1/1] 0.00ns
:4  br i1 %exitcond7_i_i, label %.preheader9.preheader, label %1

ST_2: stg_166 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = zext i7 %pos_0_i_i to i64

ST_2: linebuff_addr [1/1] 0.00ns
:2  %linebuff_addr = getelementptr [117 x i8]* %linebuff, i64 0, i64 %tmp_i

ST_2: stg_169 [1/1] 2.39ns
:3  store i8 0, i8* %linebuff_addr, align 1

ST_2: stg_170 [1/1] 0.00ns
:4  br label %0

ST_2: linebuff_addr_1 [1/1] 0.00ns
.preheader9.preheader:0  %linebuff_addr_1 = getelementptr [117 x i8]* %linebuff, i64 0, i64 1

ST_2: linebuff_addr_2 [1/1] 0.00ns
.preheader9.preheader:1  %linebuff_addr_2 = getelementptr [117 x i8]* %linebuff, i64 0, i64 0

ST_2: linebuff_addr_3 [1/1] 0.00ns
.preheader9.preheader:2  %linebuff_addr_3 = getelementptr [117 x i8]* %linebuff, i64 0, i64 2

ST_2: linebuff_addr_4 [1/1] 0.00ns
.preheader9.preheader:3  %linebuff_addr_4 = getelementptr [117 x i8]* %linebuff, i64 0, i64 3

ST_2: linebuff_addr_5 [1/1] 0.00ns
.preheader9.preheader:4  %linebuff_addr_5 = getelementptr [117 x i8]* %linebuff, i64 0, i64 4

ST_2: linebuff_addr_6 [1/1] 0.00ns
.preheader9.preheader:5  %linebuff_addr_6 = getelementptr [117 x i8]* %linebuff, i64 0, i64 5

ST_2: linebuff_addr_7 [1/1] 0.00ns
.preheader9.preheader:6  %linebuff_addr_7 = getelementptr [117 x i8]* %linebuff, i64 0, i64 6

ST_2: linebuff_addr_8 [1/1] 0.00ns
.preheader9.preheader:7  %linebuff_addr_8 = getelementptr [117 x i8]* %linebuff, i64 0, i64 7

ST_2: linebuff_addr_9 [1/1] 0.00ns
.preheader9.preheader:8  %linebuff_addr_9 = getelementptr [117 x i8]* %linebuff, i64 0, i64 8

ST_2: linebuff_addr_10 [1/1] 0.00ns
.preheader9.preheader:9  %linebuff_addr_10 = getelementptr [117 x i8]* %linebuff, i64 0, i64 9

ST_2: linebuff_addr_11 [1/1] 0.00ns
.preheader9.preheader:10  %linebuff_addr_11 = getelementptr [117 x i8]* %linebuff, i64 0, i64 10

ST_2: linebuff_addr_12 [1/1] 0.00ns
.preheader9.preheader:11  %linebuff_addr_12 = getelementptr [117 x i8]* %linebuff, i64 0, i64 11

ST_2: linebuff_addr_13 [1/1] 0.00ns
.preheader9.preheader:12  %linebuff_addr_13 = getelementptr [117 x i8]* %linebuff, i64 0, i64 12

ST_2: linebuff_addr_14 [1/1] 0.00ns
.preheader9.preheader:13  %linebuff_addr_14 = getelementptr [117 x i8]* %linebuff, i64 0, i64 13

ST_2: linebuff_addr_15 [1/1] 0.00ns
.preheader9.preheader:14  %linebuff_addr_15 = getelementptr [117 x i8]* %linebuff, i64 0, i64 14

ST_2: linebuff_addr_16 [1/1] 0.00ns
.preheader9.preheader:15  %linebuff_addr_16 = getelementptr [117 x i8]* %linebuff, i64 0, i64 15

ST_2: linebuff_addr_17 [1/1] 0.00ns
.preheader9.preheader:16  %linebuff_addr_17 = getelementptr [117 x i8]* %linebuff, i64 0, i64 16

ST_2: linebuff_addr_18 [1/1] 0.00ns
.preheader9.preheader:17  %linebuff_addr_18 = getelementptr [117 x i8]* %linebuff, i64 0, i64 17

ST_2: linebuff_addr_19 [1/1] 0.00ns
.preheader9.preheader:18  %linebuff_addr_19 = getelementptr [117 x i8]* %linebuff, i64 0, i64 18

ST_2: linebuff_addr_20 [1/1] 0.00ns
.preheader9.preheader:19  %linebuff_addr_20 = getelementptr [117 x i8]* %linebuff, i64 0, i64 19

ST_2: linebuff_addr_21 [1/1] 0.00ns
.preheader9.preheader:20  %linebuff_addr_21 = getelementptr [117 x i8]* %linebuff, i64 0, i64 20

ST_2: linebuff_addr_22 [1/1] 0.00ns
.preheader9.preheader:21  %linebuff_addr_22 = getelementptr [117 x i8]* %linebuff, i64 0, i64 21

ST_2: linebuff_addr_23 [1/1] 0.00ns
.preheader9.preheader:22  %linebuff_addr_23 = getelementptr [117 x i8]* %linebuff, i64 0, i64 22

ST_2: linebuff_addr_24 [1/1] 0.00ns
.preheader9.preheader:23  %linebuff_addr_24 = getelementptr [117 x i8]* %linebuff, i64 0, i64 23

ST_2: linebuff_addr_25 [1/1] 0.00ns
.preheader9.preheader:24  %linebuff_addr_25 = getelementptr [117 x i8]* %linebuff, i64 0, i64 24

ST_2: linebuff_addr_26 [1/1] 0.00ns
.preheader9.preheader:25  %linebuff_addr_26 = getelementptr [117 x i8]* %linebuff, i64 0, i64 25

ST_2: linebuff_addr_27 [1/1] 0.00ns
.preheader9.preheader:26  %linebuff_addr_27 = getelementptr [117 x i8]* %linebuff, i64 0, i64 26

ST_2: linebuff_addr_28 [1/1] 0.00ns
.preheader9.preheader:27  %linebuff_addr_28 = getelementptr [117 x i8]* %linebuff, i64 0, i64 27

ST_2: linebuff_addr_29 [1/1] 0.00ns
.preheader9.preheader:28  %linebuff_addr_29 = getelementptr [117 x i8]* %linebuff, i64 0, i64 28

ST_2: linebuff_addr_30 [1/1] 0.00ns
.preheader9.preheader:29  %linebuff_addr_30 = getelementptr [117 x i8]* %linebuff, i64 0, i64 29

ST_2: linebuff_addr_31 [1/1] 0.00ns
.preheader9.preheader:30  %linebuff_addr_31 = getelementptr [117 x i8]* %linebuff, i64 0, i64 30

ST_2: linebuff_addr_32 [1/1] 0.00ns
.preheader9.preheader:31  %linebuff_addr_32 = getelementptr [117 x i8]* %linebuff, i64 0, i64 31

ST_2: linebuff_addr_33 [1/1] 0.00ns
.preheader9.preheader:32  %linebuff_addr_33 = getelementptr [117 x i8]* %linebuff, i64 0, i64 32

ST_2: linebuff_addr_34 [1/1] 0.00ns
.preheader9.preheader:33  %linebuff_addr_34 = getelementptr [117 x i8]* %linebuff, i64 0, i64 33

ST_2: linebuff_addr_35 [1/1] 0.00ns
.preheader9.preheader:34  %linebuff_addr_35 = getelementptr [117 x i8]* %linebuff, i64 0, i64 34

ST_2: linebuff_addr_36 [1/1] 0.00ns
.preheader9.preheader:35  %linebuff_addr_36 = getelementptr [117 x i8]* %linebuff, i64 0, i64 35

ST_2: linebuff_addr_37 [1/1] 0.00ns
.preheader9.preheader:36  %linebuff_addr_37 = getelementptr [117 x i8]* %linebuff, i64 0, i64 36

ST_2: linebuff_addr_38 [1/1] 0.00ns
.preheader9.preheader:37  %linebuff_addr_38 = getelementptr [117 x i8]* %linebuff, i64 0, i64 37

ST_2: linebuff_addr_39 [1/1] 0.00ns
.preheader9.preheader:38  %linebuff_addr_39 = getelementptr [117 x i8]* %linebuff, i64 0, i64 38

ST_2: linebuff_addr_40 [1/1] 0.00ns
.preheader9.preheader:39  %linebuff_addr_40 = getelementptr [117 x i8]* %linebuff, i64 0, i64 39

ST_2: linebuff_addr_41 [1/1] 0.00ns
.preheader9.preheader:40  %linebuff_addr_41 = getelementptr [117 x i8]* %linebuff, i64 0, i64 40

ST_2: linebuff_addr_42 [1/1] 0.00ns
.preheader9.preheader:41  %linebuff_addr_42 = getelementptr [117 x i8]* %linebuff, i64 0, i64 41

ST_2: linebuff_addr_43 [1/1] 0.00ns
.preheader9.preheader:42  %linebuff_addr_43 = getelementptr [117 x i8]* %linebuff, i64 0, i64 42

ST_2: linebuff_addr_44 [1/1] 0.00ns
.preheader9.preheader:43  %linebuff_addr_44 = getelementptr [117 x i8]* %linebuff, i64 0, i64 43

ST_2: linebuff_addr_45 [1/1] 0.00ns
.preheader9.preheader:44  %linebuff_addr_45 = getelementptr [117 x i8]* %linebuff, i64 0, i64 44

ST_2: linebuff_addr_46 [1/1] 0.00ns
.preheader9.preheader:45  %linebuff_addr_46 = getelementptr [117 x i8]* %linebuff, i64 0, i64 45

ST_2: linebuff_addr_47 [1/1] 0.00ns
.preheader9.preheader:46  %linebuff_addr_47 = getelementptr [117 x i8]* %linebuff, i64 0, i64 46

ST_2: linebuff_addr_48 [1/1] 0.00ns
.preheader9.preheader:47  %linebuff_addr_48 = getelementptr [117 x i8]* %linebuff, i64 0, i64 47

ST_2: linebuff_addr_49 [1/1] 0.00ns
.preheader9.preheader:48  %linebuff_addr_49 = getelementptr [117 x i8]* %linebuff, i64 0, i64 48

ST_2: linebuff_addr_50 [1/1] 0.00ns
.preheader9.preheader:49  %linebuff_addr_50 = getelementptr [117 x i8]* %linebuff, i64 0, i64 49

ST_2: linebuff_addr_51 [1/1] 0.00ns
.preheader9.preheader:50  %linebuff_addr_51 = getelementptr [117 x i8]* %linebuff, i64 0, i64 50

ST_2: linebuff_addr_52 [1/1] 0.00ns
.preheader9.preheader:51  %linebuff_addr_52 = getelementptr [117 x i8]* %linebuff, i64 0, i64 51

ST_2: linebuff_addr_53 [1/1] 0.00ns
.preheader9.preheader:52  %linebuff_addr_53 = getelementptr [117 x i8]* %linebuff, i64 0, i64 52

ST_2: linebuff_addr_54 [1/1] 0.00ns
.preheader9.preheader:53  %linebuff_addr_54 = getelementptr [117 x i8]* %linebuff, i64 0, i64 53

ST_2: linebuff_addr_55 [1/1] 0.00ns
.preheader9.preheader:54  %linebuff_addr_55 = getelementptr [117 x i8]* %linebuff, i64 0, i64 54

ST_2: linebuff_addr_56 [1/1] 0.00ns
.preheader9.preheader:55  %linebuff_addr_56 = getelementptr [117 x i8]* %linebuff, i64 0, i64 55

ST_2: linebuff_addr_57 [1/1] 0.00ns
.preheader9.preheader:56  %linebuff_addr_57 = getelementptr [117 x i8]* %linebuff, i64 0, i64 56

ST_2: linebuff_addr_58 [1/1] 0.00ns
.preheader9.preheader:57  %linebuff_addr_58 = getelementptr [117 x i8]* %linebuff, i64 0, i64 57

ST_2: linebuff_addr_59 [1/1] 0.00ns
.preheader9.preheader:58  %linebuff_addr_59 = getelementptr [117 x i8]* %linebuff, i64 0, i64 58

ST_2: linebuff_addr_60 [1/1] 0.00ns
.preheader9.preheader:59  %linebuff_addr_60 = getelementptr [117 x i8]* %linebuff, i64 0, i64 59

ST_2: linebuff_addr_61 [1/1] 0.00ns
.preheader9.preheader:60  %linebuff_addr_61 = getelementptr [117 x i8]* %linebuff, i64 0, i64 60

ST_2: linebuff_addr_62 [1/1] 0.00ns
.preheader9.preheader:61  %linebuff_addr_62 = getelementptr [117 x i8]* %linebuff, i64 0, i64 61

ST_2: linebuff_addr_63 [1/1] 0.00ns
.preheader9.preheader:62  %linebuff_addr_63 = getelementptr [117 x i8]* %linebuff, i64 0, i64 62

ST_2: linebuff_addr_64 [1/1] 0.00ns
.preheader9.preheader:63  %linebuff_addr_64 = getelementptr [117 x i8]* %linebuff, i64 0, i64 63

ST_2: linebuff_addr_65 [1/1] 0.00ns
.preheader9.preheader:64  %linebuff_addr_65 = getelementptr [117 x i8]* %linebuff, i64 0, i64 64

ST_2: linebuff_addr_66 [1/1] 0.00ns
.preheader9.preheader:65  %linebuff_addr_66 = getelementptr [117 x i8]* %linebuff, i64 0, i64 65

ST_2: linebuff_addr_67 [1/1] 0.00ns
.preheader9.preheader:66  %linebuff_addr_67 = getelementptr [117 x i8]* %linebuff, i64 0, i64 66

ST_2: linebuff_addr_68 [1/1] 0.00ns
.preheader9.preheader:67  %linebuff_addr_68 = getelementptr [117 x i8]* %linebuff, i64 0, i64 67

ST_2: linebuff_addr_69 [1/1] 0.00ns
.preheader9.preheader:68  %linebuff_addr_69 = getelementptr [117 x i8]* %linebuff, i64 0, i64 68

ST_2: linebuff_addr_70 [1/1] 0.00ns
.preheader9.preheader:69  %linebuff_addr_70 = getelementptr [117 x i8]* %linebuff, i64 0, i64 69

ST_2: linebuff_addr_71 [1/1] 0.00ns
.preheader9.preheader:70  %linebuff_addr_71 = getelementptr [117 x i8]* %linebuff, i64 0, i64 70

ST_2: linebuff_addr_72 [1/1] 0.00ns
.preheader9.preheader:71  %linebuff_addr_72 = getelementptr [117 x i8]* %linebuff, i64 0, i64 71

ST_2: linebuff_addr_73 [1/1] 0.00ns
.preheader9.preheader:72  %linebuff_addr_73 = getelementptr [117 x i8]* %linebuff, i64 0, i64 72

ST_2: linebuff_addr_74 [1/1] 0.00ns
.preheader9.preheader:73  %linebuff_addr_74 = getelementptr [117 x i8]* %linebuff, i64 0, i64 73

ST_2: linebuff_addr_75 [1/1] 0.00ns
.preheader9.preheader:74  %linebuff_addr_75 = getelementptr [117 x i8]* %linebuff, i64 0, i64 74

ST_2: linebuff_addr_76 [1/1] 0.00ns
.preheader9.preheader:75  %linebuff_addr_76 = getelementptr [117 x i8]* %linebuff, i64 0, i64 75

ST_2: linebuff_addr_77 [1/1] 0.00ns
.preheader9.preheader:76  %linebuff_addr_77 = getelementptr [117 x i8]* %linebuff, i64 0, i64 76

ST_2: linebuff_addr_78 [1/1] 0.00ns
.preheader9.preheader:77  %linebuff_addr_78 = getelementptr [117 x i8]* %linebuff, i64 0, i64 77

ST_2: linebuff_addr_79 [1/1] 0.00ns
.preheader9.preheader:78  %linebuff_addr_79 = getelementptr [117 x i8]* %linebuff, i64 0, i64 78

ST_2: linebuff_addr_80 [1/1] 0.00ns
.preheader9.preheader:79  %linebuff_addr_80 = getelementptr [117 x i8]* %linebuff, i64 0, i64 79

ST_2: linebuff_addr_81 [1/1] 0.00ns
.preheader9.preheader:80  %linebuff_addr_81 = getelementptr [117 x i8]* %linebuff, i64 0, i64 80

ST_2: linebuff_addr_82 [1/1] 0.00ns
.preheader9.preheader:81  %linebuff_addr_82 = getelementptr [117 x i8]* %linebuff, i64 0, i64 81

ST_2: linebuff_addr_83 [1/1] 0.00ns
.preheader9.preheader:82  %linebuff_addr_83 = getelementptr [117 x i8]* %linebuff, i64 0, i64 82

ST_2: linebuff_addr_84 [1/1] 0.00ns
.preheader9.preheader:83  %linebuff_addr_84 = getelementptr [117 x i8]* %linebuff, i64 0, i64 83

ST_2: linebuff_addr_85 [1/1] 0.00ns
.preheader9.preheader:84  %linebuff_addr_85 = getelementptr [117 x i8]* %linebuff, i64 0, i64 84

ST_2: linebuff_addr_86 [1/1] 0.00ns
.preheader9.preheader:85  %linebuff_addr_86 = getelementptr [117 x i8]* %linebuff, i64 0, i64 85

ST_2: linebuff_addr_87 [1/1] 0.00ns
.preheader9.preheader:86  %linebuff_addr_87 = getelementptr [117 x i8]* %linebuff, i64 0, i64 86

ST_2: linebuff_addr_88 [1/1] 0.00ns
.preheader9.preheader:87  %linebuff_addr_88 = getelementptr [117 x i8]* %linebuff, i64 0, i64 87

ST_2: linebuff_addr_89 [1/1] 0.00ns
.preheader9.preheader:88  %linebuff_addr_89 = getelementptr [117 x i8]* %linebuff, i64 0, i64 88

ST_2: linebuff_addr_90 [1/1] 0.00ns
.preheader9.preheader:89  %linebuff_addr_90 = getelementptr [117 x i8]* %linebuff, i64 0, i64 89

ST_2: linebuff_addr_91 [1/1] 0.00ns
.preheader9.preheader:90  %linebuff_addr_91 = getelementptr [117 x i8]* %linebuff, i64 0, i64 90

ST_2: linebuff_addr_92 [1/1] 0.00ns
.preheader9.preheader:91  %linebuff_addr_92 = getelementptr [117 x i8]* %linebuff, i64 0, i64 91

ST_2: linebuff_addr_93 [1/1] 0.00ns
.preheader9.preheader:92  %linebuff_addr_93 = getelementptr [117 x i8]* %linebuff, i64 0, i64 92

ST_2: linebuff_addr_94 [1/1] 0.00ns
.preheader9.preheader:93  %linebuff_addr_94 = getelementptr [117 x i8]* %linebuff, i64 0, i64 93

ST_2: linebuff_addr_95 [1/1] 0.00ns
.preheader9.preheader:94  %linebuff_addr_95 = getelementptr [117 x i8]* %linebuff, i64 0, i64 94

ST_2: linebuff_addr_96 [1/1] 0.00ns
.preheader9.preheader:95  %linebuff_addr_96 = getelementptr [117 x i8]* %linebuff, i64 0, i64 95

ST_2: linebuff_addr_97 [1/1] 0.00ns
.preheader9.preheader:96  %linebuff_addr_97 = getelementptr [117 x i8]* %linebuff, i64 0, i64 96

ST_2: linebuff_addr_98 [1/1] 0.00ns
.preheader9.preheader:97  %linebuff_addr_98 = getelementptr [117 x i8]* %linebuff, i64 0, i64 97

ST_2: linebuff_addr_99 [1/1] 0.00ns
.preheader9.preheader:98  %linebuff_addr_99 = getelementptr [117 x i8]* %linebuff, i64 0, i64 98

ST_2: linebuff_addr_100 [1/1] 0.00ns
.preheader9.preheader:99  %linebuff_addr_100 = getelementptr [117 x i8]* %linebuff, i64 0, i64 99

ST_2: linebuff_addr_101 [1/1] 0.00ns
.preheader9.preheader:100  %linebuff_addr_101 = getelementptr [117 x i8]* %linebuff, i64 0, i64 100

ST_2: linebuff_addr_102 [1/1] 0.00ns
.preheader9.preheader:101  %linebuff_addr_102 = getelementptr [117 x i8]* %linebuff, i64 0, i64 101

ST_2: linebuff_addr_103 [1/1] 0.00ns
.preheader9.preheader:102  %linebuff_addr_103 = getelementptr [117 x i8]* %linebuff, i64 0, i64 102

ST_2: linebuff_addr_104 [1/1] 0.00ns
.preheader9.preheader:103  %linebuff_addr_104 = getelementptr [117 x i8]* %linebuff, i64 0, i64 103

ST_2: linebuff_addr_105 [1/1] 0.00ns
.preheader9.preheader:104  %linebuff_addr_105 = getelementptr [117 x i8]* %linebuff, i64 0, i64 104

ST_2: linebuff_addr_106 [1/1] 0.00ns
.preheader9.preheader:105  %linebuff_addr_106 = getelementptr [117 x i8]* %linebuff, i64 0, i64 105

ST_2: linebuff_addr_107 [1/1] 0.00ns
.preheader9.preheader:106  %linebuff_addr_107 = getelementptr [117 x i8]* %linebuff, i64 0, i64 106

ST_2: linebuff_addr_108 [1/1] 0.00ns
.preheader9.preheader:107  %linebuff_addr_108 = getelementptr [117 x i8]* %linebuff, i64 0, i64 107

ST_2: linebuff_addr_109 [1/1] 0.00ns
.preheader9.preheader:108  %linebuff_addr_109 = getelementptr [117 x i8]* %linebuff, i64 0, i64 108

ST_2: linebuff_addr_110 [1/1] 0.00ns
.preheader9.preheader:109  %linebuff_addr_110 = getelementptr [117 x i8]* %linebuff, i64 0, i64 109

ST_2: linebuff_addr_111 [1/1] 0.00ns
.preheader9.preheader:110  %linebuff_addr_111 = getelementptr [117 x i8]* %linebuff, i64 0, i64 110

ST_2: linebuff_addr_112 [1/1] 0.00ns
.preheader9.preheader:111  %linebuff_addr_112 = getelementptr [117 x i8]* %linebuff, i64 0, i64 111

ST_2: linebuff_addr_113 [1/1] 0.00ns
.preheader9.preheader:112  %linebuff_addr_113 = getelementptr [117 x i8]* %linebuff, i64 0, i64 112

ST_2: linebuff_addr_114 [1/1] 0.00ns
.preheader9.preheader:113  %linebuff_addr_114 = getelementptr [117 x i8]* %linebuff, i64 0, i64 113

ST_2: linebuff_addr_115 [1/1] 0.00ns
.preheader9.preheader:114  %linebuff_addr_115 = getelementptr [117 x i8]* %linebuff, i64 0, i64 114

ST_2: linebuff_addr_116 [1/1] 0.00ns
.preheader9.preheader:115  %linebuff_addr_116 = getelementptr [117 x i8]* %linebuff, i64 0, i64 115

ST_2: linebuff_addr_117 [1/1] 0.00ns
.preheader9.preheader:116  %linebuff_addr_117 = getelementptr [117 x i8]* %linebuff, i64 0, i64 116

ST_2: weights_addr [1/1] 0.00ns
.preheader9.preheader:117  %weights_addr = getelementptr [25 x float]* %weights, i64 0, i64 0

ST_2: weights_addr_1 [1/1] 0.00ns
.preheader9.preheader:118  %weights_addr_1 = getelementptr [25 x float]* %weights, i64 0, i64 1

ST_2: weights_addr_2 [1/1] 0.00ns
.preheader9.preheader:119  %weights_addr_2 = getelementptr [25 x float]* %weights, i64 0, i64 2

ST_2: weights_addr_3 [1/1] 0.00ns
.preheader9.preheader:120  %weights_addr_3 = getelementptr [25 x float]* %weights, i64 0, i64 3

ST_2: weights_addr_4 [1/1] 0.00ns
.preheader9.preheader:121  %weights_addr_4 = getelementptr [25 x float]* %weights, i64 0, i64 4

ST_2: weights_addr_5 [1/1] 0.00ns
.preheader9.preheader:122  %weights_addr_5 = getelementptr [25 x float]* %weights, i64 0, i64 5

ST_2: weights_addr_6 [1/1] 0.00ns
.preheader9.preheader:123  %weights_addr_6 = getelementptr [25 x float]* %weights, i64 0, i64 6

ST_2: weights_addr_7 [1/1] 0.00ns
.preheader9.preheader:124  %weights_addr_7 = getelementptr [25 x float]* %weights, i64 0, i64 7

ST_2: weights_addr_8 [1/1] 0.00ns
.preheader9.preheader:125  %weights_addr_8 = getelementptr [25 x float]* %weights, i64 0, i64 8

ST_2: weights_addr_9 [1/1] 0.00ns
.preheader9.preheader:126  %weights_addr_9 = getelementptr [25 x float]* %weights, i64 0, i64 9

ST_2: weights_addr_10 [1/1] 0.00ns
.preheader9.preheader:127  %weights_addr_10 = getelementptr [25 x float]* %weights, i64 0, i64 10

ST_2: weights_addr_11 [1/1] 0.00ns
.preheader9.preheader:128  %weights_addr_11 = getelementptr [25 x float]* %weights, i64 0, i64 11

ST_2: weights_addr_12 [1/1] 0.00ns
.preheader9.preheader:129  %weights_addr_12 = getelementptr [25 x float]* %weights, i64 0, i64 12

ST_2: weights_addr_13 [1/1] 0.00ns
.preheader9.preheader:130  %weights_addr_13 = getelementptr [25 x float]* %weights, i64 0, i64 13

ST_2: weights_addr_14 [1/1] 0.00ns
.preheader9.preheader:131  %weights_addr_14 = getelementptr [25 x float]* %weights, i64 0, i64 14

ST_2: weights_addr_15 [1/1] 0.00ns
.preheader9.preheader:132  %weights_addr_15 = getelementptr [25 x float]* %weights, i64 0, i64 15

ST_2: weights_addr_16 [1/1] 0.00ns
.preheader9.preheader:133  %weights_addr_16 = getelementptr [25 x float]* %weights, i64 0, i64 16

ST_2: weights_addr_17 [1/1] 0.00ns
.preheader9.preheader:134  %weights_addr_17 = getelementptr [25 x float]* %weights, i64 0, i64 17

ST_2: weights_addr_18 [1/1] 0.00ns
.preheader9.preheader:135  %weights_addr_18 = getelementptr [25 x float]* %weights, i64 0, i64 18

ST_2: weights_addr_19 [1/1] 0.00ns
.preheader9.preheader:136  %weights_addr_19 = getelementptr [25 x float]* %weights, i64 0, i64 19

ST_2: weights_addr_20 [1/1] 0.00ns
.preheader9.preheader:137  %weights_addr_20 = getelementptr [25 x float]* %weights, i64 0, i64 20

ST_2: weights_addr_21 [1/1] 0.00ns
.preheader9.preheader:138  %weights_addr_21 = getelementptr [25 x float]* %weights, i64 0, i64 21

ST_2: weights_addr_22 [1/1] 0.00ns
.preheader9.preheader:139  %weights_addr_22 = getelementptr [25 x float]* %weights, i64 0, i64 22

ST_2: weights_addr_23 [1/1] 0.00ns
.preheader9.preheader:140  %weights_addr_23 = getelementptr [25 x float]* %weights, i64 0, i64 23

ST_2: weights_addr_24 [1/1] 0.00ns
.preheader9.preheader:141  %weights_addr_24 = getelementptr [25 x float]* %weights, i64 0, i64 24

ST_2: stg_313 [1/1] 1.57ns
.preheader9.preheader:142  br label %.preheader9


 <State 3>: 7.70ns
ST_3: t [1/1] 0.00ns
.preheader9:0  %t = phi i32 [ %p_t, %._crit_edge10 ], [ 0, %.preheader9.preheader ]

ST_3: pixels_read [1/1] 0.00ns
.preheader9:1  %pixels_read = phi i10 [ %pixels_read_1, %._crit_edge10 ], [ 0, %.preheader9.preheader ]

ST_3: exitcond6 [1/1] 2.07ns
.preheader9:2  %exitcond6 = icmp eq i10 %pixels_read, -240

ST_3: pixels_read_1 [1/1] 1.84ns
.preheader9:3  %pixels_read_1 = add i10 %pixels_read, 1

ST_3: stg_318 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond6, label %.exitStub, label %._crit_edge.0

ST_3: pixels_read_cast9 [1/1] 0.00ns
._crit_edge.0:0  %pixels_read_cast9 = zext i10 %pixels_read to i32

ST_3: tmp_2 [1/1] 0.00ns
._crit_edge.0:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)

ST_3: m [1/1] 2.44ns
._crit_edge.0:8  %m = sub nsw i32 %pixels_read_cast9, %t

ST_3: tmp_4 [1/1] 2.52ns
._crit_edge.0:9  %tmp_4 = icmp sgt i32 %m, 27

ST_3: t_1 [1/1] 2.44ns
._crit_edge.0:10  %t_1 = add nsw i32 28, %t

ST_3: p_t [1/1] 1.37ns
._crit_edge.0:11  %p_t = select i1 %tmp_4, i32 %t_1, i32 %t

ST_3: linebuff_load [2/2] 2.39ns
._crit_edge.0:12  %linebuff_load = load i8* %linebuff_addr_1, align 1

ST_3: linebuff_load_1 [2/2] 2.39ns
._crit_edge.0:16  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

ST_3: weights_load [2/2] 2.39ns
._crit_edge.0:293  %weights_load = load float* %weights_addr, align 4

ST_3: weights_load_1 [2/2] 2.39ns
._crit_edge.0:296  %weights_load_1 = load float* %weights_addr_1, align 4

ST_3: tmp_1 [1/1] 2.07ns
._crit_edge.0:404  %tmp_1 = icmp ugt i10 %pixels_read, 116

ST_3: tmp_18 [1/1] 0.00ns
._crit_edge.0:405  %tmp_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %m, i32 2, i32 31)

ST_3: icmp1 [1/1] 2.49ns
._crit_edge.0:406  %icmp1 = icmp sgt i30 %tmp_18, 0

ST_3: not_s [1/1] 1.37ns
._crit_edge.0:407  %not_s = xor i1 %tmp_4, true

ST_3: tmp8 [1/1] 1.37ns
._crit_edge.0:408  %tmp8 = and i1 %tmp_1, %not_s

ST_3: empty_14 [1/1] 0.00ns
._crit_edge10:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_2)

ST_3: stg_335 [1/1] 0.00ns
._crit_edge10:1  br label %.preheader9


 <State 4>: 2.39ns
ST_4: linebuff_load [1/2] 2.39ns
._crit_edge.0:12  %linebuff_load = load i8* %linebuff_addr_1, align 1

ST_4: linebuff_load_1 [1/2] 2.39ns
._crit_edge.0:16  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

ST_4: linebuff_load_2 [2/2] 2.39ns
._crit_edge.0:20  %linebuff_load_2 = load i8* %linebuff_addr_4, align 1

ST_4: linebuff_load_3 [2/2] 2.39ns
._crit_edge.0:24  %linebuff_load_3 = load i8* %linebuff_addr_5, align 1

ST_4: weights_load [1/2] 2.39ns
._crit_edge.0:293  %weights_load = load float* %weights_addr, align 4

ST_4: weights_load_1 [1/2] 2.39ns
._crit_edge.0:296  %weights_load_1 = load float* %weights_addr_1, align 4

ST_4: weights_load_2 [2/2] 2.39ns
._crit_edge.0:299  %weights_load_2 = load float* %weights_addr_2, align 4

ST_4: weights_load_3 [2/2] 2.39ns
._crit_edge.0:302  %weights_load_3 = load float* %weights_addr_3, align 4

ST_4: or_cond [1/1] 1.37ns
._crit_edge.0:409  %or_cond = and i1 %tmp8, %icmp1

ST_4: stg_345 [1/1] 0.00ns
._crit_edge.0:410  br i1 %or_cond, label %2, label %._crit_edge10


 <State 5>: 6.41ns
ST_5: extLd1 [1/1] 0.00ns
._crit_edge.0:13  %extLd1 = zext i8 %linebuff_load to i32

ST_5: tmp_3 [6/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_5: linebuff_load_2 [1/2] 2.39ns
._crit_edge.0:20  %linebuff_load_2 = load i8* %linebuff_addr_4, align 1

ST_5: linebuff_load_3 [1/2] 2.39ns
._crit_edge.0:24  %linebuff_load_3 = load i8* %linebuff_addr_5, align 1

ST_5: linebuff_load_4 [2/2] 2.39ns
._crit_edge.0:28  %linebuff_load_4 = load i8* %linebuff_addr_6, align 1

ST_5: linebuff_load_28 [2/2] 2.39ns
._crit_edge.0:78  %linebuff_load_28 = load i8* %linebuff_addr_30, align 1

ST_5: weights_load_2 [1/2] 2.39ns
._crit_edge.0:299  %weights_load_2 = load float* %weights_addr_2, align 4

ST_5: weights_load_3 [1/2] 2.39ns
._crit_edge.0:302  %weights_load_3 = load float* %weights_addr_3, align 4

ST_5: weights_load_4 [2/2] 2.39ns
._crit_edge.0:305  %weights_load_4 = load float* %weights_addr_4, align 4

ST_5: weights_load_5 [2/2] 2.39ns
._crit_edge.0:308  %weights_load_5 = load float* %weights_addr_5, align 4


 <State 6>: 6.41ns
ST_6: tmp_3 [5/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_6: extLd2 [1/1] 0.00ns
._crit_edge.0:17  %extLd2 = zext i8 %linebuff_load_1 to i32

ST_6: tmp_20_0_1 [6/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_6: linebuff_load_4 [1/2] 2.39ns
._crit_edge.0:28  %linebuff_load_4 = load i8* %linebuff_addr_6, align 1

ST_6: linebuff_load_28 [1/2] 2.39ns
._crit_edge.0:78  %linebuff_load_28 = load i8* %linebuff_addr_30, align 1

ST_6: linebuff_load_29 [2/2] 2.39ns
._crit_edge.0:82  %linebuff_load_29 = load i8* %linebuff_addr_31, align 1

ST_6: linebuff_load_30 [2/2] 2.39ns
._crit_edge.0:86  %linebuff_load_30 = load i8* %linebuff_addr_32, align 1

ST_6: weights_load_4 [1/2] 2.39ns
._crit_edge.0:305  %weights_load_4 = load float* %weights_addr_4, align 4

ST_6: weights_load_5 [1/2] 2.39ns
._crit_edge.0:308  %weights_load_5 = load float* %weights_addr_5, align 4

ST_6: weights_load_6 [2/2] 2.39ns
._crit_edge.0:311  %weights_load_6 = load float* %weights_addr_6, align 4

ST_6: weights_load_7 [2/2] 2.39ns
._crit_edge.0:314  %weights_load_7 = load float* %weights_addr_7, align 4


 <State 7>: 6.41ns
ST_7: tmp_3 [4/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_7: tmp_20_0_1 [5/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_7: extLd3 [1/1] 0.00ns
._crit_edge.0:21  %extLd3 = zext i8 %linebuff_load_2 to i32

ST_7: tmp_20_0_2 [6/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_7: linebuff_load_29 [1/2] 2.39ns
._crit_edge.0:82  %linebuff_load_29 = load i8* %linebuff_addr_31, align 1

ST_7: linebuff_load_30 [1/2] 2.39ns
._crit_edge.0:86  %linebuff_load_30 = load i8* %linebuff_addr_32, align 1

ST_7: linebuff_load_31 [2/2] 2.39ns
._crit_edge.0:90  %linebuff_load_31 = load i8* %linebuff_addr_33, align 1

ST_7: linebuff_load_32 [2/2] 2.39ns
._crit_edge.0:94  %linebuff_load_32 = load i8* %linebuff_addr_34, align 1

ST_7: weights_load_6 [1/2] 2.39ns
._crit_edge.0:311  %weights_load_6 = load float* %weights_addr_6, align 4

ST_7: weights_load_7 [1/2] 2.39ns
._crit_edge.0:314  %weights_load_7 = load float* %weights_addr_7, align 4

ST_7: weights_load_8 [2/2] 2.39ns
._crit_edge.0:317  %weights_load_8 = load float* %weights_addr_8, align 4

ST_7: weights_load_9 [2/2] 2.39ns
._crit_edge.0:320  %weights_load_9 = load float* %weights_addr_9, align 4


 <State 8>: 6.41ns
ST_8: tmp_3 [3/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_8: tmp_20_0_1 [4/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_8: tmp_20_0_2 [5/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_8: extLd4 [1/1] 0.00ns
._crit_edge.0:25  %extLd4 = zext i8 %linebuff_load_3 to i32

ST_8: tmp_20_0_3 [6/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_8: linebuff_load_31 [1/2] 2.39ns
._crit_edge.0:90  %linebuff_load_31 = load i8* %linebuff_addr_33, align 1

ST_8: linebuff_load_32 [1/2] 2.39ns
._crit_edge.0:94  %linebuff_load_32 = load i8* %linebuff_addr_34, align 1

ST_8: linebuff_load_56 [2/2] 2.39ns
._crit_edge.0:144  %linebuff_load_56 = load i8* %linebuff_addr_58, align 1

ST_8: linebuff_load_57 [2/2] 2.39ns
._crit_edge.0:148  %linebuff_load_57 = load i8* %linebuff_addr_59, align 1

ST_8: weights_load_8 [1/2] 2.39ns
._crit_edge.0:317  %weights_load_8 = load float* %weights_addr_8, align 4

ST_8: weights_load_9 [1/2] 2.39ns
._crit_edge.0:320  %weights_load_9 = load float* %weights_addr_9, align 4

ST_8: weights_load_10 [2/2] 2.39ns
._crit_edge.0:323  %weights_load_10 = load float* %weights_addr_10, align 4

ST_8: weights_load_11 [2/2] 2.39ns
._crit_edge.0:326  %weights_load_11 = load float* %weights_addr_11, align 4


 <State 9>: 6.41ns
ST_9: tmp_3 [2/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_9: tmp_20_0_1 [3/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_9: tmp_20_0_2 [4/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_9: tmp_20_0_3 [5/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_9: extLd5 [1/1] 0.00ns
._crit_edge.0:29  %extLd5 = zext i8 %linebuff_load_4 to i32

ST_9: tmp_20_0_4 [6/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_9: linebuff_load_56 [1/2] 2.39ns
._crit_edge.0:144  %linebuff_load_56 = load i8* %linebuff_addr_58, align 1

ST_9: linebuff_load_57 [1/2] 2.39ns
._crit_edge.0:148  %linebuff_load_57 = load i8* %linebuff_addr_59, align 1

ST_9: linebuff_load_58 [2/2] 2.39ns
._crit_edge.0:152  %linebuff_load_58 = load i8* %linebuff_addr_60, align 1

ST_9: linebuff_load_59 [2/2] 2.39ns
._crit_edge.0:156  %linebuff_load_59 = load i8* %linebuff_addr_61, align 1

ST_9: weights_load_10 [1/2] 2.39ns
._crit_edge.0:323  %weights_load_10 = load float* %weights_addr_10, align 4

ST_9: weights_load_11 [1/2] 2.39ns
._crit_edge.0:326  %weights_load_11 = load float* %weights_addr_11, align 4

ST_9: weights_load_12 [2/2] 2.39ns
._crit_edge.0:329  %weights_load_12 = load float* %weights_addr_12, align 4

ST_9: weights_load_13 [2/2] 2.39ns
._crit_edge.0:332  %weights_load_13 = load float* %weights_addr_13, align 4


 <State 10>: 6.41ns
ST_10: tmp_3 [1/6] 6.41ns
._crit_edge.0:14  %tmp_3 = sitofp i32 %extLd1 to float

ST_10: tmp_20_0_1 [2/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_10: tmp_20_0_2 [3/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_10: tmp_20_0_3 [4/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_10: tmp_20_0_4 [5/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_10: extLd6 [1/1] 0.00ns
._crit_edge.0:79  %extLd6 = zext i8 %linebuff_load_28 to i32

ST_10: tmp_20_1 [6/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_10: linebuff_load_58 [1/2] 2.39ns
._crit_edge.0:152  %linebuff_load_58 = load i8* %linebuff_addr_60, align 1

ST_10: linebuff_load_59 [1/2] 2.39ns
._crit_edge.0:156  %linebuff_load_59 = load i8* %linebuff_addr_61, align 1

ST_10: linebuff_load_60 [2/2] 2.39ns
._crit_edge.0:160  %linebuff_load_60 = load i8* %linebuff_addr_62, align 1

ST_10: linebuff_load_84 [2/2] 2.39ns
._crit_edge.0:210  %linebuff_load_84 = load i8* %linebuff_addr_86, align 1

ST_10: weights_load_12 [1/2] 2.39ns
._crit_edge.0:329  %weights_load_12 = load float* %weights_addr_12, align 4

ST_10: weights_load_13 [1/2] 2.39ns
._crit_edge.0:332  %weights_load_13 = load float* %weights_addr_13, align 4

ST_10: weights_load_14 [2/2] 2.39ns
._crit_edge.0:335  %weights_load_14 = load float* %weights_addr_14, align 4

ST_10: weights_load_15 [2/2] 2.39ns
._crit_edge.0:338  %weights_load_15 = load float* %weights_addr_15, align 4


 <State 11>: 6.41ns
ST_11: tmp_20_0_1 [1/6] 6.41ns
._crit_edge.0:18  %tmp_20_0_1 = sitofp i32 %extLd2 to float

ST_11: tmp_20_0_2 [2/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_11: tmp_20_0_3 [3/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_11: tmp_20_0_4 [4/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_11: tmp_20_1 [5/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_11: extLd7 [1/1] 0.00ns
._crit_edge.0:83  %extLd7 = zext i8 %linebuff_load_29 to i32

ST_11: tmp_20_1_1 [6/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_11: linebuff_load_60 [1/2] 2.39ns
._crit_edge.0:160  %linebuff_load_60 = load i8* %linebuff_addr_62, align 1

ST_11: linebuff_load_84 [1/2] 2.39ns
._crit_edge.0:210  %linebuff_load_84 = load i8* %linebuff_addr_86, align 1

ST_11: linebuff_load_85 [2/2] 2.39ns
._crit_edge.0:214  %linebuff_load_85 = load i8* %linebuff_addr_87, align 1

ST_11: linebuff_load_86 [2/2] 2.39ns
._crit_edge.0:218  %linebuff_load_86 = load i8* %linebuff_addr_88, align 1

ST_11: tmp_8 [4/4] 5.70ns
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

ST_11: weights_load_14 [1/2] 2.39ns
._crit_edge.0:335  %weights_load_14 = load float* %weights_addr_14, align 4

ST_11: weights_load_15 [1/2] 2.39ns
._crit_edge.0:338  %weights_load_15 = load float* %weights_addr_15, align 4

ST_11: weights_load_16 [2/2] 2.39ns
._crit_edge.0:341  %weights_load_16 = load float* %weights_addr_16, align 4

ST_11: weights_load_17 [2/2] 2.39ns
._crit_edge.0:344  %weights_load_17 = load float* %weights_addr_17, align 4


 <State 12>: 6.41ns
ST_12: tmp_20_0_2 [1/6] 6.41ns
._crit_edge.0:22  %tmp_20_0_2 = sitofp i32 %extLd3 to float

ST_12: tmp_20_0_3 [2/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_12: tmp_20_0_4 [3/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_12: tmp_20_1 [4/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_12: tmp_20_1_1 [5/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_12: extLd8 [1/1] 0.00ns
._crit_edge.0:87  %extLd8 = zext i8 %linebuff_load_30 to i32

ST_12: tmp_20_1_2 [6/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_12: linebuff_load_85 [1/2] 2.39ns
._crit_edge.0:214  %linebuff_load_85 = load i8* %linebuff_addr_87, align 1

ST_12: linebuff_load_86 [1/2] 2.39ns
._crit_edge.0:218  %linebuff_load_86 = load i8* %linebuff_addr_88, align 1

ST_12: linebuff_load_87 [2/2] 2.39ns
._crit_edge.0:222  %linebuff_load_87 = load i8* %linebuff_addr_89, align 1

ST_12: linebuff_load_88 [2/2] 2.39ns
._crit_edge.0:226  %linebuff_load_88 = load i8* %linebuff_addr_90, align 1

ST_12: tmp_8 [3/4] 5.70ns
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

ST_12: tmp_23_0_1 [4/4] 5.70ns
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

ST_12: weights_load_16 [1/2] 2.39ns
._crit_edge.0:341  %weights_load_16 = load float* %weights_addr_16, align 4

ST_12: weights_load_17 [1/2] 2.39ns
._crit_edge.0:344  %weights_load_17 = load float* %weights_addr_17, align 4

ST_12: weights_load_18 [2/2] 2.39ns
._crit_edge.0:347  %weights_load_18 = load float* %weights_addr_18, align 4

ST_12: weights_load_19 [2/2] 2.39ns
._crit_edge.0:350  %weights_load_19 = load float* %weights_addr_19, align 4


 <State 13>: 6.41ns
ST_13: tmp_20_0_3 [1/6] 6.41ns
._crit_edge.0:26  %tmp_20_0_3 = sitofp i32 %extLd4 to float

ST_13: tmp_20_0_4 [2/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_13: tmp_20_1 [3/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_13: tmp_20_1_1 [4/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_13: tmp_20_1_2 [5/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_13: extLd9 [1/1] 0.00ns
._crit_edge.0:91  %extLd9 = zext i8 %linebuff_load_31 to i32

ST_13: tmp_20_1_3 [6/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_13: linebuff_load_87 [1/2] 2.39ns
._crit_edge.0:222  %linebuff_load_87 = load i8* %linebuff_addr_89, align 1

ST_13: linebuff_load_88 [1/2] 2.39ns
._crit_edge.0:226  %linebuff_load_88 = load i8* %linebuff_addr_90, align 1

ST_13: linebuff_load_112 [2/2] 2.39ns
._crit_edge.0:276  %linebuff_load_112 = load i8* %linebuff_addr_114, align 1

ST_13: linebuff_load_113 [2/2] 2.39ns
._crit_edge.0:280  %linebuff_load_113 = load i8* %linebuff_addr_115, align 1

ST_13: tmp_8 [2/4] 5.70ns
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

ST_13: tmp_23_0_1 [3/4] 5.70ns
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

ST_13: tmp_23_0_2 [4/4] 5.70ns
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

ST_13: weights_load_18 [1/2] 2.39ns
._crit_edge.0:347  %weights_load_18 = load float* %weights_addr_18, align 4

ST_13: weights_load_19 [1/2] 2.39ns
._crit_edge.0:350  %weights_load_19 = load float* %weights_addr_19, align 4

ST_13: weights_load_20 [2/2] 2.39ns
._crit_edge.0:353  %weights_load_20 = load float* %weights_addr_20, align 4

ST_13: weights_load_21 [2/2] 2.39ns
._crit_edge.0:356  %weights_load_21 = load float* %weights_addr_21, align 4


 <State 14>: 6.41ns
ST_14: tmp_20_0_4 [1/6] 6.41ns
._crit_edge.0:30  %tmp_20_0_4 = sitofp i32 %extLd5 to float

ST_14: tmp_20_1 [2/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_14: tmp_20_1_1 [3/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_14: tmp_20_1_2 [4/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_14: tmp_20_1_3 [5/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_14: extLd10 [1/1] 0.00ns
._crit_edge.0:95  %extLd10 = zext i8 %linebuff_load_32 to i32

ST_14: tmp_20_1_4 [6/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_14: linebuff_load_112 [1/2] 2.39ns
._crit_edge.0:276  %linebuff_load_112 = load i8* %linebuff_addr_114, align 1

ST_14: linebuff_load_113 [1/2] 2.39ns
._crit_edge.0:280  %linebuff_load_113 = load i8* %linebuff_addr_115, align 1

ST_14: linebuff_load_114 [2/2] 2.39ns
._crit_edge.0:284  %linebuff_load_114 = load i8* %linebuff_addr_116, align 1

ST_14: linebuff_load_115 [2/2] 2.39ns
._crit_edge.0:288  %linebuff_load_115 = load i8* %linebuff_addr_117, align 1

ST_14: tmp_8 [1/4] 5.70ns
._crit_edge.0:294  %tmp_8 = fmul float %tmp_3, %weights_load

ST_14: tmp_23_0_1 [2/4] 5.70ns
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

ST_14: tmp_23_0_2 [3/4] 5.70ns
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

ST_14: tmp_23_0_3 [4/4] 5.70ns
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

ST_14: weights_load_20 [1/2] 2.39ns
._crit_edge.0:353  %weights_load_20 = load float* %weights_addr_20, align 4

ST_14: weights_load_21 [1/2] 2.39ns
._crit_edge.0:356  %weights_load_21 = load float* %weights_addr_21, align 4

ST_14: weights_load_22 [2/2] 2.39ns
._crit_edge.0:359  %weights_load_22 = load float* %weights_addr_22, align 4

ST_14: weights_load_23 [2/2] 2.39ns
._crit_edge.0:362  %weights_load_23 = load float* %weights_addr_23, align 4


 <State 15>: 7.26ns
ST_15: stg_491 [1/1] 2.39ns
._crit_edge.0:19  store i8 %linebuff_load_1, i8* %linebuff_addr_1, align 1

ST_15: stg_492 [1/1] 2.39ns
._crit_edge.0:23  store i8 %linebuff_load_2, i8* %linebuff_addr_3, align 1

ST_15: tmp_20_1 [1/6] 6.41ns
._crit_edge.0:80  %tmp_20_1 = sitofp i32 %extLd6 to float

ST_15: tmp_20_1_1 [2/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_15: tmp_20_1_2 [3/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_15: tmp_20_1_3 [4/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_15: tmp_20_1_4 [5/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_15: extLd11 [1/1] 0.00ns
._crit_edge.0:145  %extLd11 = zext i8 %linebuff_load_56 to i32

ST_15: tmp_20_2 [6/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_15: linebuff_load_114 [1/2] 2.39ns
._crit_edge.0:284  %linebuff_load_114 = load i8* %linebuff_addr_116, align 1

ST_15: linebuff_load_115 [1/2] 2.39ns
._crit_edge.0:288  %linebuff_load_115 = load i8* %linebuff_addr_117, align 1

ST_15: output_2 [5/5] 7.26ns
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

ST_15: tmp_23_0_1 [1/4] 5.70ns
._crit_edge.0:297  %tmp_23_0_1 = fmul float %tmp_20_0_1, %weights_load_1

ST_15: tmp_23_0_2 [2/4] 5.70ns
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

ST_15: tmp_23_0_3 [3/4] 5.70ns
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

ST_15: tmp_23_0_4 [4/4] 5.70ns
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

ST_15: weights_load_22 [1/2] 2.39ns
._crit_edge.0:359  %weights_load_22 = load float* %weights_addr_22, align 4

ST_15: weights_load_23 [1/2] 2.39ns
._crit_edge.0:362  %weights_load_23 = load float* %weights_addr_23, align 4

ST_15: weights_load_24 [2/2] 2.39ns
._crit_edge.0:365  %weights_load_24 = load float* %weights_addr_24, align 4


 <State 16>: 7.26ns
ST_16: stg_510 [1/1] 2.39ns
._crit_edge.0:27  store i8 %linebuff_load_3, i8* %linebuff_addr_4, align 1

ST_16: stg_511 [1/1] 2.39ns
._crit_edge.0:31  store i8 %linebuff_load_4, i8* %linebuff_addr_5, align 1

ST_16: tmp_20_1_1 [1/6] 6.41ns
._crit_edge.0:84  %tmp_20_1_1 = sitofp i32 %extLd7 to float

ST_16: tmp_20_1_2 [2/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_16: tmp_20_1_3 [3/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_16: tmp_20_1_4 [4/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_16: tmp_20_2 [5/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_16: extLd12 [1/1] 0.00ns
._crit_edge.0:149  %extLd12 = zext i8 %linebuff_load_57 to i32

ST_16: tmp_20_2_1 [6/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_16: output_2 [4/5] 7.26ns
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

ST_16: tmp_23_0_2 [1/4] 5.70ns
._crit_edge.0:300  %tmp_23_0_2 = fmul float %tmp_20_0_2, %weights_load_2

ST_16: tmp_23_0_3 [2/4] 5.70ns
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

ST_16: tmp_23_0_4 [3/4] 5.70ns
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

ST_16: tmp_23_1 [4/4] 5.70ns
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

ST_16: weights_load_24 [1/2] 2.39ns
._crit_edge.0:365  %weights_load_24 = load float* %weights_addr_24, align 4


 <State 17>: 7.26ns
ST_17: linebuff_load_5 [2/2] 2.39ns
._crit_edge.0:32  %linebuff_load_5 = load i8* %linebuff_addr_7, align 1

ST_17: stg_526 [1/1] 2.39ns
._crit_edge.0:85  store i8 %linebuff_load_29, i8* %linebuff_addr_30, align 1

ST_17: tmp_20_1_2 [1/6] 6.41ns
._crit_edge.0:88  %tmp_20_1_2 = sitofp i32 %extLd8 to float

ST_17: tmp_20_1_3 [2/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_17: tmp_20_1_4 [3/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_17: tmp_20_2 [4/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_17: tmp_20_2_1 [5/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_17: extLd13 [1/1] 0.00ns
._crit_edge.0:153  %extLd13 = zext i8 %linebuff_load_58 to i32

ST_17: tmp_20_2_2 [6/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_17: output_2 [3/5] 7.26ns
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

ST_17: tmp_23_0_3 [1/4] 5.70ns
._crit_edge.0:303  %tmp_23_0_3 = fmul float %tmp_20_0_3, %weights_load_3

ST_17: tmp_23_0_4 [2/4] 5.70ns
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

ST_17: tmp_23_1 [3/4] 5.70ns
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

ST_17: tmp_23_1_1 [4/4] 5.70ns
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6


 <State 18>: 7.26ns
ST_18: linebuff_load_5 [1/2] 2.39ns
._crit_edge.0:32  %linebuff_load_5 = load i8* %linebuff_addr_7, align 1

ST_18: stg_540 [1/1] 2.39ns
._crit_edge.0:33  store i8 %linebuff_load_5, i8* %linebuff_addr_6, align 1

ST_18: linebuff_load_6 [2/2] 2.39ns
._crit_edge.0:34  %linebuff_load_6 = load i8* %linebuff_addr_8, align 1

ST_18: tmp_20_1_3 [1/6] 6.41ns
._crit_edge.0:92  %tmp_20_1_3 = sitofp i32 %extLd9 to float

ST_18: tmp_20_1_4 [2/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_18: tmp_20_2 [3/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_18: tmp_20_2_1 [4/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_18: tmp_20_2_2 [5/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_18: extLd14 [1/1] 0.00ns
._crit_edge.0:157  %extLd14 = zext i8 %linebuff_load_59 to i32

ST_18: tmp_20_2_3 [6/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_18: output_2 [2/5] 7.26ns
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

ST_18: tmp_23_0_4 [1/4] 5.70ns
._crit_edge.0:306  %tmp_23_0_4 = fmul float %tmp_20_0_4, %weights_load_4

ST_18: tmp_23_1 [2/4] 5.70ns
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

ST_18: tmp_23_1_1 [3/4] 5.70ns
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

ST_18: tmp_23_1_2 [4/4] 5.70ns
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7


 <State 19>: 7.26ns
ST_19: linebuff_load_6 [1/2] 2.39ns
._crit_edge.0:34  %linebuff_load_6 = load i8* %linebuff_addr_8, align 1

ST_19: linebuff_load_7 [2/2] 2.39ns
._crit_edge.0:36  %linebuff_load_7 = load i8* %linebuff_addr_9, align 1

ST_19: linebuff_load_8 [2/2] 2.39ns
._crit_edge.0:38  %linebuff_load_8 = load i8* %linebuff_addr_10, align 1

ST_19: tmp_20_1_4 [1/6] 6.41ns
._crit_edge.0:96  %tmp_20_1_4 = sitofp i32 %extLd10 to float

ST_19: tmp_20_2 [2/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_19: tmp_20_2_1 [3/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_19: tmp_20_2_2 [4/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_19: tmp_20_2_3 [5/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_19: extLd16 [1/1] 0.00ns
._crit_edge.0:161  %extLd16 = zext i8 %linebuff_load_60 to i32

ST_19: tmp_20_2_4 [6/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_19: output_2 [1/5] 7.26ns
._crit_edge.0:295  %output_2 = fadd float %tmp_8, 0.000000e+00

ST_19: tmp_23_1 [1/4] 5.70ns
._crit_edge.0:309  %tmp_23_1 = fmul float %tmp_20_1, %weights_load_5

ST_19: tmp_23_1_1 [2/4] 5.70ns
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

ST_19: tmp_23_1_2 [3/4] 5.70ns
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

ST_19: tmp_23_1_3 [4/4] 5.70ns
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8


 <State 20>: 7.26ns
ST_20: linebuff_load_7 [1/2] 2.39ns
._crit_edge.0:36  %linebuff_load_7 = load i8* %linebuff_addr_9, align 1

ST_20: linebuff_load_8 [1/2] 2.39ns
._crit_edge.0:38  %linebuff_load_8 = load i8* %linebuff_addr_10, align 1

ST_20: linebuff_load_9 [2/2] 2.39ns
._crit_edge.0:40  %linebuff_load_9 = load i8* %linebuff_addr_11, align 1

ST_20: linebuff_load_10 [2/2] 2.39ns
._crit_edge.0:42  %linebuff_load_10 = load i8* %linebuff_addr_12, align 1

ST_20: tmp_20_2 [1/6] 6.41ns
._crit_edge.0:146  %tmp_20_2 = sitofp i32 %extLd11 to float

ST_20: tmp_20_2_1 [2/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_20: tmp_20_2_2 [3/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_20: tmp_20_2_3 [4/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_20: tmp_20_2_4 [5/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_20: extLd17 [1/1] 0.00ns
._crit_edge.0:211  %extLd17 = zext i8 %linebuff_load_84 to i32

ST_20: tmp_20_3 [6/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_20: output_2_0_1 [5/5] 7.26ns
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

ST_20: tmp_23_1_1 [1/4] 5.70ns
._crit_edge.0:312  %tmp_23_1_1 = fmul float %tmp_20_1_1, %weights_load_6

ST_20: tmp_23_1_2 [2/4] 5.70ns
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

ST_20: tmp_23_1_3 [3/4] 5.70ns
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

ST_20: tmp_23_1_4 [4/4] 5.70ns
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9


 <State 21>: 7.26ns
ST_21: linebuff_load_9 [1/2] 2.39ns
._crit_edge.0:40  %linebuff_load_9 = load i8* %linebuff_addr_11, align 1

ST_21: linebuff_load_10 [1/2] 2.39ns
._crit_edge.0:42  %linebuff_load_10 = load i8* %linebuff_addr_12, align 1

ST_21: linebuff_load_11 [2/2] 2.39ns
._crit_edge.0:44  %linebuff_load_11 = load i8* %linebuff_addr_13, align 1

ST_21: linebuff_load_12 [2/2] 2.39ns
._crit_edge.0:46  %linebuff_load_12 = load i8* %linebuff_addr_14, align 1

ST_21: tmp_20_2_1 [1/6] 6.41ns
._crit_edge.0:150  %tmp_20_2_1 = sitofp i32 %extLd12 to float

ST_21: tmp_20_2_2 [2/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_21: tmp_20_2_3 [3/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_21: tmp_20_2_4 [4/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_21: tmp_20_3 [5/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_21: extLd19 [1/1] 0.00ns
._crit_edge.0:215  %extLd19 = zext i8 %linebuff_load_85 to i32

ST_21: tmp_20_3_1 [6/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_21: output_2_0_1 [4/5] 7.26ns
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

ST_21: tmp_23_1_2 [1/4] 5.70ns
._crit_edge.0:315  %tmp_23_1_2 = fmul float %tmp_20_1_2, %weights_load_7

ST_21: tmp_23_1_3 [2/4] 5.70ns
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

ST_21: tmp_23_1_4 [3/4] 5.70ns
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

ST_21: tmp_23_2 [4/4] 5.70ns
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10


 <State 22>: 7.26ns
ST_22: linebuff_load_11 [1/2] 2.39ns
._crit_edge.0:44  %linebuff_load_11 = load i8* %linebuff_addr_13, align 1

ST_22: linebuff_load_12 [1/2] 2.39ns
._crit_edge.0:46  %linebuff_load_12 = load i8* %linebuff_addr_14, align 1

ST_22: linebuff_load_13 [2/2] 2.39ns
._crit_edge.0:48  %linebuff_load_13 = load i8* %linebuff_addr_15, align 1

ST_22: linebuff_load_14 [2/2] 2.39ns
._crit_edge.0:50  %linebuff_load_14 = load i8* %linebuff_addr_16, align 1

ST_22: tmp_20_2_2 [1/6] 6.41ns
._crit_edge.0:154  %tmp_20_2_2 = sitofp i32 %extLd13 to float

ST_22: tmp_20_2_3 [2/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_22: tmp_20_2_4 [3/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_22: tmp_20_3 [4/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_22: tmp_20_3_1 [5/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_22: extLd20 [1/1] 0.00ns
._crit_edge.0:219  %extLd20 = zext i8 %linebuff_load_86 to i32

ST_22: tmp_20_3_2 [6/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_22: output_2_0_1 [3/5] 7.26ns
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

ST_22: tmp_23_1_3 [1/4] 5.70ns
._crit_edge.0:318  %tmp_23_1_3 = fmul float %tmp_20_1_3, %weights_load_8

ST_22: tmp_23_1_4 [2/4] 5.70ns
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

ST_22: tmp_23_2 [3/4] 5.70ns
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

ST_22: tmp_23_2_1 [4/4] 5.70ns
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11


 <State 23>: 7.26ns
ST_23: linebuff_load_13 [1/2] 2.39ns
._crit_edge.0:48  %linebuff_load_13 = load i8* %linebuff_addr_15, align 1

ST_23: linebuff_load_14 [1/2] 2.39ns
._crit_edge.0:50  %linebuff_load_14 = load i8* %linebuff_addr_16, align 1

ST_23: linebuff_load_15 [2/2] 2.39ns
._crit_edge.0:52  %linebuff_load_15 = load i8* %linebuff_addr_17, align 1

ST_23: linebuff_load_16 [2/2] 2.39ns
._crit_edge.0:54  %linebuff_load_16 = load i8* %linebuff_addr_18, align 1

ST_23: tmp_20_2_3 [1/6] 6.41ns
._crit_edge.0:158  %tmp_20_2_3 = sitofp i32 %extLd14 to float

ST_23: tmp_20_2_4 [2/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_23: tmp_20_3 [3/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_23: tmp_20_3_1 [4/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_23: tmp_20_3_2 [5/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_23: extLd22 [1/1] 0.00ns
._crit_edge.0:223  %extLd22 = zext i8 %linebuff_load_87 to i32

ST_23: tmp_20_3_3 [6/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_23: output_2_0_1 [2/5] 7.26ns
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

ST_23: tmp_23_1_4 [1/4] 5.70ns
._crit_edge.0:321  %tmp_23_1_4 = fmul float %tmp_20_1_4, %weights_load_9

ST_23: tmp_23_2 [2/4] 5.70ns
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

ST_23: tmp_23_2_1 [3/4] 5.70ns
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

ST_23: tmp_23_2_2 [4/4] 5.70ns
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12


 <State 24>: 7.26ns
ST_24: linebuff_load_15 [1/2] 2.39ns
._crit_edge.0:52  %linebuff_load_15 = load i8* %linebuff_addr_17, align 1

ST_24: linebuff_load_16 [1/2] 2.39ns
._crit_edge.0:54  %linebuff_load_16 = load i8* %linebuff_addr_18, align 1

ST_24: linebuff_load_17 [2/2] 2.39ns
._crit_edge.0:56  %linebuff_load_17 = load i8* %linebuff_addr_19, align 1

ST_24: linebuff_load_18 [2/2] 2.39ns
._crit_edge.0:58  %linebuff_load_18 = load i8* %linebuff_addr_20, align 1

ST_24: tmp_20_2_4 [1/6] 6.41ns
._crit_edge.0:162  %tmp_20_2_4 = sitofp i32 %extLd16 to float

ST_24: tmp_20_3 [2/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_24: tmp_20_3_1 [3/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_24: tmp_20_3_2 [4/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_24: tmp_20_3_3 [5/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_24: extLd23 [1/1] 0.00ns
._crit_edge.0:227  %extLd23 = zext i8 %linebuff_load_88 to i32

ST_24: tmp_20_3_4 [6/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_24: output_2_0_1 [1/5] 7.26ns
._crit_edge.0:298  %output_2_0_1 = fadd float %output_2, %tmp_23_0_1

ST_24: tmp_23_2 [1/4] 5.70ns
._crit_edge.0:324  %tmp_23_2 = fmul float %tmp_20_2, %weights_load_10

ST_24: tmp_23_2_1 [2/4] 5.70ns
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

ST_24: tmp_23_2_2 [3/4] 5.70ns
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

ST_24: tmp_23_2_3 [4/4] 5.70ns
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13


 <State 25>: 7.26ns
ST_25: linebuff_load_17 [1/2] 2.39ns
._crit_edge.0:56  %linebuff_load_17 = load i8* %linebuff_addr_19, align 1

ST_25: linebuff_load_18 [1/2] 2.39ns
._crit_edge.0:58  %linebuff_load_18 = load i8* %linebuff_addr_20, align 1

ST_25: linebuff_load_19 [2/2] 2.39ns
._crit_edge.0:60  %linebuff_load_19 = load i8* %linebuff_addr_21, align 1

ST_25: linebuff_load_20 [2/2] 2.39ns
._crit_edge.0:62  %linebuff_load_20 = load i8* %linebuff_addr_22, align 1

ST_25: tmp_20_3 [1/6] 6.41ns
._crit_edge.0:212  %tmp_20_3 = sitofp i32 %extLd17 to float

ST_25: tmp_20_3_1 [2/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_25: tmp_20_3_2 [3/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_25: tmp_20_3_3 [4/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_25: tmp_20_3_4 [5/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_25: extLd21 [1/1] 0.00ns
._crit_edge.0:277  %extLd21 = zext i8 %linebuff_load_112 to i32

ST_25: tmp_20_4 [6/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_25: output_2_0_2 [5/5] 7.26ns
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

ST_25: tmp_23_2_1 [1/4] 5.70ns
._crit_edge.0:327  %tmp_23_2_1 = fmul float %tmp_20_2_1, %weights_load_11

ST_25: tmp_23_2_2 [2/4] 5.70ns
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

ST_25: tmp_23_2_3 [3/4] 5.70ns
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

ST_25: tmp_23_2_4 [4/4] 5.70ns
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14


 <State 26>: 7.26ns
ST_26: linebuff_load_19 [1/2] 2.39ns
._crit_edge.0:60  %linebuff_load_19 = load i8* %linebuff_addr_21, align 1

ST_26: linebuff_load_20 [1/2] 2.39ns
._crit_edge.0:62  %linebuff_load_20 = load i8* %linebuff_addr_22, align 1

ST_26: linebuff_load_21 [2/2] 2.39ns
._crit_edge.0:64  %linebuff_load_21 = load i8* %linebuff_addr_23, align 1

ST_26: linebuff_load_22 [2/2] 2.39ns
._crit_edge.0:66  %linebuff_load_22 = load i8* %linebuff_addr_24, align 1

ST_26: tmp_20_3_1 [1/6] 6.41ns
._crit_edge.0:216  %tmp_20_3_1 = sitofp i32 %extLd19 to float

ST_26: tmp_20_3_2 [2/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_26: tmp_20_3_3 [3/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_26: tmp_20_3_4 [4/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_26: tmp_20_4 [5/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_26: extLd18 [1/1] 0.00ns
._crit_edge.0:281  %extLd18 = zext i8 %linebuff_load_113 to i32

ST_26: tmp_20_4_1 [6/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_26: output_2_0_2 [4/5] 7.26ns
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

ST_26: tmp_23_2_2 [1/4] 5.70ns
._crit_edge.0:330  %tmp_23_2_2 = fmul float %tmp_20_2_2, %weights_load_12

ST_26: tmp_23_2_3 [2/4] 5.70ns
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

ST_26: tmp_23_2_4 [3/4] 5.70ns
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

ST_26: tmp_23_3 [4/4] 5.70ns
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15


 <State 27>: 7.26ns
ST_27: linebuff_load_21 [1/2] 2.39ns
._crit_edge.0:64  %linebuff_load_21 = load i8* %linebuff_addr_23, align 1

ST_27: linebuff_load_22 [1/2] 2.39ns
._crit_edge.0:66  %linebuff_load_22 = load i8* %linebuff_addr_24, align 1

ST_27: linebuff_load_23 [2/2] 2.39ns
._crit_edge.0:68  %linebuff_load_23 = load i8* %linebuff_addr_25, align 1

ST_27: linebuff_load_24 [2/2] 2.39ns
._crit_edge.0:70  %linebuff_load_24 = load i8* %linebuff_addr_26, align 1

ST_27: tmp_20_3_2 [1/6] 6.41ns
._crit_edge.0:220  %tmp_20_3_2 = sitofp i32 %extLd20 to float

ST_27: tmp_20_3_3 [2/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_27: tmp_20_3_4 [3/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_27: tmp_20_4 [4/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_27: tmp_20_4_1 [5/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_27: extLd15 [1/1] 0.00ns
._crit_edge.0:285  %extLd15 = zext i8 %linebuff_load_114 to i32

ST_27: tmp_20_4_2 [6/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_27: output_2_0_2 [3/5] 7.26ns
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

ST_27: tmp_23_2_3 [1/4] 5.70ns
._crit_edge.0:333  %tmp_23_2_3 = fmul float %tmp_20_2_3, %weights_load_13

ST_27: tmp_23_2_4 [2/4] 5.70ns
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

ST_27: tmp_23_3 [3/4] 5.70ns
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

ST_27: tmp_23_3_1 [4/4] 5.70ns
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16


 <State 28>: 7.26ns
ST_28: read [1/1] 4.38ns
._crit_edge.0:5  %read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %image_V)

ST_28: linebuff_load_23 [1/2] 2.39ns
._crit_edge.0:68  %linebuff_load_23 = load i8* %linebuff_addr_25, align 1

ST_28: linebuff_load_24 [1/2] 2.39ns
._crit_edge.0:70  %linebuff_load_24 = load i8* %linebuff_addr_26, align 1

ST_28: linebuff_load_25 [2/2] 2.39ns
._crit_edge.0:72  %linebuff_load_25 = load i8* %linebuff_addr_27, align 1

ST_28: linebuff_load_26 [2/2] 2.39ns
._crit_edge.0:74  %linebuff_load_26 = load i8* %linebuff_addr_28, align 1

ST_28: tmp_20_3_3 [1/6] 6.41ns
._crit_edge.0:224  %tmp_20_3_3 = sitofp i32 %extLd22 to float

ST_28: tmp_20_3_4 [2/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_28: tmp_20_4 [3/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_28: tmp_20_4_1 [4/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_28: tmp_20_4_2 [5/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_28: extLd [1/1] 0.00ns
._crit_edge.0:289  %extLd = zext i8 %linebuff_load_115 to i32

ST_28: tmp_20_4_3 [6/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_28: output_2_0_2 [2/5] 7.26ns
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

ST_28: tmp_23_2_4 [1/4] 5.70ns
._crit_edge.0:336  %tmp_23_2_4 = fmul float %tmp_20_2_4, %weights_load_14

ST_28: tmp_23_3 [2/4] 5.70ns
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

ST_28: tmp_23_3_1 [3/4] 5.70ns
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

ST_28: tmp_23_3_2 [4/4] 5.70ns
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17


 <State 29>: 7.26ns
ST_29: tmp_6 [1/1] 0.00ns
._crit_edge.0:6  %tmp_6 = zext i8 %read to i32

ST_29: tmp_20_4_4 [6/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_29: linebuff_load_25 [1/2] 2.39ns
._crit_edge.0:72  %linebuff_load_25 = load i8* %linebuff_addr_27, align 1

ST_29: linebuff_load_26 [1/2] 2.39ns
._crit_edge.0:74  %linebuff_load_26 = load i8* %linebuff_addr_28, align 1

ST_29: linebuff_load_27 [2/2] 2.39ns
._crit_edge.0:76  %linebuff_load_27 = load i8* %linebuff_addr_29, align 1

ST_29: linebuff_load_33 [2/2] 2.39ns
._crit_edge.0:98  %linebuff_load_33 = load i8* %linebuff_addr_35, align 1

ST_29: tmp_20_3_4 [1/6] 6.41ns
._crit_edge.0:228  %tmp_20_3_4 = sitofp i32 %extLd23 to float

ST_29: tmp_20_4 [2/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_29: tmp_20_4_1 [3/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_29: tmp_20_4_2 [4/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_29: tmp_20_4_3 [5/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_29: output_2_0_2 [1/5] 7.26ns
._crit_edge.0:301  %output_2_0_2 = fadd float %output_2_0_1, %tmp_23_0_2

ST_29: tmp_23_3 [1/4] 5.70ns
._crit_edge.0:339  %tmp_23_3 = fmul float %tmp_20_3, %weights_load_15

ST_29: tmp_23_3_1 [2/4] 5.70ns
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

ST_29: tmp_23_3_2 [3/4] 5.70ns
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

ST_29: tmp_23_3_3 [4/4] 5.70ns
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18


 <State 30>: 7.26ns
ST_30: tmp_20_4_4 [5/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_30: linebuff_load_27 [1/2] 2.39ns
._crit_edge.0:76  %linebuff_load_27 = load i8* %linebuff_addr_29, align 1

ST_30: linebuff_load_33 [1/2] 2.39ns
._crit_edge.0:98  %linebuff_load_33 = load i8* %linebuff_addr_35, align 1

ST_30: linebuff_load_34 [2/2] 2.39ns
._crit_edge.0:100  %linebuff_load_34 = load i8* %linebuff_addr_36, align 1

ST_30: linebuff_load_35 [2/2] 2.39ns
._crit_edge.0:102  %linebuff_load_35 = load i8* %linebuff_addr_37, align 1

ST_30: tmp_20_4 [1/6] 6.41ns
._crit_edge.0:278  %tmp_20_4 = sitofp i32 %extLd21 to float

ST_30: tmp_20_4_1 [2/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_30: tmp_20_4_2 [3/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_30: tmp_20_4_3 [4/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_30: output_2_0_3 [5/5] 7.26ns
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

ST_30: tmp_23_3_1 [1/4] 5.70ns
._crit_edge.0:342  %tmp_23_3_1 = fmul float %tmp_20_3_1, %weights_load_16

ST_30: tmp_23_3_2 [2/4] 5.70ns
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

ST_30: tmp_23_3_3 [3/4] 5.70ns
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

ST_30: tmp_23_3_4 [4/4] 5.70ns
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19


 <State 31>: 7.26ns
ST_31: tmp_20_4_4 [4/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_31: linebuff_load_34 [1/2] 2.39ns
._crit_edge.0:100  %linebuff_load_34 = load i8* %linebuff_addr_36, align 1

ST_31: linebuff_load_35 [1/2] 2.39ns
._crit_edge.0:102  %linebuff_load_35 = load i8* %linebuff_addr_37, align 1

ST_31: linebuff_load_36 [2/2] 2.39ns
._crit_edge.0:104  %linebuff_load_36 = load i8* %linebuff_addr_38, align 1

ST_31: linebuff_load_37 [2/2] 2.39ns
._crit_edge.0:106  %linebuff_load_37 = load i8* %linebuff_addr_39, align 1

ST_31: tmp_20_4_1 [1/6] 6.41ns
._crit_edge.0:282  %tmp_20_4_1 = sitofp i32 %extLd18 to float

ST_31: tmp_20_4_2 [2/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_31: tmp_20_4_3 [3/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_31: output_2_0_3 [4/5] 7.26ns
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

ST_31: tmp_23_3_2 [1/4] 5.70ns
._crit_edge.0:345  %tmp_23_3_2 = fmul float %tmp_20_3_2, %weights_load_17

ST_31: tmp_23_3_3 [2/4] 5.70ns
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

ST_31: tmp_23_3_4 [3/4] 5.70ns
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

ST_31: tmp_23_4 [4/4] 5.70ns
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20


 <State 32>: 7.26ns
ST_32: tmp_20_4_4 [3/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_32: linebuff_load_36 [1/2] 2.39ns
._crit_edge.0:104  %linebuff_load_36 = load i8* %linebuff_addr_38, align 1

ST_32: linebuff_load_37 [1/2] 2.39ns
._crit_edge.0:106  %linebuff_load_37 = load i8* %linebuff_addr_39, align 1

ST_32: linebuff_load_38 [2/2] 2.39ns
._crit_edge.0:108  %linebuff_load_38 = load i8* %linebuff_addr_40, align 1

ST_32: linebuff_load_39 [2/2] 2.39ns
._crit_edge.0:110  %linebuff_load_39 = load i8* %linebuff_addr_41, align 1

ST_32: tmp_20_4_2 [1/6] 6.41ns
._crit_edge.0:286  %tmp_20_4_2 = sitofp i32 %extLd15 to float

ST_32: tmp_20_4_3 [2/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_32: output_2_0_3 [3/5] 7.26ns
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

ST_32: tmp_23_3_3 [1/4] 5.70ns
._crit_edge.0:348  %tmp_23_3_3 = fmul float %tmp_20_3_3, %weights_load_18

ST_32: tmp_23_3_4 [2/4] 5.70ns
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

ST_32: tmp_23_4 [3/4] 5.70ns
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

ST_32: tmp_23_4_1 [4/4] 5.70ns
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21


 <State 33>: 7.26ns
ST_33: tmp_20_4_4 [2/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_33: linebuff_load_38 [1/2] 2.39ns
._crit_edge.0:108  %linebuff_load_38 = load i8* %linebuff_addr_40, align 1

ST_33: linebuff_load_39 [1/2] 2.39ns
._crit_edge.0:110  %linebuff_load_39 = load i8* %linebuff_addr_41, align 1

ST_33: linebuff_load_40 [2/2] 2.39ns
._crit_edge.0:112  %linebuff_load_40 = load i8* %linebuff_addr_42, align 1

ST_33: linebuff_load_41 [2/2] 2.39ns
._crit_edge.0:114  %linebuff_load_41 = load i8* %linebuff_addr_43, align 1

ST_33: tmp_20_4_3 [1/6] 6.41ns
._crit_edge.0:290  %tmp_20_4_3 = sitofp i32 %extLd to float

ST_33: output_2_0_3 [2/5] 7.26ns
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

ST_33: tmp_23_3_4 [1/4] 5.70ns
._crit_edge.0:351  %tmp_23_3_4 = fmul float %tmp_20_3_4, %weights_load_19

ST_33: tmp_23_4 [2/4] 5.70ns
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

ST_33: tmp_23_4_1 [3/4] 5.70ns
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

ST_33: tmp_23_4_2 [4/4] 5.70ns
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22


 <State 34>: 7.26ns
ST_34: tmp_20_4_4 [1/6] 6.41ns
._crit_edge.0:7  %tmp_20_4_4 = sitofp i32 %tmp_6 to float

ST_34: linebuff_load_40 [1/2] 2.39ns
._crit_edge.0:112  %linebuff_load_40 = load i8* %linebuff_addr_42, align 1

ST_34: linebuff_load_41 [1/2] 2.39ns
._crit_edge.0:114  %linebuff_load_41 = load i8* %linebuff_addr_43, align 1

ST_34: linebuff_load_42 [2/2] 2.39ns
._crit_edge.0:116  %linebuff_load_42 = load i8* %linebuff_addr_44, align 1

ST_34: linebuff_load_43 [2/2] 2.39ns
._crit_edge.0:118  %linebuff_load_43 = load i8* %linebuff_addr_45, align 1

ST_34: output_2_0_3 [1/5] 7.26ns
._crit_edge.0:304  %output_2_0_3 = fadd float %output_2_0_2, %tmp_23_0_3

ST_34: tmp_23_4 [1/4] 5.70ns
._crit_edge.0:354  %tmp_23_4 = fmul float %tmp_20_4, %weights_load_20

ST_34: tmp_23_4_1 [2/4] 5.70ns
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

ST_34: tmp_23_4_2 [3/4] 5.70ns
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

ST_34: tmp_23_4_3 [4/4] 5.70ns
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23


 <State 35>: 7.26ns
ST_35: linebuff_load_42 [1/2] 2.39ns
._crit_edge.0:116  %linebuff_load_42 = load i8* %linebuff_addr_44, align 1

ST_35: linebuff_load_43 [1/2] 2.39ns
._crit_edge.0:118  %linebuff_load_43 = load i8* %linebuff_addr_45, align 1

ST_35: linebuff_load_44 [2/2] 2.39ns
._crit_edge.0:120  %linebuff_load_44 = load i8* %linebuff_addr_46, align 1

ST_35: linebuff_load_45 [2/2] 2.39ns
._crit_edge.0:122  %linebuff_load_45 = load i8* %linebuff_addr_47, align 1

ST_35: output_2_0_4 [5/5] 7.26ns
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

ST_35: tmp_23_4_1 [1/4] 5.70ns
._crit_edge.0:357  %tmp_23_4_1 = fmul float %tmp_20_4_1, %weights_load_21

ST_35: tmp_23_4_2 [2/4] 5.70ns
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

ST_35: tmp_23_4_3 [3/4] 5.70ns
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

ST_35: tmp_23_4_4 [4/4] 5.70ns
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24


 <State 36>: 7.26ns
ST_36: linebuff_load_44 [1/2] 2.39ns
._crit_edge.0:120  %linebuff_load_44 = load i8* %linebuff_addr_46, align 1

ST_36: linebuff_load_45 [1/2] 2.39ns
._crit_edge.0:122  %linebuff_load_45 = load i8* %linebuff_addr_47, align 1

ST_36: linebuff_load_46 [2/2] 2.39ns
._crit_edge.0:124  %linebuff_load_46 = load i8* %linebuff_addr_48, align 1

ST_36: linebuff_load_47 [2/2] 2.39ns
._crit_edge.0:126  %linebuff_load_47 = load i8* %linebuff_addr_49, align 1

ST_36: output_2_0_4 [4/5] 7.26ns
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

ST_36: tmp_23_4_2 [1/4] 5.70ns
._crit_edge.0:360  %tmp_23_4_2 = fmul float %tmp_20_4_2, %weights_load_22

ST_36: tmp_23_4_3 [2/4] 5.70ns
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

ST_36: tmp_23_4_4 [3/4] 5.70ns
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24


 <State 37>: 7.26ns
ST_37: linebuff_load_46 [1/2] 2.39ns
._crit_edge.0:124  %linebuff_load_46 = load i8* %linebuff_addr_48, align 1

ST_37: linebuff_load_47 [1/2] 2.39ns
._crit_edge.0:126  %linebuff_load_47 = load i8* %linebuff_addr_49, align 1

ST_37: linebuff_load_48 [2/2] 2.39ns
._crit_edge.0:128  %linebuff_load_48 = load i8* %linebuff_addr_50, align 1

ST_37: linebuff_load_49 [2/2] 2.39ns
._crit_edge.0:130  %linebuff_load_49 = load i8* %linebuff_addr_51, align 1

ST_37: output_2_0_4 [3/5] 7.26ns
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

ST_37: tmp_23_4_3 [1/4] 5.70ns
._crit_edge.0:363  %tmp_23_4_3 = fmul float %tmp_20_4_3, %weights_load_23

ST_37: tmp_23_4_4 [2/4] 5.70ns
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24


 <State 38>: 7.26ns
ST_38: linebuff_load_48 [1/2] 2.39ns
._crit_edge.0:128  %linebuff_load_48 = load i8* %linebuff_addr_50, align 1

ST_38: linebuff_load_49 [1/2] 2.39ns
._crit_edge.0:130  %linebuff_load_49 = load i8* %linebuff_addr_51, align 1

ST_38: linebuff_load_50 [2/2] 2.39ns
._crit_edge.0:132  %linebuff_load_50 = load i8* %linebuff_addr_52, align 1

ST_38: linebuff_load_51 [2/2] 2.39ns
._crit_edge.0:134  %linebuff_load_51 = load i8* %linebuff_addr_53, align 1

ST_38: output_2_0_4 [2/5] 7.26ns
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4

ST_38: tmp_23_4_4 [1/4] 5.70ns
._crit_edge.0:366  %tmp_23_4_4 = fmul float %tmp_20_4_4, %weights_load_24


 <State 39>: 7.26ns
ST_39: linebuff_load_50 [1/2] 2.39ns
._crit_edge.0:132  %linebuff_load_50 = load i8* %linebuff_addr_52, align 1

ST_39: linebuff_load_51 [1/2] 2.39ns
._crit_edge.0:134  %linebuff_load_51 = load i8* %linebuff_addr_53, align 1

ST_39: linebuff_load_52 [2/2] 2.39ns
._crit_edge.0:136  %linebuff_load_52 = load i8* %linebuff_addr_54, align 1

ST_39: linebuff_load_53 [2/2] 2.39ns
._crit_edge.0:138  %linebuff_load_53 = load i8* %linebuff_addr_55, align 1

ST_39: output_2_0_4 [1/5] 7.26ns
._crit_edge.0:307  %output_2_0_4 = fadd float %output_2_0_3, %tmp_23_0_4


 <State 40>: 7.26ns
ST_40: linebuff_load_52 [1/2] 2.39ns
._crit_edge.0:136  %linebuff_load_52 = load i8* %linebuff_addr_54, align 1

ST_40: linebuff_load_53 [1/2] 2.39ns
._crit_edge.0:138  %linebuff_load_53 = load i8* %linebuff_addr_55, align 1

ST_40: linebuff_load_54 [2/2] 2.39ns
._crit_edge.0:140  %linebuff_load_54 = load i8* %linebuff_addr_56, align 1

ST_40: linebuff_load_55 [2/2] 2.39ns
._crit_edge.0:142  %linebuff_load_55 = load i8* %linebuff_addr_57, align 1

ST_40: output_2_1 [5/5] 7.26ns
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1


 <State 41>: 7.26ns
ST_41: linebuff_load_54 [1/2] 2.39ns
._crit_edge.0:140  %linebuff_load_54 = load i8* %linebuff_addr_56, align 1

ST_41: linebuff_load_55 [1/2] 2.39ns
._crit_edge.0:142  %linebuff_load_55 = load i8* %linebuff_addr_57, align 1

ST_41: linebuff_load_61 [2/2] 2.39ns
._crit_edge.0:164  %linebuff_load_61 = load i8* %linebuff_addr_63, align 1

ST_41: linebuff_load_62 [2/2] 2.39ns
._crit_edge.0:166  %linebuff_load_62 = load i8* %linebuff_addr_64, align 1

ST_41: output_2_1 [4/5] 7.26ns
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1


 <State 42>: 7.26ns
ST_42: linebuff_load_61 [1/2] 2.39ns
._crit_edge.0:164  %linebuff_load_61 = load i8* %linebuff_addr_63, align 1

ST_42: linebuff_load_62 [1/2] 2.39ns
._crit_edge.0:166  %linebuff_load_62 = load i8* %linebuff_addr_64, align 1

ST_42: linebuff_load_63 [2/2] 2.39ns
._crit_edge.0:168  %linebuff_load_63 = load i8* %linebuff_addr_65, align 1

ST_42: linebuff_load_64 [2/2] 2.39ns
._crit_edge.0:170  %linebuff_load_64 = load i8* %linebuff_addr_66, align 1

ST_42: output_2_1 [3/5] 7.26ns
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1


 <State 43>: 7.26ns
ST_43: linebuff_load_63 [1/2] 2.39ns
._crit_edge.0:168  %linebuff_load_63 = load i8* %linebuff_addr_65, align 1

ST_43: linebuff_load_64 [1/2] 2.39ns
._crit_edge.0:170  %linebuff_load_64 = load i8* %linebuff_addr_66, align 1

ST_43: linebuff_load_65 [2/2] 2.39ns
._crit_edge.0:172  %linebuff_load_65 = load i8* %linebuff_addr_67, align 1

ST_43: linebuff_load_66 [2/2] 2.39ns
._crit_edge.0:174  %linebuff_load_66 = load i8* %linebuff_addr_68, align 1

ST_43: output_2_1 [2/5] 7.26ns
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1


 <State 44>: 7.26ns
ST_44: linebuff_load_65 [1/2] 2.39ns
._crit_edge.0:172  %linebuff_load_65 = load i8* %linebuff_addr_67, align 1

ST_44: linebuff_load_66 [1/2] 2.39ns
._crit_edge.0:174  %linebuff_load_66 = load i8* %linebuff_addr_68, align 1

ST_44: linebuff_load_67 [2/2] 2.39ns
._crit_edge.0:176  %linebuff_load_67 = load i8* %linebuff_addr_69, align 1

ST_44: linebuff_load_68 [2/2] 2.39ns
._crit_edge.0:178  %linebuff_load_68 = load i8* %linebuff_addr_70, align 1

ST_44: output_2_1 [1/5] 7.26ns
._crit_edge.0:310  %output_2_1 = fadd float %output_2_0_4, %tmp_23_1


 <State 45>: 7.26ns
ST_45: linebuff_load_67 [1/2] 2.39ns
._crit_edge.0:176  %linebuff_load_67 = load i8* %linebuff_addr_69, align 1

ST_45: linebuff_load_68 [1/2] 2.39ns
._crit_edge.0:178  %linebuff_load_68 = load i8* %linebuff_addr_70, align 1

ST_45: linebuff_load_69 [2/2] 2.39ns
._crit_edge.0:180  %linebuff_load_69 = load i8* %linebuff_addr_71, align 1

ST_45: linebuff_load_70 [2/2] 2.39ns
._crit_edge.0:182  %linebuff_load_70 = load i8* %linebuff_addr_72, align 1

ST_45: output_2_1_1 [5/5] 7.26ns
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1


 <State 46>: 7.26ns
ST_46: linebuff_load_69 [1/2] 2.39ns
._crit_edge.0:180  %linebuff_load_69 = load i8* %linebuff_addr_71, align 1

ST_46: linebuff_load_70 [1/2] 2.39ns
._crit_edge.0:182  %linebuff_load_70 = load i8* %linebuff_addr_72, align 1

ST_46: linebuff_load_71 [2/2] 2.39ns
._crit_edge.0:184  %linebuff_load_71 = load i8* %linebuff_addr_73, align 1

ST_46: linebuff_load_72 [2/2] 2.39ns
._crit_edge.0:186  %linebuff_load_72 = load i8* %linebuff_addr_74, align 1

ST_46: output_2_1_1 [4/5] 7.26ns
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1


 <State 47>: 7.26ns
ST_47: linebuff_load_71 [1/2] 2.39ns
._crit_edge.0:184  %linebuff_load_71 = load i8* %linebuff_addr_73, align 1

ST_47: linebuff_load_72 [1/2] 2.39ns
._crit_edge.0:186  %linebuff_load_72 = load i8* %linebuff_addr_74, align 1

ST_47: linebuff_load_73 [2/2] 2.39ns
._crit_edge.0:188  %linebuff_load_73 = load i8* %linebuff_addr_75, align 1

ST_47: linebuff_load_74 [2/2] 2.39ns
._crit_edge.0:190  %linebuff_load_74 = load i8* %linebuff_addr_76, align 1

ST_47: output_2_1_1 [3/5] 7.26ns
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1


 <State 48>: 7.26ns
ST_48: linebuff_load_73 [1/2] 2.39ns
._crit_edge.0:188  %linebuff_load_73 = load i8* %linebuff_addr_75, align 1

ST_48: linebuff_load_74 [1/2] 2.39ns
._crit_edge.0:190  %linebuff_load_74 = load i8* %linebuff_addr_76, align 1

ST_48: linebuff_load_75 [2/2] 2.39ns
._crit_edge.0:192  %linebuff_load_75 = load i8* %linebuff_addr_77, align 1

ST_48: linebuff_load_76 [2/2] 2.39ns
._crit_edge.0:194  %linebuff_load_76 = load i8* %linebuff_addr_78, align 1

ST_48: output_2_1_1 [2/5] 7.26ns
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1


 <State 49>: 7.26ns
ST_49: linebuff_load_75 [1/2] 2.39ns
._crit_edge.0:192  %linebuff_load_75 = load i8* %linebuff_addr_77, align 1

ST_49: linebuff_load_76 [1/2] 2.39ns
._crit_edge.0:194  %linebuff_load_76 = load i8* %linebuff_addr_78, align 1

ST_49: linebuff_load_77 [2/2] 2.39ns
._crit_edge.0:196  %linebuff_load_77 = load i8* %linebuff_addr_79, align 1

ST_49: linebuff_load_78 [2/2] 2.39ns
._crit_edge.0:198  %linebuff_load_78 = load i8* %linebuff_addr_80, align 1

ST_49: output_2_1_1 [1/5] 7.26ns
._crit_edge.0:313  %output_2_1_1 = fadd float %output_2_1, %tmp_23_1_1


 <State 50>: 7.26ns
ST_50: linebuff_load_77 [1/2] 2.39ns
._crit_edge.0:196  %linebuff_load_77 = load i8* %linebuff_addr_79, align 1

ST_50: linebuff_load_78 [1/2] 2.39ns
._crit_edge.0:198  %linebuff_load_78 = load i8* %linebuff_addr_80, align 1

ST_50: linebuff_load_79 [2/2] 2.39ns
._crit_edge.0:200  %linebuff_load_79 = load i8* %linebuff_addr_81, align 1

ST_50: linebuff_load_80 [2/2] 2.39ns
._crit_edge.0:202  %linebuff_load_80 = load i8* %linebuff_addr_82, align 1

ST_50: output_2_1_2 [5/5] 7.26ns
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2


 <State 51>: 7.26ns
ST_51: linebuff_load_79 [1/2] 2.39ns
._crit_edge.0:200  %linebuff_load_79 = load i8* %linebuff_addr_81, align 1

ST_51: linebuff_load_80 [1/2] 2.39ns
._crit_edge.0:202  %linebuff_load_80 = load i8* %linebuff_addr_82, align 1

ST_51: linebuff_load_81 [2/2] 2.39ns
._crit_edge.0:204  %linebuff_load_81 = load i8* %linebuff_addr_83, align 1

ST_51: linebuff_load_82 [2/2] 2.39ns
._crit_edge.0:206  %linebuff_load_82 = load i8* %linebuff_addr_84, align 1

ST_51: output_2_1_2 [4/5] 7.26ns
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2


 <State 52>: 7.26ns
ST_52: linebuff_load_81 [1/2] 2.39ns
._crit_edge.0:204  %linebuff_load_81 = load i8* %linebuff_addr_83, align 1

ST_52: linebuff_load_82 [1/2] 2.39ns
._crit_edge.0:206  %linebuff_load_82 = load i8* %linebuff_addr_84, align 1

ST_52: linebuff_load_83 [2/2] 2.39ns
._crit_edge.0:208  %linebuff_load_83 = load i8* %linebuff_addr_85, align 1

ST_52: linebuff_load_89 [2/2] 2.39ns
._crit_edge.0:230  %linebuff_load_89 = load i8* %linebuff_addr_91, align 1

ST_52: output_2_1_2 [3/5] 7.26ns
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2


 <State 53>: 7.26ns
ST_53: linebuff_load_83 [1/2] 2.39ns
._crit_edge.0:208  %linebuff_load_83 = load i8* %linebuff_addr_85, align 1

ST_53: linebuff_load_89 [1/2] 2.39ns
._crit_edge.0:230  %linebuff_load_89 = load i8* %linebuff_addr_91, align 1

ST_53: linebuff_load_90 [2/2] 2.39ns
._crit_edge.0:232  %linebuff_load_90 = load i8* %linebuff_addr_92, align 1

ST_53: linebuff_load_91 [2/2] 2.39ns
._crit_edge.0:234  %linebuff_load_91 = load i8* %linebuff_addr_93, align 1

ST_53: output_2_1_2 [2/5] 7.26ns
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2


 <State 54>: 7.26ns
ST_54: linebuff_load_90 [1/2] 2.39ns
._crit_edge.0:232  %linebuff_load_90 = load i8* %linebuff_addr_92, align 1

ST_54: linebuff_load_91 [1/2] 2.39ns
._crit_edge.0:234  %linebuff_load_91 = load i8* %linebuff_addr_93, align 1

ST_54: linebuff_load_92 [2/2] 2.39ns
._crit_edge.0:236  %linebuff_load_92 = load i8* %linebuff_addr_94, align 1

ST_54: linebuff_load_93 [2/2] 2.39ns
._crit_edge.0:238  %linebuff_load_93 = load i8* %linebuff_addr_95, align 1

ST_54: output_2_1_2 [1/5] 7.26ns
._crit_edge.0:316  %output_2_1_2 = fadd float %output_2_1_1, %tmp_23_1_2


 <State 55>: 7.26ns
ST_55: linebuff_load_92 [1/2] 2.39ns
._crit_edge.0:236  %linebuff_load_92 = load i8* %linebuff_addr_94, align 1

ST_55: linebuff_load_93 [1/2] 2.39ns
._crit_edge.0:238  %linebuff_load_93 = load i8* %linebuff_addr_95, align 1

ST_55: linebuff_load_94 [2/2] 2.39ns
._crit_edge.0:240  %linebuff_load_94 = load i8* %linebuff_addr_96, align 1

ST_55: linebuff_load_95 [2/2] 2.39ns
._crit_edge.0:242  %linebuff_load_95 = load i8* %linebuff_addr_97, align 1

ST_55: output_2_1_3 [5/5] 7.26ns
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3


 <State 56>: 7.26ns
ST_56: linebuff_load_94 [1/2] 2.39ns
._crit_edge.0:240  %linebuff_load_94 = load i8* %linebuff_addr_96, align 1

ST_56: linebuff_load_95 [1/2] 2.39ns
._crit_edge.0:242  %linebuff_load_95 = load i8* %linebuff_addr_97, align 1

ST_56: linebuff_load_96 [2/2] 2.39ns
._crit_edge.0:244  %linebuff_load_96 = load i8* %linebuff_addr_98, align 1

ST_56: linebuff_load_97 [2/2] 2.39ns
._crit_edge.0:246  %linebuff_load_97 = load i8* %linebuff_addr_99, align 1

ST_56: output_2_1_3 [4/5] 7.26ns
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3


 <State 57>: 7.26ns
ST_57: linebuff_load_96 [1/2] 2.39ns
._crit_edge.0:244  %linebuff_load_96 = load i8* %linebuff_addr_98, align 1

ST_57: linebuff_load_97 [1/2] 2.39ns
._crit_edge.0:246  %linebuff_load_97 = load i8* %linebuff_addr_99, align 1

ST_57: linebuff_load_98 [2/2] 2.39ns
._crit_edge.0:248  %linebuff_load_98 = load i8* %linebuff_addr_100, align 1

ST_57: linebuff_load_99 [2/2] 2.39ns
._crit_edge.0:250  %linebuff_load_99 = load i8* %linebuff_addr_101, align 1

ST_57: output_2_1_3 [3/5] 7.26ns
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3


 <State 58>: 7.26ns
ST_58: linebuff_load_98 [1/2] 2.39ns
._crit_edge.0:248  %linebuff_load_98 = load i8* %linebuff_addr_100, align 1

ST_58: linebuff_load_99 [1/2] 2.39ns
._crit_edge.0:250  %linebuff_load_99 = load i8* %linebuff_addr_101, align 1

ST_58: linebuff_load_100 [2/2] 2.39ns
._crit_edge.0:252  %linebuff_load_100 = load i8* %linebuff_addr_102, align 1

ST_58: linebuff_load_101 [2/2] 2.39ns
._crit_edge.0:254  %linebuff_load_101 = load i8* %linebuff_addr_103, align 1

ST_58: output_2_1_3 [2/5] 7.26ns
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3


 <State 59>: 7.26ns
ST_59: linebuff_load_100 [1/2] 2.39ns
._crit_edge.0:252  %linebuff_load_100 = load i8* %linebuff_addr_102, align 1

ST_59: linebuff_load_101 [1/2] 2.39ns
._crit_edge.0:254  %linebuff_load_101 = load i8* %linebuff_addr_103, align 1

ST_59: linebuff_load_102 [2/2] 2.39ns
._crit_edge.0:256  %linebuff_load_102 = load i8* %linebuff_addr_104, align 1

ST_59: linebuff_load_103 [2/2] 2.39ns
._crit_edge.0:258  %linebuff_load_103 = load i8* %linebuff_addr_105, align 1

ST_59: output_2_1_3 [1/5] 7.26ns
._crit_edge.0:319  %output_2_1_3 = fadd float %output_2_1_2, %tmp_23_1_3


 <State 60>: 7.26ns
ST_60: linebuff_load_102 [1/2] 2.39ns
._crit_edge.0:256  %linebuff_load_102 = load i8* %linebuff_addr_104, align 1

ST_60: linebuff_load_103 [1/2] 2.39ns
._crit_edge.0:258  %linebuff_load_103 = load i8* %linebuff_addr_105, align 1

ST_60: linebuff_load_104 [2/2] 2.39ns
._crit_edge.0:260  %linebuff_load_104 = load i8* %linebuff_addr_106, align 1

ST_60: linebuff_load_105 [2/2] 2.39ns
._crit_edge.0:262  %linebuff_load_105 = load i8* %linebuff_addr_107, align 1

ST_60: output_2_1_4 [5/5] 7.26ns
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4


 <State 61>: 7.26ns
ST_61: linebuff_load_104 [1/2] 2.39ns
._crit_edge.0:260  %linebuff_load_104 = load i8* %linebuff_addr_106, align 1

ST_61: linebuff_load_105 [1/2] 2.39ns
._crit_edge.0:262  %linebuff_load_105 = load i8* %linebuff_addr_107, align 1

ST_61: linebuff_load_106 [2/2] 2.39ns
._crit_edge.0:264  %linebuff_load_106 = load i8* %linebuff_addr_108, align 1

ST_61: linebuff_load_107 [2/2] 2.39ns
._crit_edge.0:266  %linebuff_load_107 = load i8* %linebuff_addr_109, align 1

ST_61: output_2_1_4 [4/5] 7.26ns
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4


 <State 62>: 7.26ns
ST_62: linebuff_load_106 [1/2] 2.39ns
._crit_edge.0:264  %linebuff_load_106 = load i8* %linebuff_addr_108, align 1

ST_62: linebuff_load_107 [1/2] 2.39ns
._crit_edge.0:266  %linebuff_load_107 = load i8* %linebuff_addr_109, align 1

ST_62: linebuff_load_108 [2/2] 2.39ns
._crit_edge.0:268  %linebuff_load_108 = load i8* %linebuff_addr_110, align 1

ST_62: linebuff_load_109 [2/2] 2.39ns
._crit_edge.0:270  %linebuff_load_109 = load i8* %linebuff_addr_111, align 1

ST_62: output_2_1_4 [3/5] 7.26ns
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4


 <State 63>: 7.26ns
ST_63: linebuff_load_108 [1/2] 2.39ns
._crit_edge.0:268  %linebuff_load_108 = load i8* %linebuff_addr_110, align 1

ST_63: linebuff_load_109 [1/2] 2.39ns
._crit_edge.0:270  %linebuff_load_109 = load i8* %linebuff_addr_111, align 1

ST_63: linebuff_load_110 [2/2] 2.39ns
._crit_edge.0:272  %linebuff_load_110 = load i8* %linebuff_addr_112, align 1

ST_63: linebuff_load_111 [2/2] 2.39ns
._crit_edge.0:274  %linebuff_load_111 = load i8* %linebuff_addr_113, align 1

ST_63: output_2_1_4 [2/5] 7.26ns
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4


 <State 64>: 7.26ns
ST_64: stg_945 [1/1] 2.39ns
._crit_edge.0:15  store i8 %linebuff_load, i8* %linebuff_addr_2, align 1

ST_64: stg_946 [1/1] 2.39ns
._crit_edge.0:89  store i8 %linebuff_load_30, i8* %linebuff_addr_31, align 1

ST_64: linebuff_load_110 [1/2] 2.39ns
._crit_edge.0:272  %linebuff_load_110 = load i8* %linebuff_addr_112, align 1

ST_64: linebuff_load_111 [1/2] 2.39ns
._crit_edge.0:274  %linebuff_load_111 = load i8* %linebuff_addr_113, align 1

ST_64: output_2_1_4 [1/5] 7.26ns
._crit_edge.0:322  %output_2_1_4 = fadd float %output_2_1_3, %tmp_23_1_4


 <State 65>: 7.26ns
ST_65: stg_950 [1/1] 2.39ns
._crit_edge.0:35  store i8 %linebuff_load_6, i8* %linebuff_addr_7, align 1

ST_65: stg_951 [1/1] 2.39ns
._crit_edge.0:37  store i8 %linebuff_load_7, i8* %linebuff_addr_8, align 1

ST_65: output_2_2 [5/5] 7.26ns
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2


 <State 66>: 7.26ns
ST_66: stg_953 [1/1] 2.39ns
._crit_edge.0:39  store i8 %linebuff_load_8, i8* %linebuff_addr_9, align 1

ST_66: stg_954 [1/1] 2.39ns
._crit_edge.0:41  store i8 %linebuff_load_9, i8* %linebuff_addr_10, align 1

ST_66: output_2_2 [4/5] 7.26ns
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2


 <State 67>: 7.26ns
ST_67: stg_956 [1/1] 2.39ns
._crit_edge.0:43  store i8 %linebuff_load_10, i8* %linebuff_addr_11, align 1

ST_67: stg_957 [1/1] 2.39ns
._crit_edge.0:45  store i8 %linebuff_load_11, i8* %linebuff_addr_12, align 1

ST_67: output_2_2 [3/5] 7.26ns
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2


 <State 68>: 7.26ns
ST_68: stg_959 [1/1] 2.39ns
._crit_edge.0:47  store i8 %linebuff_load_12, i8* %linebuff_addr_13, align 1

ST_68: stg_960 [1/1] 2.39ns
._crit_edge.0:49  store i8 %linebuff_load_13, i8* %linebuff_addr_14, align 1

ST_68: output_2_2 [2/5] 7.26ns
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2


 <State 69>: 7.26ns
ST_69: stg_962 [1/1] 2.39ns
._crit_edge.0:51  store i8 %linebuff_load_14, i8* %linebuff_addr_15, align 1

ST_69: stg_963 [1/1] 2.39ns
._crit_edge.0:53  store i8 %linebuff_load_15, i8* %linebuff_addr_16, align 1

ST_69: output_2_2 [1/5] 7.26ns
._crit_edge.0:325  %output_2_2 = fadd float %output_2_1_4, %tmp_23_2


 <State 70>: 7.26ns
ST_70: stg_965 [1/1] 2.39ns
._crit_edge.0:55  store i8 %linebuff_load_16, i8* %linebuff_addr_17, align 1

ST_70: stg_966 [1/1] 2.39ns
._crit_edge.0:57  store i8 %linebuff_load_17, i8* %linebuff_addr_18, align 1

ST_70: output_2_2_1 [5/5] 7.26ns
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1


 <State 71>: 7.26ns
ST_71: stg_968 [1/1] 2.39ns
._crit_edge.0:59  store i8 %linebuff_load_18, i8* %linebuff_addr_19, align 1

ST_71: stg_969 [1/1] 2.39ns
._crit_edge.0:61  store i8 %linebuff_load_19, i8* %linebuff_addr_20, align 1

ST_71: output_2_2_1 [4/5] 7.26ns
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1


 <State 72>: 7.26ns
ST_72: stg_971 [1/1] 2.39ns
._crit_edge.0:63  store i8 %linebuff_load_20, i8* %linebuff_addr_21, align 1

ST_72: stg_972 [1/1] 2.39ns
._crit_edge.0:65  store i8 %linebuff_load_21, i8* %linebuff_addr_22, align 1

ST_72: output_2_2_1 [3/5] 7.26ns
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1


 <State 73>: 7.26ns
ST_73: stg_974 [1/1] 2.39ns
._crit_edge.0:67  store i8 %linebuff_load_22, i8* %linebuff_addr_23, align 1

ST_73: stg_975 [1/1] 2.39ns
._crit_edge.0:69  store i8 %linebuff_load_23, i8* %linebuff_addr_24, align 1

ST_73: output_2_2_1 [2/5] 7.26ns
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1


 <State 74>: 7.26ns
ST_74: stg_977 [1/1] 2.39ns
._crit_edge.0:71  store i8 %linebuff_load_24, i8* %linebuff_addr_25, align 1

ST_74: stg_978 [1/1] 2.39ns
._crit_edge.0:73  store i8 %linebuff_load_25, i8* %linebuff_addr_26, align 1

ST_74: output_2_2_1 [1/5] 7.26ns
._crit_edge.0:328  %output_2_2_1 = fadd float %output_2_2, %tmp_23_2_1


 <State 75>: 7.26ns
ST_75: stg_980 [1/1] 2.39ns
._crit_edge.0:75  store i8 %linebuff_load_26, i8* %linebuff_addr_27, align 1

ST_75: stg_981 [1/1] 2.39ns
._crit_edge.0:77  store i8 %linebuff_load_27, i8* %linebuff_addr_28, align 1

ST_75: output_2_2_2 [5/5] 7.26ns
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2


 <State 76>: 7.26ns
ST_76: stg_983 [1/1] 2.39ns
._crit_edge.0:81  store i8 %linebuff_load_28, i8* %linebuff_addr_29, align 1

ST_76: stg_984 [1/1] 2.39ns
._crit_edge.0:93  store i8 %linebuff_load_31, i8* %linebuff_addr_32, align 1

ST_76: output_2_2_2 [4/5] 7.26ns
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2


 <State 77>: 7.26ns
ST_77: stg_986 [1/1] 2.39ns
._crit_edge.0:97  store i8 %linebuff_load_32, i8* %linebuff_addr_33, align 1

ST_77: stg_987 [1/1] 2.39ns
._crit_edge.0:99  store i8 %linebuff_load_33, i8* %linebuff_addr_34, align 1

ST_77: output_2_2_2 [3/5] 7.26ns
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2


 <State 78>: 7.26ns
ST_78: stg_989 [1/1] 2.39ns
._crit_edge.0:101  store i8 %linebuff_load_34, i8* %linebuff_addr_35, align 1

ST_78: stg_990 [1/1] 2.39ns
._crit_edge.0:103  store i8 %linebuff_load_35, i8* %linebuff_addr_36, align 1

ST_78: output_2_2_2 [2/5] 7.26ns
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2


 <State 79>: 7.26ns
ST_79: stg_992 [1/1] 2.39ns
._crit_edge.0:105  store i8 %linebuff_load_36, i8* %linebuff_addr_37, align 1

ST_79: stg_993 [1/1] 2.39ns
._crit_edge.0:107  store i8 %linebuff_load_37, i8* %linebuff_addr_38, align 1

ST_79: output_2_2_2 [1/5] 7.26ns
._crit_edge.0:331  %output_2_2_2 = fadd float %output_2_2_1, %tmp_23_2_2


 <State 80>: 7.26ns
ST_80: stg_995 [1/1] 2.39ns
._crit_edge.0:109  store i8 %linebuff_load_38, i8* %linebuff_addr_39, align 1

ST_80: stg_996 [1/1] 2.39ns
._crit_edge.0:111  store i8 %linebuff_load_39, i8* %linebuff_addr_40, align 1

ST_80: output_2_2_3 [5/5] 7.26ns
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3


 <State 81>: 7.26ns
ST_81: stg_998 [1/1] 2.39ns
._crit_edge.0:113  store i8 %linebuff_load_40, i8* %linebuff_addr_41, align 1

ST_81: stg_999 [1/1] 2.39ns
._crit_edge.0:115  store i8 %linebuff_load_41, i8* %linebuff_addr_42, align 1

ST_81: output_2_2_3 [4/5] 7.26ns
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3


 <State 82>: 7.26ns
ST_82: stg_1001 [1/1] 2.39ns
._crit_edge.0:117  store i8 %linebuff_load_42, i8* %linebuff_addr_43, align 1

ST_82: stg_1002 [1/1] 2.39ns
._crit_edge.0:119  store i8 %linebuff_load_43, i8* %linebuff_addr_44, align 1

ST_82: output_2_2_3 [3/5] 7.26ns
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3


 <State 83>: 7.26ns
ST_83: stg_1004 [1/1] 2.39ns
._crit_edge.0:121  store i8 %linebuff_load_44, i8* %linebuff_addr_45, align 1

ST_83: stg_1005 [1/1] 2.39ns
._crit_edge.0:123  store i8 %linebuff_load_45, i8* %linebuff_addr_46, align 1

ST_83: output_2_2_3 [2/5] 7.26ns
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3


 <State 84>: 7.26ns
ST_84: stg_1007 [1/1] 2.39ns
._crit_edge.0:125  store i8 %linebuff_load_46, i8* %linebuff_addr_47, align 1

ST_84: stg_1008 [1/1] 2.39ns
._crit_edge.0:127  store i8 %linebuff_load_47, i8* %linebuff_addr_48, align 1

ST_84: output_2_2_3 [1/5] 7.26ns
._crit_edge.0:334  %output_2_2_3 = fadd float %output_2_2_2, %tmp_23_2_3


 <State 85>: 7.26ns
ST_85: stg_1010 [1/1] 2.39ns
._crit_edge.0:129  store i8 %linebuff_load_48, i8* %linebuff_addr_49, align 1

ST_85: stg_1011 [1/1] 2.39ns
._crit_edge.0:131  store i8 %linebuff_load_49, i8* %linebuff_addr_50, align 1

ST_85: output_2_2_4 [5/5] 7.26ns
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4


 <State 86>: 7.26ns
ST_86: stg_1013 [1/1] 2.39ns
._crit_edge.0:133  store i8 %linebuff_load_50, i8* %linebuff_addr_51, align 1

ST_86: stg_1014 [1/1] 2.39ns
._crit_edge.0:135  store i8 %linebuff_load_51, i8* %linebuff_addr_52, align 1

ST_86: output_2_2_4 [4/5] 7.26ns
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4


 <State 87>: 7.26ns
ST_87: stg_1016 [1/1] 2.39ns
._crit_edge.0:137  store i8 %linebuff_load_52, i8* %linebuff_addr_53, align 1

ST_87: stg_1017 [1/1] 2.39ns
._crit_edge.0:139  store i8 %linebuff_load_53, i8* %linebuff_addr_54, align 1

ST_87: output_2_2_4 [3/5] 7.26ns
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4


 <State 88>: 7.26ns
ST_88: stg_1019 [1/1] 2.39ns
._crit_edge.0:141  store i8 %linebuff_load_54, i8* %linebuff_addr_55, align 1

ST_88: stg_1020 [1/1] 2.39ns
._crit_edge.0:143  store i8 %linebuff_load_55, i8* %linebuff_addr_56, align 1

ST_88: output_2_2_4 [2/5] 7.26ns
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4


 <State 89>: 7.26ns
ST_89: stg_1022 [1/1] 2.39ns
._crit_edge.0:147  store i8 %linebuff_load_56, i8* %linebuff_addr_57, align 1

ST_89: stg_1023 [1/1] 2.39ns
._crit_edge.0:151  store i8 %linebuff_load_57, i8* %linebuff_addr_58, align 1

ST_89: output_2_2_4 [1/5] 7.26ns
._crit_edge.0:337  %output_2_2_4 = fadd float %output_2_2_3, %tmp_23_2_4


 <State 90>: 7.26ns
ST_90: stg_1025 [1/1] 2.39ns
._crit_edge.0:155  store i8 %linebuff_load_58, i8* %linebuff_addr_59, align 1

ST_90: stg_1026 [1/1] 2.39ns
._crit_edge.0:159  store i8 %linebuff_load_59, i8* %linebuff_addr_60, align 1

ST_90: output_2_3 [5/5] 7.26ns
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3


 <State 91>: 7.26ns
ST_91: stg_1028 [1/1] 2.39ns
._crit_edge.0:163  store i8 %linebuff_load_60, i8* %linebuff_addr_61, align 1

ST_91: stg_1029 [1/1] 2.39ns
._crit_edge.0:165  store i8 %linebuff_load_61, i8* %linebuff_addr_62, align 1

ST_91: output_2_3 [4/5] 7.26ns
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3


 <State 92>: 7.26ns
ST_92: stg_1031 [1/1] 2.39ns
._crit_edge.0:167  store i8 %linebuff_load_62, i8* %linebuff_addr_63, align 1

ST_92: stg_1032 [1/1] 2.39ns
._crit_edge.0:169  store i8 %linebuff_load_63, i8* %linebuff_addr_64, align 1

ST_92: output_2_3 [3/5] 7.26ns
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3


 <State 93>: 7.26ns
ST_93: stg_1034 [1/1] 2.39ns
._crit_edge.0:171  store i8 %linebuff_load_64, i8* %linebuff_addr_65, align 1

ST_93: stg_1035 [1/1] 2.39ns
._crit_edge.0:173  store i8 %linebuff_load_65, i8* %linebuff_addr_66, align 1

ST_93: output_2_3 [2/5] 7.26ns
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3


 <State 94>: 7.26ns
ST_94: stg_1037 [1/1] 2.39ns
._crit_edge.0:175  store i8 %linebuff_load_66, i8* %linebuff_addr_67, align 1

ST_94: stg_1038 [1/1] 2.39ns
._crit_edge.0:177  store i8 %linebuff_load_67, i8* %linebuff_addr_68, align 1

ST_94: output_2_3 [1/5] 7.26ns
._crit_edge.0:340  %output_2_3 = fadd float %output_2_2_4, %tmp_23_3


 <State 95>: 7.26ns
ST_95: stg_1040 [1/1] 2.39ns
._crit_edge.0:179  store i8 %linebuff_load_68, i8* %linebuff_addr_69, align 1

ST_95: stg_1041 [1/1] 2.39ns
._crit_edge.0:181  store i8 %linebuff_load_69, i8* %linebuff_addr_70, align 1

ST_95: output_2_3_1 [5/5] 7.26ns
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1


 <State 96>: 7.26ns
ST_96: stg_1043 [1/1] 2.39ns
._crit_edge.0:183  store i8 %linebuff_load_70, i8* %linebuff_addr_71, align 1

ST_96: stg_1044 [1/1] 2.39ns
._crit_edge.0:185  store i8 %linebuff_load_71, i8* %linebuff_addr_72, align 1

ST_96: output_2_3_1 [4/5] 7.26ns
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1


 <State 97>: 7.26ns
ST_97: stg_1046 [1/1] 2.39ns
._crit_edge.0:187  store i8 %linebuff_load_72, i8* %linebuff_addr_73, align 1

ST_97: stg_1047 [1/1] 2.39ns
._crit_edge.0:189  store i8 %linebuff_load_73, i8* %linebuff_addr_74, align 1

ST_97: output_2_3_1 [3/5] 7.26ns
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1


 <State 98>: 7.26ns
ST_98: stg_1049 [1/1] 2.39ns
._crit_edge.0:191  store i8 %linebuff_load_74, i8* %linebuff_addr_75, align 1

ST_98: stg_1050 [1/1] 2.39ns
._crit_edge.0:193  store i8 %linebuff_load_75, i8* %linebuff_addr_76, align 1

ST_98: output_2_3_1 [2/5] 7.26ns
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1


 <State 99>: 7.26ns
ST_99: stg_1052 [1/1] 2.39ns
._crit_edge.0:195  store i8 %linebuff_load_76, i8* %linebuff_addr_77, align 1

ST_99: stg_1053 [1/1] 2.39ns
._crit_edge.0:197  store i8 %linebuff_load_77, i8* %linebuff_addr_78, align 1

ST_99: output_2_3_1 [1/5] 7.26ns
._crit_edge.0:343  %output_2_3_1 = fadd float %output_2_3, %tmp_23_3_1


 <State 100>: 7.26ns
ST_100: stg_1055 [1/1] 2.39ns
._crit_edge.0:199  store i8 %linebuff_load_78, i8* %linebuff_addr_79, align 1

ST_100: stg_1056 [1/1] 2.39ns
._crit_edge.0:201  store i8 %linebuff_load_79, i8* %linebuff_addr_80, align 1

ST_100: output_2_3_2 [5/5] 7.26ns
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2


 <State 101>: 7.26ns
ST_101: stg_1058 [1/1] 2.39ns
._crit_edge.0:203  store i8 %linebuff_load_80, i8* %linebuff_addr_81, align 1

ST_101: stg_1059 [1/1] 2.39ns
._crit_edge.0:205  store i8 %linebuff_load_81, i8* %linebuff_addr_82, align 1

ST_101: output_2_3_2 [4/5] 7.26ns
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2


 <State 102>: 7.26ns
ST_102: stg_1061 [1/1] 2.39ns
._crit_edge.0:207  store i8 %linebuff_load_82, i8* %linebuff_addr_83, align 1

ST_102: stg_1062 [1/1] 2.39ns
._crit_edge.0:209  store i8 %linebuff_load_83, i8* %linebuff_addr_84, align 1

ST_102: output_2_3_2 [3/5] 7.26ns
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2


 <State 103>: 7.26ns
ST_103: stg_1064 [1/1] 2.39ns
._crit_edge.0:213  store i8 %linebuff_load_84, i8* %linebuff_addr_85, align 1

ST_103: stg_1065 [1/1] 2.39ns
._crit_edge.0:217  store i8 %linebuff_load_85, i8* %linebuff_addr_86, align 1

ST_103: output_2_3_2 [2/5] 7.26ns
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2


 <State 104>: 7.26ns
ST_104: stg_1067 [1/1] 2.39ns
._crit_edge.0:221  store i8 %linebuff_load_86, i8* %linebuff_addr_87, align 1

ST_104: stg_1068 [1/1] 2.39ns
._crit_edge.0:225  store i8 %linebuff_load_87, i8* %linebuff_addr_88, align 1

ST_104: output_2_3_2 [1/5] 7.26ns
._crit_edge.0:346  %output_2_3_2 = fadd float %output_2_3_1, %tmp_23_3_2


 <State 105>: 7.26ns
ST_105: stg_1070 [1/1] 2.39ns
._crit_edge.0:229  store i8 %linebuff_load_88, i8* %linebuff_addr_89, align 1

ST_105: stg_1071 [1/1] 2.39ns
._crit_edge.0:231  store i8 %linebuff_load_89, i8* %linebuff_addr_90, align 1

ST_105: output_2_3_3 [5/5] 7.26ns
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3


 <State 106>: 7.26ns
ST_106: stg_1073 [1/1] 2.39ns
._crit_edge.0:233  store i8 %linebuff_load_90, i8* %linebuff_addr_91, align 1

ST_106: stg_1074 [1/1] 2.39ns
._crit_edge.0:235  store i8 %linebuff_load_91, i8* %linebuff_addr_92, align 1

ST_106: output_2_3_3 [4/5] 7.26ns
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3


 <State 107>: 7.26ns
ST_107: stg_1076 [1/1] 2.39ns
._crit_edge.0:237  store i8 %linebuff_load_92, i8* %linebuff_addr_93, align 1

ST_107: stg_1077 [1/1] 2.39ns
._crit_edge.0:239  store i8 %linebuff_load_93, i8* %linebuff_addr_94, align 1

ST_107: output_2_3_3 [3/5] 7.26ns
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3


 <State 108>: 7.26ns
ST_108: stg_1079 [1/1] 2.39ns
._crit_edge.0:241  store i8 %linebuff_load_94, i8* %linebuff_addr_95, align 1

ST_108: stg_1080 [1/1] 2.39ns
._crit_edge.0:243  store i8 %linebuff_load_95, i8* %linebuff_addr_96, align 1

ST_108: output_2_3_3 [2/5] 7.26ns
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3


 <State 109>: 7.26ns
ST_109: stg_1082 [1/1] 2.39ns
._crit_edge.0:245  store i8 %linebuff_load_96, i8* %linebuff_addr_97, align 1

ST_109: stg_1083 [1/1] 2.39ns
._crit_edge.0:247  store i8 %linebuff_load_97, i8* %linebuff_addr_98, align 1

ST_109: output_2_3_3 [1/5] 7.26ns
._crit_edge.0:349  %output_2_3_3 = fadd float %output_2_3_2, %tmp_23_3_3


 <State 110>: 7.26ns
ST_110: stg_1085 [1/1] 2.39ns
._crit_edge.0:249  store i8 %linebuff_load_98, i8* %linebuff_addr_99, align 1

ST_110: stg_1086 [1/1] 2.39ns
._crit_edge.0:251  store i8 %linebuff_load_99, i8* %linebuff_addr_100, align 1

ST_110: output_2_3_4 [5/5] 7.26ns
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4


 <State 111>: 7.26ns
ST_111: stg_1088 [1/1] 2.39ns
._crit_edge.0:253  store i8 %linebuff_load_100, i8* %linebuff_addr_101, align 1

ST_111: stg_1089 [1/1] 2.39ns
._crit_edge.0:255  store i8 %linebuff_load_101, i8* %linebuff_addr_102, align 1

ST_111: output_2_3_4 [4/5] 7.26ns
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4


 <State 112>: 7.26ns
ST_112: stg_1091 [1/1] 2.39ns
._crit_edge.0:257  store i8 %linebuff_load_102, i8* %linebuff_addr_103, align 1

ST_112: stg_1092 [1/1] 2.39ns
._crit_edge.0:259  store i8 %linebuff_load_103, i8* %linebuff_addr_104, align 1

ST_112: output_2_3_4 [3/5] 7.26ns
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4


 <State 113>: 7.26ns
ST_113: stg_1094 [1/1] 2.39ns
._crit_edge.0:261  store i8 %linebuff_load_104, i8* %linebuff_addr_105, align 1

ST_113: stg_1095 [1/1] 2.39ns
._crit_edge.0:263  store i8 %linebuff_load_105, i8* %linebuff_addr_106, align 1

ST_113: output_2_3_4 [2/5] 7.26ns
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4


 <State 114>: 7.26ns
ST_114: stg_1097 [1/1] 2.39ns
._crit_edge.0:265  store i8 %linebuff_load_106, i8* %linebuff_addr_107, align 1

ST_114: stg_1098 [1/1] 2.39ns
._crit_edge.0:267  store i8 %linebuff_load_107, i8* %linebuff_addr_108, align 1

ST_114: output_2_3_4 [1/5] 7.26ns
._crit_edge.0:352  %output_2_3_4 = fadd float %output_2_3_3, %tmp_23_3_4


 <State 115>: 7.26ns
ST_115: stg_1100 [1/1] 2.39ns
._crit_edge.0:269  store i8 %linebuff_load_108, i8* %linebuff_addr_109, align 1

ST_115: stg_1101 [1/1] 2.39ns
._crit_edge.0:271  store i8 %linebuff_load_109, i8* %linebuff_addr_110, align 1

ST_115: output_2_4 [5/5] 7.26ns
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4


 <State 116>: 7.26ns
ST_116: stg_1103 [1/1] 2.39ns
._crit_edge.0:273  store i8 %linebuff_load_110, i8* %linebuff_addr_111, align 1

ST_116: stg_1104 [1/1] 2.39ns
._crit_edge.0:275  store i8 %linebuff_load_111, i8* %linebuff_addr_112, align 1

ST_116: output_2_4 [4/5] 7.26ns
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4


 <State 117>: 7.26ns
ST_117: stg_1106 [1/1] 2.39ns
._crit_edge.0:279  store i8 %linebuff_load_112, i8* %linebuff_addr_113, align 1

ST_117: stg_1107 [1/1] 2.39ns
._crit_edge.0:283  store i8 %linebuff_load_113, i8* %linebuff_addr_114, align 1

ST_117: output_2_4 [3/5] 7.26ns
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4


 <State 118>: 7.26ns
ST_118: stg_1109 [1/1] 2.39ns
._crit_edge.0:287  store i8 %linebuff_load_114, i8* %linebuff_addr_115, align 1

ST_118: stg_1110 [1/1] 2.39ns
._crit_edge.0:291  store i8 %linebuff_load_115, i8* %linebuff_addr_116, align 1

ST_118: output_2_4 [2/5] 7.26ns
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4


 <State 119>: 7.26ns
ST_119: stg_1112 [1/1] 2.39ns
._crit_edge.0:292  store i8 %read, i8* %linebuff_addr_117, align 1

ST_119: output_2_4 [1/5] 7.26ns
._crit_edge.0:355  %output_2_4 = fadd float %output_2_3_4, %tmp_23_4


 <State 120>: 7.26ns
ST_120: output_2_4_1 [5/5] 7.26ns
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1


 <State 121>: 7.26ns
ST_121: output_2_4_1 [4/5] 7.26ns
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1


 <State 122>: 7.26ns
ST_122: output_2_4_1 [3/5] 7.26ns
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1


 <State 123>: 7.26ns
ST_123: output_2_4_1 [2/5] 7.26ns
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1


 <State 124>: 7.26ns
ST_124: output_2_4_1 [1/5] 7.26ns
._crit_edge.0:358  %output_2_4_1 = fadd float %output_2_4, %tmp_23_4_1


 <State 125>: 7.26ns
ST_125: output_2_4_2 [5/5] 7.26ns
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2


 <State 126>: 7.26ns
ST_126: output_2_4_2 [4/5] 7.26ns
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2


 <State 127>: 7.26ns
ST_127: output_2_4_2 [3/5] 7.26ns
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2


 <State 128>: 7.26ns
ST_128: output_2_4_2 [2/5] 7.26ns
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2


 <State 129>: 7.26ns
ST_129: output_2_4_2 [1/5] 7.26ns
._crit_edge.0:361  %output_2_4_2 = fadd float %output_2_4_1, %tmp_23_4_2


 <State 130>: 7.26ns
ST_130: output_2_4_3 [5/5] 7.26ns
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3


 <State 131>: 7.26ns
ST_131: output_2_4_3 [4/5] 7.26ns
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3


 <State 132>: 7.26ns
ST_132: output_2_4_3 [3/5] 7.26ns
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3


 <State 133>: 7.26ns
ST_133: output_2_4_3 [2/5] 7.26ns
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3


 <State 134>: 7.26ns
ST_134: output_2_4_3 [1/5] 7.26ns
._crit_edge.0:364  %output_2_4_3 = fadd float %output_2_4_2, %tmp_23_4_3


 <State 135>: 7.26ns
ST_135: output_2_4_4 [5/5] 7.26ns
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4


 <State 136>: 7.26ns
ST_136: output_2_4_4 [4/5] 7.26ns
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4


 <State 137>: 7.26ns
ST_137: output_2_4_4 [3/5] 7.26ns
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4


 <State 138>: 7.26ns
ST_138: output_2_4_4 [2/5] 7.26ns
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4


 <State 139>: 7.26ns
ST_139: output_2_4_4 [1/5] 7.26ns
._crit_edge.0:367  %output_2_4_4 = fadd float %output_2_4_3, %tmp_23_4_4


 <State 140>: 8.16ns
ST_140: output_2_4_4_to_int [1/1] 0.00ns
._crit_edge.0:368  %output_2_4_4_to_int = bitcast float %output_2_4_4 to i32

ST_140: tmp_5 [1/1] 0.00ns
._crit_edge.0:369  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_2_4_4_to_int, i32 23, i32 30)

ST_140: tmp [1/1] 0.00ns
._crit_edge.0:370  %tmp = trunc i32 %output_2_4_4_to_int to i23

ST_140: notlhs [1/1] 2.00ns
._crit_edge.0:371  %notlhs = icmp ne i8 %tmp_5, -1

ST_140: notrhs [1/1] 2.39ns
._crit_edge.0:372  %notrhs = icmp eq i23 %tmp, 0

ST_140: tmp_7 [1/1] 1.37ns
._crit_edge.0:373  %tmp_7 = or i1 %notrhs, %notlhs

ST_140: tmp_10 [1/1] 6.79ns
._crit_edge.0:374  %tmp_10 = fcmp ogt float %output_2_4_4, 0.000000e+00

ST_140: tmp_11 [1/1] 1.37ns
._crit_edge.0:375  %tmp_11 = and i1 %tmp_7, %tmp_10


 <State 141>: 7.24ns
ST_141: p_Val2_1 [1/1] 1.37ns
._crit_edge.0:376  %p_Val2_1 = select i1 %tmp_11, i32 %output_2_4_4_to_int, i32 0

ST_141: p_Result_s [1/1] 0.00ns
._crit_edge.0:377  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

ST_141: loc_V [1/1] 0.00ns
._crit_edge.0:378  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

ST_141: loc_V_1 [1/1] 0.00ns
._crit_edge.0:379  %loc_V_1 = trunc i32 %p_Val2_1 to i23

ST_141: p_Result_1 [1/1] 0.00ns
._crit_edge.0:380  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_141: tmp_i_i_cast_i [1/1] 0.00ns
._crit_edge.0:382  %tmp_i_i_cast_i = zext i8 %loc_V to i9

ST_141: sh_assign [1/1] 1.72ns
._crit_edge.0:383  %sh_assign = add i9 -127, %tmp_i_i_cast_i

ST_141: isNeg [1/1] 0.00ns
._crit_edge.0:384  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_141: tmp_1_i_i [1/1] 1.72ns
._crit_edge.0:385  %tmp_1_i_i = sub i8 127, %loc_V

ST_141: tmp_1_i_cast_i [1/1] 0.00ns
._crit_edge.0:386  %tmp_1_i_cast_i = sext i8 %tmp_1_i_i to i9

ST_141: sh_assign_1 [1/1] 1.37ns
._crit_edge.0:387  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_cast_i, i9 %sh_assign

ST_141: sh_assign_1_i_cast_i_cast [1/1] 0.00ns
._crit_edge.0:389  %sh_assign_1_i_cast_i_cast = sext i9 %sh_assign_1 to i24

ST_141: tmp_3_i_i [1/1] 2.78ns
._crit_edge.0:390  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_i_cast_i_cast

ST_141: tmp_15 [1/1] 0.00ns
._crit_edge.0:393  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)


 <State 142>: 7.96ns
ST_142: tmp_i_i [1/1] 0.00ns
._crit_edge.0:381  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_142: sh_assign_1_i_cast_i [1/1] 0.00ns
._crit_edge.0:388  %sh_assign_1_i_cast_i = sext i9 %sh_assign_1 to i32

ST_142: tmp_4_i_i [1/1] 0.00ns
._crit_edge.0:391  %tmp_4_i_i = zext i32 %sh_assign_1_i_cast_i to i78

ST_142: tmp_5_i_i [1/1] 2.78ns
._crit_edge.0:392  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_4_i_i

ST_142: tmp_12 [1/1] 0.00ns
._crit_edge.0:394  %tmp_12 = zext i1 %tmp_15 to i32

ST_142: tmp_13 [1/1] 0.00ns
._crit_edge.0:395  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_142: p_Val2_4 [1/1] 1.37ns
._crit_edge.0:396  %p_Val2_4 = select i1 %isNeg, i32 %tmp_12, i32 %tmp_13

ST_142: p_Val2_7_i_i [1/1] 2.44ns
._crit_edge.0:397  %p_Val2_7_i_i = sub i32 0, %p_Val2_4

ST_142: p_Val2_10 [1/1] 1.37ns
._crit_edge.0:398  %p_Val2_10 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_4

ST_142: tmp_16 [1/1] 0.00ns
._crit_edge.0:399  %tmp_16 = trunc i32 %p_Val2_10 to i8

ST_142: tmp_17 [1/1] 0.00ns
._crit_edge.0:402  %tmp_17 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_10, i32 8, i32 31)


 <State 143>: 2.40ns
ST_143: icmp [1/1] 2.40ns
._crit_edge.0:403  %icmp = icmp sgt i24 %tmp_17, 0


 <State 144>: 0.00ns

 <State 145>: 0.00ns

 <State 146>: 0.00ns

 <State 147>: 6.41ns
ST_147: tmp_9 [1/1] 0.00ns
._crit_edge.0:400  %tmp_9 = zext i8 %tmp_16 to i32

ST_147: tmp_s [6/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 148>: 6.41ns
ST_148: tmp_s [5/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 149>: 6.41ns
ST_149: tmp_s [4/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 150>: 6.41ns
ST_150: tmp_s [3/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 151>: 6.41ns
ST_151: tmp_s [2/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 152>: 6.41ns
ST_152: empty_15 [1/1] 0.00ns
._crit_edge.0:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_152: stg_1175 [1/1] 0.00ns
._crit_edge.0:2  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

ST_152: stg_1176 [1/1] 0.00ns
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_152: tmp_s [1/6] 6.41ns
._crit_edge.0:401  %tmp_s = sitofp i32 %tmp_9 to float


 <State 153>: 7.24ns
ST_153: tmp_14 [1/1] 0.00ns
:0  %tmp_14 = bitcast float %tmp_s to i32

ST_153: p_Val2_s [1/1] 1.37ns
:1  %p_Val2_s = select i1 %icmp, i32 1132396544, i32 %tmp_14

ST_153: loc_V_2 [1/1] 0.00ns
:2  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_153: loc_V_3 [1/1] 0.00ns
:3  %loc_V_3 = trunc i32 %p_Val2_s to i23

ST_153: p_Result_2 [1/1] 0.00ns
:4  %p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_153: tmp_i_i_cast_i5 [1/1] 0.00ns
:6  %tmp_i_i_cast_i5 = zext i8 %loc_V_2 to i9

ST_153: sh_assign_2 [1/1] 1.72ns
:7  %sh_assign_2 = add i9 -127, %tmp_i_i_cast_i5

ST_153: isNeg_1 [1/1] 0.00ns
:8  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_153: tmp_9_i_i [1/1] 1.72ns
:9  %tmp_9_i_i = sub i8 127, %loc_V_2

ST_153: tmp_9_i_cast_i [1/1] 0.00ns
:10  %tmp_9_i_cast_i = sext i8 %tmp_9_i_i to i9

ST_153: sh_assign_3 [1/1] 1.37ns
:11  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_9_i_cast_i, i9 %sh_assign_2

ST_153: sh_assign_2_i_cast_i_cast [1/1] 0.00ns
:12  %sh_assign_2_i_cast_i_cast = sext i9 %sh_assign_3 to i24

ST_153: tmp_11_i_i [1/1] 2.78ns
:13  %tmp_11_i_i = lshr i24 %p_Result_2, %sh_assign_2_i_cast_i_cast

ST_153: tmp_23 [1/1] 0.00ns
:16  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_11_i_i, i32 23)


 <State 154>: 8.53ns
ST_154: tmp_i_cast_i4 [1/1] 0.00ns
:5  %tmp_i_cast_i4 = zext i24 %p_Result_2 to i31

ST_154: tmp_12_i_cast_i [1/1] 0.00ns
:14  %tmp_12_i_cast_i = zext i9 %sh_assign_3 to i31

ST_154: tmp_13_i_i [1/1] 2.78ns
:15  %tmp_13_i_i = shl i31 %tmp_i_cast_i4, %tmp_12_i_cast_i

ST_154: tmp_19 [1/1] 0.00ns
:17  %tmp_19 = zext i1 %tmp_23 to i8

ST_154: tmp_20 [1/1] 0.00ns
:18  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_13_i_i, i32 23, i32 30)

ST_154: result_V [1/1] 1.37ns
:19  %result_V = select i1 %isNeg_1, i8 %tmp_19, i8 %tmp_20

ST_154: stg_1198 [1/1] 4.38ns
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %conv_output_V, i8 %result_V)

ST_154: stg_1199 [1/1] 0.00ns
:21  br label %._crit_edge10


 <State 155>: 0.00ns
ST_155: stg_1200 [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
