// Seed: 2478184459
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4
    , id_6
);
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14
);
  wire id_16;
  module_0(
      id_5, id_5, id_14, id_10, id_5
  );
  wire id_17;
endmodule
