"../src/HDL_Source/Verilog/FSM_TR.v"	1
"../src/TestBench/TOP_TR_TB.v"	1
"../src/HDL_Source/Verilog/DATA_PATH_TR.v"	1
"../src/HDL_Source/Verilog/TOP_TR.v"	1
