Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Xilinx/Projects/Test/Test_Fix_isim_beh.exe -prj E:/Xilinx/Projects/Test/Test_Fix_beh.prj work.Test_Fix work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/Projects/Test/Test.v" into library work
Analyzing Verilog file "E:/Xilinx/Projects/Test/Test_Fix.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 193856 KB
Fuse CPU Usage: 562 ms
Compiling module Test
Compiling module Test_Fix
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/Xilinx/Projects/Test/Test_Fix_isim_beh.exe
Fuse Memory Usage: 199328 KB
Fuse CPU Usage: 608 ms
