
---------- Begin Simulation Statistics ----------
final_tick                               574585569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702584                       # Number of bytes of host memory used
host_op_rate                                    86133                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7134.99                       # Real time elapsed on the host
host_tick_rate                               80530690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612517140                       # Number of instructions simulated
sim_ops                                     614554720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.574586                       # Number of seconds simulated
sim_ticks                                574585569000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.926075                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77491333                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89146246                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7240859                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121071290                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10512750                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10728629                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          215879                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155047591                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064016                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018189                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5039664                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143197016                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14361077                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33178768                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580254532                       # Number of instructions committed
system.cpu0.commit.committedOps             581274010                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1062739666                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546958                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    774054977     72.84%     72.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    170476711     16.04%     88.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45987694      4.33%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     41123810      3.87%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9645444      0.91%     97.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2860646      0.27%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1928290      0.18%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2301017      0.22%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14361077      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1062739666                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887055                       # Number of function calls committed.
system.cpu0.commit.int_insts                561254757                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179946839                       # Number of loads committed
system.cpu0.commit.membars                    2037577                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037583      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322208339     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180965020     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70909423     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581274010                       # Class of committed instruction
system.cpu0.commit.refs                     251874471                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580254532                       # Number of Instructions Simulated
system.cpu0.committedOps                    581274010                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964279                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964279                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            166324014                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2209833                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77062119                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627668526                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               465547405                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429729456                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5046774                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7258453                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2974458                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155047591                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111336188                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    609568162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1637210                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     638923081                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14495992                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136033                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         452805608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88004083                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.560566                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1069622107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598289                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.900622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               622509279     58.20%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331278434     30.97%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59651076      5.58%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43795426      4.09%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8110122      0.76%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2178434      0.20%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55389      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040537      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3410      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1069622107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       70159815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5104883                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146822762                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530172                       # Inst execution rate
system.cpu0.iew.exec_refs                   264701827                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74352983                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              140472506                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            192477382                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021087                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2856463                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75049318                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          614438062                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190348844                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5091872                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            604280767                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1002924                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2473472                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5046774                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4641224                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        54467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7953884                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27365                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7316                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2352112                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     12530543                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3121686                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7316                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       854805                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4250078                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251835736                       # num instructions consuming a value
system.cpu0.iew.wb_count                    599377711                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885174                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222918342                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525871                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     599422617                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               737903141                       # number of integer regfile reads
system.cpu0.int_regfile_writes              382736639                       # number of integer regfile writes
system.cpu0.ipc                              0.509093                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509093                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038459      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            335189601     55.01%     55.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139492      0.68%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.17%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193459743     31.75%     87.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73527240     12.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             609372640                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1267923                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002081                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 199394     15.73%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                960503     75.75%     91.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               108024      8.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             608602049                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2289705460                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    599377660                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        647608745                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611379201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                609372640                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058861                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33164048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            70259                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           408                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15674460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1069622107                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569708                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          623227238     58.27%     58.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317943139     29.72%     87.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101935096      9.53%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20497948      1.92%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4913108      0.46%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             516390      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             351989      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             178443      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              58756      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1069622107                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.534640                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11062234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1758931                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           192477382                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75049318                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1139781922                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9390248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              152324275                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370551957                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6804708                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               471746717                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3882206                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11449                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            758942204                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             621562775                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398912896                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426002864                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3668135                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5046774                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14423515                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28360934                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       758942160                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         77962                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2821                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13749878                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2777                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1662820473                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1235799692                       # The number of ROB writes
system.cpu0.timesIdled                       15075043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.806168                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4443290                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6020215                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           776314                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7679731                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            248345                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         397220                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          148875                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8644901                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3244                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           463924                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095467                       # Number of branches committed
system.cpu1.commit.bw_lim_events               741471                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4573780                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262608                       # Number of instructions committed
system.cpu1.commit.committedOps              33280710                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    181045386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183825                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.836338                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    166881777     92.18%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7184045      3.97%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2501927      1.38%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2049339      1.13%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       498703      0.28%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       173656      0.10%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       951342      0.53%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        63126      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       741471      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    181045386                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320804                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047402                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248538                       # Number of loads committed
system.cpu1.commit.membars                    2035974                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035974      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082352     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266464     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895782      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280710                       # Class of committed instruction
system.cpu1.commit.refs                      12162258                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262608                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280710                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.641479                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.641479                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            160579942                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               314381                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4310006                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39538455                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5832495                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12689308                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                464103                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               565569                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2295455                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8644901                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5055581                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    175634107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58147                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40189953                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1552986                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047497                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5450702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4691635                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220813                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         181861303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               157628844     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13846095      7.61%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5653761      3.11%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3367122      1.85%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  877477      0.48%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484850      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2887      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           181861303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         147536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              495111                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7653309                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198748                       # Inst execution rate
system.cpu1.iew.exec_refs                    12945705                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944880                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139374518                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10272369                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018564                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245525                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2975615                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37846385                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10000825                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           649269                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36173972                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                938324                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1984618                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                464103                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3976022                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13021                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          126830                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3841                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          256                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1023831                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        61895                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           125                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90491                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        404620                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20590187                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35936181                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.881753                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18155463                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197442                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35944194                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44490350                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24520204                       # number of integer regfile writes
system.cpu1.ipc                              0.177258                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177258                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036073      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21755020     59.08%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11098213     30.14%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933792      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36823241                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1056142                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028681                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 184527     17.47%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                795644     75.33%     92.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                75969      7.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35843296                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         256623713                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35936169                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42412135                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34791736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36823241                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054649                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4565674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59812                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           213                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1819760                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    181861303                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202480                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659464                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159184626     87.53%     87.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14809556      8.14%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4437251      2.44%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1539890      0.85%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1393911      0.77%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             168185      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219321      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              81486      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27077      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      181861303                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202316                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6154343                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528289                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10272369                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2975615                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       182008839                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   967156101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150548068                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412579                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6717303                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6975100                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1412964                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7537                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47550216                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38583102                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26590602                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13325421                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2241231                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                464103                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10523447                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4178023                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47550204                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25164                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12968199                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   218158171                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76526640                       # The number of ROB writes
system.cpu1.timesIdled                           2114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2980211                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               535784                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3678718                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                163                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                159020                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4038014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8037763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        76844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46991                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32999183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2137599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65972750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2184590                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2802356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1638257                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2361389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1235014                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1235012                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2802357                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12075129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12075129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    363240000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               363240000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4038115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4038115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4038115                       # Request fanout histogram
system.membus.respLayer1.occupancy        21035014162                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15712891744                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   574585569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   574585569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       670732500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   923141854.853034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       161000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2535714000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   569890441500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4695127500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93595775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93595775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93595775                       # number of overall hits
system.cpu0.icache.overall_hits::total       93595775                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17740413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17740413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17740413                       # number of overall misses
system.cpu0.icache.overall_misses::total     17740413                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231807540995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231807540995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231807540995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231807540995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111336188                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111336188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111336188                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111336188                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159341                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159341                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159341                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159341                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13066.637231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13066.637231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13066.637231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13066.637231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1952                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.084746                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16715448                       # number of writebacks
system.cpu0.icache.writebacks::total         16715448                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1024931                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1024931                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1024931                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1024931                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16715482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16715482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16715482                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16715482                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205350908997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205350908997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205350908997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205350908997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150135                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150135                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150135                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150135                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12285.072545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12285.072545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12285.072545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12285.072545                       # average overall mshr miss latency
system.cpu0.icache.replacements              16715448                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93595775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93595775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17740413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17740413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231807540995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231807540995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111336188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111336188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159341                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13066.637231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13066.637231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1024931                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1024931                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16715482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16715482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205350908997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205350908997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12285.072545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12285.072545                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999910                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110310968                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16715448                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.599343                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999910                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        239387856                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       239387856                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228519292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228519292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228519292                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228519292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22200014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22200014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22200014                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22200014                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 475304693467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 475304693467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 475304693467                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 475304693467                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250719306                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250719306                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250719306                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250719306                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088545                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088545                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088545                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088545                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21410.107825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21410.107825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21410.107825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21410.107825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2645072                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        88616                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            62383                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1159                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.400526                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.459016                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15181774                       # number of writebacks
system.cpu0.dcache.writebacks::total         15181774                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7411968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7411968                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7411968                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7411968                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14788046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14788046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14788046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14788046                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 245673114501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 245673114501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 245673114501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 245673114501                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058982                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058982                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058982                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058982                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16612.953091                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16612.953091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16612.953091                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16612.953091                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15181774                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161781725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161781725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18029975                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18029975                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338476722500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338476722500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179811700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179811700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18773.000101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18773.000101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4936426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4936426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13093549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13093549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 191582542000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 191582542000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072818                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072818                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14631.826864                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14631.826864                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66737567                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66737567                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4170039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4170039                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 136827970967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 136827970967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70907606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70907606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32812.156185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32812.156185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2475542                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2475542                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1694497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1694497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  54090572501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  54090572501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023897                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023897                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31921.314998                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31921.314998                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1492                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1492                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5096000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5096000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.218848                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218848                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12191.387560                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12191.387560                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          397                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010995                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010995                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63952.380952                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63952.380952                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       658000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       658000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081655                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081655                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4386.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4386.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.081655                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.081655                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3386.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3386.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611524                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611524                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31375127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31375127500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018189                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018189                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399400                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399400                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77152.269067                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77152.269067                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30968462500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30968462500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399400                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399400                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76152.269067                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76152.269067                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964611                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244327997                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15194476                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.080054                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964611                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998894                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518676992                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518676992                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16678268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14176784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              324475                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31180895                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16678268                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14176784                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1368                       # number of overall hits
system.l2.overall_hits::.cpu1.data             324475                       # number of overall hits
system.l2.overall_hits::total                31180895                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1003422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            748784                       # number of demand (read+write) misses
system.l2.demand_misses::total                1790778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37213                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1003422                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1359                       # number of overall misses
system.l2.overall_misses::.cpu1.data           748784                       # number of overall misses
system.l2.overall_misses::total               1790778                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3322744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95944922401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    126795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75257234970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174651696871                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3322744500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95944922401                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    126795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75257234970                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174651696871                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16715481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15180206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1073259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32971673                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16715481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15180206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1073259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32971673                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.498350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.697673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054313                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.498350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.697673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054313                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89289.885255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95617.718568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93300.220751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100505.933580                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97528.390940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89289.885255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95617.718568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93300.220751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100505.933580                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97528.390940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              32123                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       728                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.125000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1693478                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1638257                       # number of writebacks
system.l2.writebacks::total                   1638257                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              120354                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             120354                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       916898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       715042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1670424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       916898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       715042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2416900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4087324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2947967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80627910916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    112074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65263206481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148951158397                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2947967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80627910916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    112074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65263206481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 201696156322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 350647314719                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.485515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.666234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.485515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.666234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123965                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79331.727664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87935.529269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84648.036254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91271.850438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89169.670932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79331.727664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87935.529269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84648.036254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91271.850438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83452.421003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85788.969683                       # average overall mshr miss latency
system.l2.replacements                        6129280                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3707723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3707723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3707723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3707723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29189589                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29189589                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29189589                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29189589                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2416900                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2416900                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 201696156322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 201696156322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83452.421003                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83452.421003                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5237.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3741.071429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       804500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       313000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1117500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.533333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20112.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19955.357143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       126000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       145500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1401484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1540820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         687111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         607029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1294140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  66432560460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60046303991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  126478864451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2088595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       746365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2834960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.328982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.813314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.456493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96683.884351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98918.344908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97731.979887                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17605                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            60487                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       644229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1233653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  56544456970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52514322998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109058779968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.308451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.789726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87770.741413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89094.307320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88403.124678                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16678268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16679636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3322744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    126795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3449539500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16715481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16718208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.498350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89289.885255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93300.220751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89431.180649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38484                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2947967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    112074000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3060041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.485515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79331.727664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84648.036254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79514.629456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12775300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       185139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12960439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       316311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       141755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          458066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29512361941                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15210930979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44723292920                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13091611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       326894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13418505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.433642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93301.725014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107304.370068                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97635.041501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        59779                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       272669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       125618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       398287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  24083453946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12748883483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36832337429                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.384277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88324.869883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101489.304741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92476.875793                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          303                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               315                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          196                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             211                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2780000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       239500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3019500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          499                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           526                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.392786                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.555556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.401141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14183.673469                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15966.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14310.426540                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2953495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       157000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3110495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.298597                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.296296                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.298479                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19822.114094                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19812.070064                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999857                       # Cycle average of tags in use
system.l2.tags.total_refs                    68115773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6129649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.112508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.538525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.655286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.992792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.494499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.312156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.333002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533086489                       # Number of tag accesses
system.l2.tags.data_accesses                533086489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58755840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         84800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45792384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    151380288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          258391552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2378240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        84800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2463040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104848448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104848448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         918060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         715506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2365317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4037368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1638257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1638257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4139053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102257772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           147585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79696370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    263459955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             449700734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4139053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       147585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4286637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182476647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182476647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182476647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4139053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102257772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          147585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79696370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    263459955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            632177381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1618727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    884722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    701125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2354199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003262426750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8118798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1525154                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4037369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1638257                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4037369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1638257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58838                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19530                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            177408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            178174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            192088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            317740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            319242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            283397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            361085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            362901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           269693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           248817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           203279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           191659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           199735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            145176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            126981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            178153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            151166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74197                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 132726388812                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19892655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            207323845062                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33360.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52110.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2953869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1031603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4037369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1638257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  979688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1030677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  634377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  405733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  180950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  146147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  122597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  105060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  58474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  62513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  36793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1611748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.256124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.099371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.323946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       546671     33.92%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       614313     38.11%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       164628     10.21%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92205      5.72%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60643      3.76%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27308      1.69%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16975      1.05%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12439      0.77%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76566      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1611748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.251072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.290975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98835     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.377013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82982     83.96%     83.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2436      2.46%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8452      8.55%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3139      3.18%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1194      1.21%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              356      0.36%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              146      0.15%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              254625984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3765632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103597056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               258391616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104848448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       443.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    449.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  574585557500                       # Total gap between requests
system.mem_ctrls.avgGap                     101237.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2378240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56622208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        84800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44872000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    150668736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103597056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4139052.785713105928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 98544431.073241934180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 147584.632429221354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78094547.480707779527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 262221580.437917321920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180298743.284309655428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       918060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       715506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2365318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1638257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1408096543                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42812759623                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56542321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35625218140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 127421228435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13674632432910                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37892.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46633.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42673.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49790.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53870.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8347061.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6153923160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3270861165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14650030500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4563083880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45356744160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94056842850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     141435096480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       309486582195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.625749                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 366720216044                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19186440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 188678912956                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5354064660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2845722495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13756680840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3886551000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45356744160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     144632545560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      98845031040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       314677339755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.659664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 255437577549                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19186440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 299961551451                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5966509543.209877                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28179579003.929241                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220575789500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    91298296000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483287273000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5051874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5051874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5051874                       # number of overall hits
system.cpu1.icache.overall_hits::total        5051874                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3707                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3707                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3707                       # number of overall misses
system.cpu1.icache.overall_misses::total         3707                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    196750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    196750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    196750500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    196750500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5055581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5055581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5055581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5055581                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000733                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000733                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000733                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000733                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53075.397896                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53075.397896                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53075.397896                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53075.397896                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2695                       # number of writebacks
system.cpu1.icache.writebacks::total             2695                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          980                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          980                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          980                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          980                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2727                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2727                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2727                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2727                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    146111000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    146111000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    146111000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    146111000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000539                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000539                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000539                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000539                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53579.391272                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53579.391272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53579.391272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53579.391272                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2695                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5051874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5051874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3707                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3707                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    196750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    196750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5055581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5055581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000733                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000733                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53075.397896                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53075.397896                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          980                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          980                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2727                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2727                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    146111000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    146111000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53579.391272                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53579.391272                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201854                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4986383                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2695                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1850.234879                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        294018500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201854                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975058                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975058                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10113889                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10113889                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9454785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9454785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9454785                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9454785                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2268950                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2268950                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2268950                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2268950                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 145389375694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145389375694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 145389375694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145389375694                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11723735                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11723735                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11723735                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11723735                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193535                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193535                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193535                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193535                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64077.822647                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64077.822647                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64077.822647                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64077.822647                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       712790                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        48953                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14719                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            562                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.426524                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.104982                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1072671                       # number of writebacks
system.cpu1.dcache.writebacks::total          1072671                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1608999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1608999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1608999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1608999                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       659951                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       659951                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       659951                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       659951                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46487898339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46487898339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46487898339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46487898339                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056292                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056292                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056292                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056292                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70441.439348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70441.439348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70441.439348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70441.439348                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1072671                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8511780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8511780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1316598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1316598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  77060280500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  77060280500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9828378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9828378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58529.847759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58529.847759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       989027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       989027                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       327571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       327571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17980309000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17980309000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033329                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033329                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54889.807095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54889.807095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       943005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        943005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       952352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       952352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68329095194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68329095194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.502466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.502466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71747.731085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71747.731085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       619972                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       619972                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28507589339                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28507589339                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85768.064682                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85768.064682                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6240000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6240000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322650                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322650                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41324.503311                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41324.503311                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71413.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71413.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       616500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       616500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5708.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5708.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.249423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4717.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4717.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  34940952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  34940952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419106                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419106                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 81902.007412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 81902.007412                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426619                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34514333500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34514333500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419106                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419106                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 80902.007412                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 80902.007412                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.863370                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11132018                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1086467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.246071                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        294030000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.863370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901980                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26571618                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26571618                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 574585569000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30137893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5345980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29264849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4491023                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3580163                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2860789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2860789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16718208                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13419686                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          526                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          526                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50146409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45557403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3232712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98944673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2139579392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1943166336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       347008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137339008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4220431744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9736977                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106577280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42709458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40421651     94.64%     94.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2240814      5.25%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46992      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42709458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65959124145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22793160577                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25074750932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1630654353                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4112955                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               682420377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348614                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714900                       # Number of bytes of host memory used
host_op_rate                                   350638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2209.34                       # Real time elapsed on the host
host_tick_rate                               48808523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770207467                       # Number of instructions simulated
sim_ops                                     774679565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107835                       # Number of seconds simulated
sim_ticks                                107834808500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.619629                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15042341                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            16974051                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1107440                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21467735                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1513565                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1533946                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20381                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29308626                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8008                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8909                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1043663                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21200920                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3622839                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23795742                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84621101                       # Number of instructions committed
system.cpu0.commit.committedOps              85938363                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    205509015                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.418173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    171593695     83.50%     83.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15591090      7.59%     91.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7751109      3.77%     94.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4226130      2.06%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1425457      0.69%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       519174      0.25%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570392      0.28%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209129      0.10%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3622839      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    205509015                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363618                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80715132                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19328841                       # Number of loads committed
system.cpu0.commit.membars                    1977890                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978549      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62334236     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337358     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193172      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85938363                       # Class of committed instruction
system.cpu0.commit.refs                      21530988                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84621101                       # Number of Instructions Simulated
system.cpu0.committedOps                     85938363                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.537586                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.537586                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            137349957                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                64450                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14065619                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             113578062                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18094658                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50824543                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1044459                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               100654                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1819809                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29308626                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18478963                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    184521583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               244299                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     118797682                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2216486                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136488                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          23503490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16555906                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553234                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         209133426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.575985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.938806                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               132083160     63.16%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                45567284     21.79%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25132907     12.02%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4114791      1.97%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  480733      0.23%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  954750      0.46%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23185      0.01%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  768500      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8116      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           209133426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1801                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1216                       # number of floating regfile writes
system.cpu0.idleCycles                        5599891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1113615                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24959816                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.480500                       # Inst execution rate
system.cpu0.iew.exec_refs                    26255951                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2491470                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7797193                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25050496                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            782223                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           393647                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2752187                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          109631696                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23764481                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           997085                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            103179292                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 87418                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14879765                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1044459                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15020345                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       153800                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           68279                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          674                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4165                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5721655                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       550040                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           674                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       597970                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        515645                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 76905494                       # num instructions consuming a value
system.cpu0.iew.wb_count                    101797289                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757381                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58246766                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.474064                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     102006728                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               133517027                       # number of integer regfile reads
system.cpu0.int_regfile_writes               74821150                       # number of integer regfile writes
system.cpu0.ipc                              0.394075                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.394075                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1978888      1.90%      1.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             75496445     72.47%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29961      0.03%     74.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67437      0.06%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 72      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                719      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24107493     23.14%     97.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2494150      2.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            543      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             104176376                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2063                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4068                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1931                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2457                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     260635                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002502                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 186411     71.52%     71.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     71.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     59      0.02%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 66551     25.53%     97.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7505      2.88%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               45      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             102456060                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         417787457                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    101795358                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        133323158                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 106698846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                104176376                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2932850                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23693336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            44711                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        280591                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9927876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    209133426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.498134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.988464                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          148910752     71.20%     71.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33677315     16.10%     87.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18001018      8.61%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3445811      1.65%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2901234      1.39%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             995118      0.48%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             937289      0.45%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             163780      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             101109      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      209133426                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.485143                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1066843                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          179117                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25050496                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2752187                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2567                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       214733317                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      936452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               24849099                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62416845                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                386001                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19225408                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10651851                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                67050                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            145972492                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             111843259                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           82212655                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51195557                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                860446                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1044459                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12966012                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19795815                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2058                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       145970434                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      99852891                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            774471                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4531496                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        774407                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   311616420                       # The number of ROB reads
system.cpu0.rob.rob_writes                  223171851                       # The number of ROB writes
system.cpu0.timesIdled                         202581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  330                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.541778                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14515152                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15684972                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983884                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19905003                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1007325                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1014060                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6735                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26532394                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2216                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1072                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           982832                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620906                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2823038                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23296411                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73069226                       # Number of instructions committed
system.cpu1.commit.committedOps              74186482                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    156072596                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.475333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.335746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    125245640     80.25%     80.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14732070      9.44%     89.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6933574      4.44%     94.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4149856      2.66%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1190286      0.76%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       409572      0.26%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       375532      0.24%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       213028      0.14%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2823038      1.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    156072596                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468674                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69377585                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302450                       # Number of loads committed
system.cpu1.commit.membars                    1676046                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676046      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821616     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303522     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385122      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74186482                       # Class of committed instruction
system.cpu1.commit.refs                      17688644                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73069226                       # Number of Instructions Simulated
system.cpu1.committedOps                     74186482                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.188756                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.188756                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             97194670                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1251                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13542349                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             101161204                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12614953                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47282570                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                983089                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1926                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1480957                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26532394                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16164640                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    141954891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               182233                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106256670                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1968282                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165899                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16617207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15522477                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.664392                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         159556239                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.675118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                90885663     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40223362     25.21%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22997637     14.41%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3434093      2.15%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  340521      0.21%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  944280      0.59%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     320      0.00%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  729990      0.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     373      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           159556239                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         374488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1056328                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22156973                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.565489                       # Inst execution rate
system.cpu1.iew.exec_refs                    21894649                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1473542                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7037452                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21954664                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            697896                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           350532                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1706447                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97415301                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20421107                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           910180                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             90439012                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                125097                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7027148                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                983089                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7202418                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        23531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             697                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5652214                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       320253                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       559989                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        496339                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 68698808                       # num instructions consuming a value
system.cpu1.iew.wb_count                     89499756                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.750944                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 51588960                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.559616                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      89718679                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               117984392                       # number of integer regfile reads
system.cpu1.int_regfile_writes               66002713                       # number of integer regfile writes
system.cpu1.ipc                              0.456880                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.456880                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676291      1.84%      1.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             67483614     73.87%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  97      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20713260     22.67%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475834      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91349192                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     283068                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003099                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 262446     92.71%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20577      7.27%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              89955969                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         342589077                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     89499756                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120644140                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94766283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91349192                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2649018                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23228819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51386                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        412632                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10096118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    159556239                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.572520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.053771                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          108110264     67.76%     67.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27184711     17.04%     84.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16673769     10.45%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3188768      2.00%     97.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2169968      1.36%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1101446      0.69%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             908986      0.57%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             136995      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              81332      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      159556239                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.571180                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           962683                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          138620                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21954664                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1706447                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    245                       # number of misc regfile reads
system.cpu1.numCycles                       159930727                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    55623663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17418323                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53798056                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                350210                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13444586                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4917330                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37162                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131039732                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99528192                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73170536                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47618641                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                818952                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                983089                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6998578                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19372480                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       131039732                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      73093022                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            705517                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2973865                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        705572                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   250731957                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198543155                       # The number of ROB writes
system.cpu1.timesIdled                           4480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3317036                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               592250                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4039381                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                123                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                200706                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4413854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8775156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       112963                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81320                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3098217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2112288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6196523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2193608                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4390220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352515                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4009064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              990                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            808                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21518                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4390222                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13186894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13186894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304912192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304912192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1432                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4413577                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4413577    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4413577                       # Request fanout histogram
system.membus.respLayer1.occupancy        22879010398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11082652200                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   107834808500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   107834808500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 66                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14189166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14292366.205790                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       434000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35004000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   107366566000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    468242500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18231225                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18231225                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18231225                       # number of overall hits
system.cpu0.icache.overall_hits::total       18231225                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       247738                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        247738                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       247738                       # number of overall misses
system.cpu0.icache.overall_misses::total       247738                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6391269499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6391269499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6391269499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6391269499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18478963                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18478963                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18478963                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18478963                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013406                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013406                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013406                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013406                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25798.502850                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25798.502850                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25798.502850                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25798.502850                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1639                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       225068                       # number of writebacks
system.cpu0.icache.writebacks::total           225068                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        22656                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        22656                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        22656                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        22656                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       225082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       225082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       225082                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       225082                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5644628999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5644628999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5644628999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5644628999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012180                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012180                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012180                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012180                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25078.100421                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25078.100421                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25078.100421                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25078.100421                       # average overall mshr miss latency
system.cpu0.icache.replacements                225068                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18231225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18231225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       247738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       247738                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6391269499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6391269499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18478963                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18478963                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013406                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013406                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25798.502850                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25798.502850                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        22656                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        22656                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       225082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       225082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5644628999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5644628999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25078.100421                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25078.100421                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999449                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18456594                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           225114                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.987766                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999449                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         37183008                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        37183008                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20305759                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20305759                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20305759                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20305759                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3774896                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3774896                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3774896                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3774896                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 220391435105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 220391435105                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 220391435105                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 220391435105                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24080655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24080655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24080655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24080655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.156761                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.156761                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.156761                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.156761                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58383.445559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58383.445559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58383.445559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58383.445559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9068421                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           179065                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             92                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.643180                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.641304                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1783383                       # number of writebacks
system.cpu0.dcache.writebacks::total          1783383                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1997739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1997739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1997739                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1997739                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1777157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1777157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1777157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1777157                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 114588684989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 114588684989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 114588684989                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 114588684989                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073800                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073800                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073800                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073800                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64478.650445                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64478.650445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64478.650445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64478.650445                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1783383                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19213258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19213258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3338630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3338630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 197739455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 197739455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22551888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22551888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.148042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.148042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59227.723797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59227.723797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1623786                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1623786                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1714844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1714844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 111790881000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 111790881000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076040                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076040                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65190.117002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65190.117002                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1092501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1092501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       436266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       436266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22651979605                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22651979605                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528767                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528767                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.285371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.285371                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51922.404233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51922.404233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       373953                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       373953                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62313                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62313                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2797803989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2797803989                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44899.202237                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44899.202237                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    170454500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    170454500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010533                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010533                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23816.473383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23816.473383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          241                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          241                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6916                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6916                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    158344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    158344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010179                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010179                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22895.315211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22895.315211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663887                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663887                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          584                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          584                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6961500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6961500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000879                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000879                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11920.376712                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11920.376712                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6389500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6389500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000861                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000861                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11170.454545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11170.454545                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     14440499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     14440499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8909                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8909                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.103715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.103715                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15628.245671                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15628.245671                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     13516499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     13516499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.103715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.103715                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14628.245671                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14628.245671                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995071                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23437190                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1784331                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.135001                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995071                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52651273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52651273                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              191721                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              691566                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              466572                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1351786                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             191721                       # number of overall hits
system.l2.overall_hits::.cpu0.data             691566                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1927                       # number of overall hits
system.l2.overall_hits::.cpu1.data             466572                       # number of overall hits
system.l2.overall_hits::total                 1351786                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             33356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1091092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            616026                       # number of demand (read+write) misses
system.l2.demand_misses::total                1743476                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            33356                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1091092                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3002                       # number of overall misses
system.l2.overall_misses::.cpu1.data           616026                       # number of overall misses
system.l2.overall_misses::total               1743476                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2839370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 103726669270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    268583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  61568372882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     168402996152                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2839370500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 103726669270                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    268583500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  61568372882                       # number of overall miss cycles
system.l2.overall_miss_latency::total    168402996152                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          225077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1782658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082598                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3095262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         225077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1782658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082598                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3095262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.148198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.612059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.609048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.569026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.148198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.612059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.609048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.569026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85123.231203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95066.840624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89468.187875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99944.438842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96590.372424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85123.231203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95066.840624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89468.187875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99944.438842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96590.372424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              70386                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2412                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.181592                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1917731                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              352515                       # number of writebacks
system.l2.writebacks::total                    352515                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55652                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               78425                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55652                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              78425                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        33138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1035440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       593499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1665051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        33138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1035440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       593499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2802585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4467636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2494520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  90073338779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    237849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54243419887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147049127666                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2494520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  90073338779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    237849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54243419887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 220147947104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 367197074770                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.147230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.580841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.603368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.548217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.537935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.147230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.580841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.603368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.548217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.443379                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75276.721589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86990.399037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79976.126429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91395.975203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88315.089247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75276.721589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86990.399037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79976.126429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91395.975203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78551.746728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82190.463764                       # average overall mshr miss latency
system.l2.replacements                        6491322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       417604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           417604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       417604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       417604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2572469                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2572469                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2572469                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2572469                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2802585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2802585                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 220147947104                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 220147947104                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78551.746728                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78551.746728                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  131                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2639000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       850500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3489500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.585106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.475248                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.546713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23990.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17718.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22085.443038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2266000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       975000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3241000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.574468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.475248                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.539792                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20981.481481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20775.641026                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2559500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       385000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2944500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.606335                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.653722                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19100.746269                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5661.764706                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14576.732673                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2656500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1368000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4024500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.606335                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.653722                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19824.626866                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19923.267327                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            32928                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49787                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2322728497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1702031498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4024759995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.471639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.521786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79023.185690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83457.462881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80839.576496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15188                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13150                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        14205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1225237999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    771659498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1996897497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.185340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.211516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86253.995002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106523.950580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93099.794722                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        191721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             193648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        33356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2839370500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    268583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3107954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       225077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.148198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.609048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85123.231203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89468.187875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85481.984708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          218                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        33138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2974                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2494520000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    237849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2732369000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.147230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.603368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75276.721589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79976.126429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75663.740585                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       658638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       447881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1106519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1061699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       595632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1657331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101403940773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59866341384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 161270282157                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1720337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2763850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.617146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.570795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.599646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95511.007143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100508.940729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97307.225990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        40464                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        49841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1021235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       586255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1607490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  88848100780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53471760389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142319861169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.593625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.561809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.581613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87000.642144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91209.047921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88535.456624                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          120                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               121                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              53                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       733500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       733500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.302326                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.304598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14105.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13839.622642                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       724998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       747997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.215116                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.218391                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19594.540541                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        22999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19684.131579                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999739                       # Cycle average of tags in use
system.l2.tags.total_refs                     8754325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6491521                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.348578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.265695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.791116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.599270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.598284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.717410                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.012361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.071848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.464335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55180401                       # Number of tag accesses
system.l2.tags.data_accesses                 55180401                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2120768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66315520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        190400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37994304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    175730240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282351232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2120768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       190400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2311168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22560960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22560960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          33137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1036180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         593661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2745785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4411738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19666822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        614973225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1765664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        352338030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1629624445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2618368187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19666822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1765664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21432486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209217787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209217787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209217787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19666822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       614973225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1765664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       352338030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1629624445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2827585974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     33138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1021984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    590573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2738274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000386597750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7525205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             327805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4411740                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352515                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4411740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352515                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24796                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5824                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            199803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            209036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            214257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            222225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            481161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            462654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            406793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            321677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            345780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           272811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           271129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           205191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           183933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           196391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 130160968034                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21934720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            212416168034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29670.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48420.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3615045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4411740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  806529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  856050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  566813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  465965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  353308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  285933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  226870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  183064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  144658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  115399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  94885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 108276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  70656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  40426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       803638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.977375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.513083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.388197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81702     10.17%     10.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       315905     39.31%     49.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110919     13.80%     63.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        63568      7.91%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45503      5.66%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31073      3.87%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22407      2.79%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16701      2.08%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115860     14.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       803638                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     216.056538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    284.448994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9047     44.56%     44.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5776     28.45%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3292     16.21%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          746      3.67%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          189      0.93%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          154      0.76%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          200      0.98%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          212      1.04%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          185      0.91%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          144      0.71%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           98      0.48%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           66      0.33%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           58      0.29%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           38      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           38      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           30      0.15%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           17      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           10      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.074317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.972642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.086355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13078     64.41%     64.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              711      3.50%     67.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3922     19.32%     87.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1205      5.93%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              439      2.16%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              230      1.13%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              135      0.66%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              113      0.56%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              107      0.53%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              100      0.49%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               81      0.40%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               45      0.22%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               40      0.20%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               31      0.15%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               13      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               12      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                9      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              280764416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1586944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22188416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282351360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22560960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2603.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2618.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  107834804500                       # Total gap between requests
system.mem_ctrls.avgGap                      22634.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2120832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     65406976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       190400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37796672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    175249536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22188416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19667415.647146996111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 606547894.041097164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1765663.635411380092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 350505300.892707586288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1625166664.064692974091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205763021.316071599722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        33138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1036180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       593661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2745786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       352515                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1125312997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47327917782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113650788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29681059323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 134168227144                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2621970881034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33958.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45675.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38201.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49996.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48863.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7437898.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2636323620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1401250620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14279650140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          819727920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8512764000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47778595860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1173959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76602271200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        710.366831                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2630701248                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3601000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 101603107252                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3101608860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1648555590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17043108600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990014760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8512764000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48066464670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        931543200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80294059680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        744.602423                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2004601342                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3601000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 102229207158                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    133988213.942308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   231244258.543665                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          208    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    717850500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    79965260000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  27869548500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16159525                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16159525                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16159525                       # number of overall hits
system.cpu1.icache.overall_hits::total       16159525                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5115                       # number of overall misses
system.cpu1.icache.overall_misses::total         5115                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    311856000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    311856000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    311856000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    311856000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16164640                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16164640                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16164640                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16164640                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000316                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60968.914956                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60968.914956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60968.914956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60968.914956                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4929                       # number of writebacks
system.cpu1.icache.writebacks::total             4929                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          186                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4929                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4929                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4929                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4929                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    297216000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    297216000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    297216000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    297216000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60299.452222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60299.452222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60299.452222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60299.452222                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4929                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16159525                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16159525                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    311856000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    311856000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16164640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16164640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60968.914956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60968.914956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4929                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4929                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    297216000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    297216000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60299.452222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60299.452222                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16232672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4961                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3272.056440                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32334209                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32334209                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17576108                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17576108                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17576108                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17576108                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3033319                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3033319                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3033319                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3033319                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 179380351498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 179380351498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 179380351498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 179380351498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20609427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20609427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20609427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20609427                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.147181                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.147181                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.147181                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.147181                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59136.659052                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59136.659052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59136.659052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59136.659052                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1573549                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14028                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            184                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.708916                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.239130                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082200                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082200                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1955756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1955756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1955756                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1955756                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077563                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077563                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077563                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077563                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68754698500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68754698500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68754698500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68754698500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052285                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052285                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052285                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052285                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63805.734328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63805.734328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63805.734328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63805.734328                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082200                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17110210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17110210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2673118                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2673118                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 159471235500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 159471235500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19783328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19783328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59657.387179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59657.387179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1634574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1634574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038544                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038544                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66796453000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66796453000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64317.403018                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64317.403018                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       465898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        465898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       360201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       360201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19909115998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19909115998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826099                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.436026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.436026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55272.239661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55272.239661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       321182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       321182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1958245500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1958245500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 50186.973013                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50186.973013                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6233                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    162441000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    162441000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26061.447136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26061.447136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    146093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    146093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23883.112637                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23883.112637                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          343                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          343                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3519000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3519000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559017                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559017                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10259.475219                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10259.475219                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          343                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          343                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3176000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3176000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000614                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9259.475219                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9259.475219                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            525                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          547                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          547                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6431500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6431500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510261                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11757.769653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11757.769653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          547                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          547                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5884500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5884500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510261                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10757.769653                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10757.769653                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.635133                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19774432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083849                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.244637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.635133                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44541144                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44541144                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 107834808500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2996199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       770119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2677973                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6138807                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4300008                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1115                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2766188                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          174                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       675227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5352190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3249570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9291774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28809216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228226560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       630912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138547008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396213696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10795460                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22733632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13891904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.172019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.392602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11583548     83.38%     83.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2227036     16.03%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  81320      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13891904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6194221233                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2678704906                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         337758728                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627291635                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7407971                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
