Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul 19 16:51:58 2025
| Host         : jam-Precision-5510 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/matrixmul_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------+
|      Characteristics      |                   Path #1                   |
+---------------------------+---------------------------------------------+
| Requirement               | 10.000                                      |
| Path Delay                | 0.695                                       |
| Logic Delay               | 0.284(41%)                                  |
| Net Delay                 | 0.411(59%)                                  |
| Clock Skew                | -0.017                                      |
| Slack                     | 9.033                                       |
| Clock Uncertainty         | 0.035                                       |
| Clock Relationship        | Safely Timed                                |
| Clock Delay Group         | Same Clock                                  |
| Logic Levels              | 1                                           |
| Routes                    | NA                                          |
| Logical Path              | DSP_OUTPUT/CLK-(2)-LUT2-(1)-DSP_C_DATA/C[1] |
| Start Point Clock         | ap_clk                                      |
| End Point Clock           | ap_clk                                      |
| DSP Block                 | Seq                                         |
| RAM Registers             | None-None                                   |
| IO Crossings              | 0                                           |
| SLR Crossings             | 0                                           |
| PBlocks                   | 0                                           |
| High Fanout               | 2                                           |
| Dont Touch                | 0                                           |
| Mark Debug                | 0                                           |
| Start Point Pin Primitive | DSP_OUTPUT/CLK                              |
| End Point Pin Primitive   | DSP_C_DATA/C[1]                             |
| Start Point Pin           | DSP_OUTPUT_INST/CLK                         |
| End Point Pin             | DSP_C_DATA_INST/C[1]                        |
+---------------------------+---------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+
| End Point Clock | Requirement |  0 |  1  |  2 |
+-----------------+-------------+----+-----+----+
| ap_clk          | 10.000ns    | 45 | 124 | 85 |
+-----------------+-------------+----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 254 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


