###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:44:15 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.892
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.865 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |   -0.517 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |   -0.122 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.155 | 0.147 |   0.890 |    0.025 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.155 | 0.002 |   0.892 |    0.027 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.050 |       |   0.000 |    0.865 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.865 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.892
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.865 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |   -0.518 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |   -0.122 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.155 | 0.147 |   0.890 |    0.025 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.155 | 0.002 |   0.892 |    0.027 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.865 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.865 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.865 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.027
  Arrival Time                  0.892
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.865 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |   -0.518 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |   -0.122 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.155 | 0.147 |   0.890 |    0.025 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.155 | 0.002 |   0.892 |    0.027 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    0.865 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    0.865 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.865 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    0.865 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.023
  Arrival Time                  0.892
  Slack Time                    0.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.868 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |   -0.521 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.122 | 0.396 |   0.743 |   -0.126 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.155 | 0.147 |   0.890 |    0.021 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.155 | 0.002 |   0.892 |    0.023 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.050 |       |   0.000 |    0.868 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    0.868 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.050 | 0.000 |   0.000 |    0.868 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin UART_TX/U1_MUX_4x1/OUT_reg/CK 
Endpoint:   UART_TX/U1_MUX_4x1/OUT_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.163
  Arrival Time                  1.174
  Slack Time                    1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.011 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.667 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.259 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.153 | 
     | UART_TX/U1_MUX_4x1/OUT_reg            | SN ^       | SDFFSQX4M | 0.606 | 0.010 |   1.174 |    0.163 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.011 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | scan_clk__L12_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | TX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.011 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | TX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.011 | 
     | UART_TX/U1_MUX_4x1/OUT_reg | CK ^       | SDFFSQX4M  | 0.050 | 0.000 |   0.000 |    1.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin UART_TX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_TX_ClkDiv/New_clk_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.156
  Arrival Time                  1.187
  Slack Time                    1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.030 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.686 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.278 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.134 | 
     | UART_TX_ClkDiv/New_clk_reg            | SN ^       | SDFFSX1M  | 0.607 | 0.023 |   1.187 |    0.156 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.030 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.030 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.030 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.030 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.030 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.050 | 0.000 |   0.000 |    1.030 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.162
  Slack Time                    1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.123 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.723 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.327 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.035 | 
     | Data_SYNC/\en_sync_reg_reg[1]         | RN ^       | SDFFRQX2M | 0.559 | 0.004 |   1.162 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    1.123 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.123 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[0] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.162
  Slack Time                    1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.123 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.723 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.328 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.035 | 
     | Data_SYNC/\en_sync_reg_reg[0]         | RN ^       | SDFFRQX2M | 0.559 | 0.004 |   1.162 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |    1.123 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.123 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Data_SYNC/Pulse_FF_Out_reg/CK 
Endpoint:   Data_SYNC/Pulse_FF_Out_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.162
  Slack Time                    1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.123 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.723 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.328 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.035 | 
     | Data_SYNC/Pulse_FF_Out_reg            | RN ^       | SDFFRQX2M | 0.559 | 0.004 |   1.162 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.123 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.123 | 
     | Data_SYNC/Pulse_FF_Out_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.123 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Data_SYNC/enable_pulse_d_reg/CK 
Endpoint:   Data_SYNC/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.167
  Slack Time                    1.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.128 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.728 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.333 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.030 | 
     | Data_SYNC/enable_pulse_d_reg          | RN ^       | SDFFRQX2M | 0.559 | 0.009 |   1.167 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |    1.128 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.128 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.128 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.128 | 
     | Data_SYNC/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.128 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.170
  Slack Time                    1.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.129 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.785 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.377 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.035 | 
     | U0_PULSE_GEN/pls_flop_reg             | RN ^       | SDFFRQX2M | 0.606 | 0.005 |   1.170 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.129 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.129 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.129 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[2] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.168
  Slack Time                    1.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.129 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.729 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.334 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.029 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2]   | RN ^       | SDFFRQX2M | 0.559 | 0.010 |   1.168 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.129 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.129 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.129 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.129 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.129 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.168
  Slack Time                    1.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.729 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.334 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.028 | 
     | Data_SYNC/\sync_bus_reg[0]            | RN ^       | SDFFRQX2M | 0.559 | 0.010 |   1.168 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.130 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | Data_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[5] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.169
  Slack Time                    1.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.130 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.730 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.334 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.028 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5]   | RN ^       | SDFFRQX2M | 0.559 | 0.010 |   1.169 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.130 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.130 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin UART_TX/U2_Parity_Calc/par_bit_reg/CK 
Endpoint:   UART_TX/U2_Parity_Calc/par_bit_reg/RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.171
  Slack Time                    1.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.786 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.378 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.034 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg    | RN ^       | SDFFRQX2M | 0.606 | 0.007 |   1.171 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.050 |       |   0.000 |    1.130 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.130 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | TX_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.130 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.130 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[6] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.169
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.730 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.335 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.028 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6]   | RN ^       | SDFFRQX2M | 0.559 | 0.011 |   1.169 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[1] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.170
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.731 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.335 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.027 | 
     | Data_SYNC/\sync_bus_reg[1]            | RN ^       | SDFFRQX2M | 0.559 | 0.012 |   1.170 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | Data_SYNC/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[1] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.170
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.731 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.335 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.027 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1]   | RN ^       | SDFFRQX2M | 0.559 | 0.012 |   1.170 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[2] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.170
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.731 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.335 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.027 | 
     | Data_SYNC/\sync_bus_reg[2]            | RN ^       | SDFFRQX2M | 0.559 | 0.012 |   1.170 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | Data_SYNC/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.171
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.787 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.378 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.033 | 
     | U0_PULSE_GEN/rcv_flop_reg             | RN ^       | SDFFRQX2M | 0.606 | 0.007 |   1.171 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.171
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.787 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.378 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.033 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | RN ^       | SDFFRQX2M | 0.606 | 0.007 |   1.171 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[7] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.170
  Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.131 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.731 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.336 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.027 | 
     | Data_SYNC/\sync_bus_reg[7]            | RN ^       | SDFFRQX2M | 0.559 | 0.012 |   1.170 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.131 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.131 | 
     | Data_SYNC/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.172
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.787 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.379 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.033 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | RN ^       | SDFFRQX2M | 0.606 | 0.008 |   1.172 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[6] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.171
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.732 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.336 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.026 | 
     | Data_SYNC/\sync_bus_reg[6]            | RN ^       | SDFFRQX2M | 0.559 | 0.013 |   1.171 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | Data_SYNC/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[0] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.172
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.787 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.379 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.032 | 
     | UART_TX/U4_FSM/\current_state_reg[0]  | RN ^       | SDFFRQX2M | 0.606 | 0.008 |   1.172 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | UART_TX/U4_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[4] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.171
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.732 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.336 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.026 | 
     | Data_SYNC/\sync_bus_reg[4]            | RN ^       | SDFFRQX2M | 0.559 | 0.013 |   1.171 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | Data_SYNC/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[3] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.171
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.732 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.336 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.026 | 
     | Data_SYNC/\sync_bus_reg[3]            | RN ^       | SDFFRQX2M | 0.559 | 0.013 |   1.171 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | Data_SYNC/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[5] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.171
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.732 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.336 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.026 | 
     | Data_SYNC/\sync_bus_reg[5]            | RN ^       | SDFFRQX2M | 0.559 | 0.013 |   1.171 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | Data_SYNC/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[0] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.172
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.788 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.379 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.032 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | RN ^       | SDFFRQX2M | 0.606 | 0.008 |   1.172 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_TX/U4_FSM/Basy_reg/CK 
Endpoint:   UART_TX/U4_FSM/Basy_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.173
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.132 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.788 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.380 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.032 | 
     | UART_TX/U4_FSM/Basy_reg               | RN ^       | SDFFRQX2M | 0.606 | 0.008 |   1.173 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I1         | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L11_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L12_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_MUX/U1           | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L1_I0         | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L3_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | UART_TX/U4_FSM/Basy_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.173
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.133 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.788 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.380 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.032 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | RN ^       | SDFFRQX2M | 0.606 | 0.009 |   1.173 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.132 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.132 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.132 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[2] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.173
  Slack Time                    1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.133 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.788 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.380 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.032 | 
     | UART_TX/U4_FSM/\current_state_reg[2]  | RN ^       | SDFFRQX2M | 0.606 | 0.009 |   1.173 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.050 |       |   0.000 |    1.133 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | UART_TX/U4_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.133 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.173
  Slack Time                    1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.133 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.789 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.380 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.031 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | RN ^       | SDFFRQX2M | 0.606 | 0.009 |   1.173 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.133 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.133 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.174
  Slack Time                    1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.133 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.789 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.381 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.031 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | RN ^       | SDFFRQX2M | 0.606 | 0.009 |   1.174 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.133 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.133 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.174
  Slack Time                    1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.134 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.789 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.381 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.031 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | RN ^       | SDFFRQX2M | 0.606 | 0.010 |   1.174 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.133 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.133 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.133 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[2] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.174
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.134 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.789 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.381 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.031 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | RN ^       | SDFFRQX2M | 0.606 | 0.010 |   1.174 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.050 |       |   0.000 |    1.134 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.134 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_RX/U2/\N_reg[2] /CK 
Endpoint:   UART_RX/U2/\N_reg[2] /RN (^) checked with  leading edge of 'DFTCLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.174
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.134 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.790 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.030 | 
     | UART_RX/U2/\N_reg[2]                  | RN ^       | SDFFRQX2M | 0.606 | 0.010 |   1.174 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.050 |       |   0.000 |    1.134 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | UART_RX/U2/\N_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.134 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.175
  Slack Time                    1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.134 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.790 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.030 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | RN ^       | SDFFRQX2M | 0.606 | 0.010 |   1.175 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.134 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.134 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.134 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.175
  Slack Time                    1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.135 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.790 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.382 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.029 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | RN ^       | SDFFRQX2M | 0.606 | 0.011 |   1.175 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.050 |       |   0.000 |    1.135 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.135 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.135 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.135 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[2] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.177
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.028 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2]   | RN ^       | SDFFRQX2M | 0.606 | 0.013 |   1.177 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.136 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.136 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.177
  Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.028 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.606 | 0.013 |   1.177 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.136 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.136 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.136 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[1] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.176
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.028 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1]   | RN ^       | SDFFRQX4M | 0.606 | 0.012 |   1.176 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.137 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1] | CK ^       | SDFFRQX4M  | 0.050 | 0.000 |   0.000 |    1.137 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.177
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.028 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.606 | 0.013 |   1.177 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.137 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.137 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.177
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.028 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.606 | 0.013 |   1.177 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.137 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.137 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.177
  Slack Time                    1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.137 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.792 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.027 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.606 | 0.013 |   1.177 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.050 |       |   0.000 |    1.137 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.137 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.137 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_RX/U2/\P_out_reg[0] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  1.178
  Slack Time                    1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.138 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.793 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.027 | 
     | UART_RX/U2/\P_out_reg[0]              | RN ^       | SDFFRQX2M | 0.606 | 0.014 |   1.178 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |    1.138 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.138 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.138 | 
     | UART_RX/U2/\P_out_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.138 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[3] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.031
  Arrival Time                  1.170
  Slack Time                    1.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |          | 0.000 |       |   0.000 |   -1.139 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.132 | 0.400 |   0.400 |   -0.739 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.119 | 0.396 |   0.796 |   -0.343 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M   | 0.559 | 0.362 |   1.158 |    0.019 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3]   | RN ^       | SDFFRX1M | 0.559 | 0.012 |   1.170 |    0.031 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.050 |       |   0.000 |    1.139 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.139 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.139 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.139 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |    1.139 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_RX/U2/\N_reg[3] /CK 
Endpoint:   UART_RX/U2/\N_reg[3] /RN (^) checked with  leading edge of 'DFTCLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.032
  Arrival Time                  1.174
  Slack Time                    1.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.142 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.797 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.753 |   -0.389 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.605 | 0.411 |   1.164 |    0.022 | 
     | UART_RX/U2/\N_reg[3]                  | RN ^       | SDFFRX1M  | 0.606 | 0.010 |   1.174 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.050 |       |   0.000 |    1.142 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |    1.142 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |    1.142 | 
     | UART_RX/U2/\N_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |    1.142 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.182
  Slack Time                    1.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.743 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.347 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.015 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] | RN ^       | SDFFRQX2M | 0.559 | 0.024 |   1.182 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    1.143 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.143 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.143 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  1.182
  Slack Time                    1.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.143 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.132 | 0.400 |   0.400 |   -0.743 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.396 |   0.796 |   -0.348 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.559 | 0.362 |   1.158 |    0.015 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] | RN ^       | SDFFRQX2M | 0.559 | 0.024 |   1.182 |    0.039 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.050 |       |   0.000 |    1.143 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |    1.143 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |    1.143 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |    1.143 | 
     +--------------------------------------------------------------------------------------------------------+ 

