

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_14_5_3_0_config2_s'
================================================================
* Date:           Sun Sep 18 15:05:43 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.785 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083| 15.415 us | 15.415 us |  3083|  3083|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |     3081|     3081|        57|         55|         55|    56|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     150|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     557|    -|
|Register         |        -|      -|     650|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     650|     707|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_169_p2                        |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln223_fu_163_p2               |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state58_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state59                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 150|          74|          69|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  249|         58|    1|         58|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_116_p4  |    9|          2|    6|         12|
    |h_0_reg_112                   |    9|          2|    6|         12|
    |image_0_V_V_TDATA_blk_n       |    9|          2|    1|          2|
    |image_1_V_V_TDATA_blk_n       |    9|          2|    1|          2|
    |image_2_V_V_TDATA_blk_n       |    9|          2|    1|          2|
    |image_3_V_V_TDATA_blk_n       |    9|          2|    1|          2|
    |resized_0_V_V_TDATA_blk_n     |    9|          2|    1|          2|
    |resized_0_V_V_TDATA_int       |   50|         11|   16|        176|
    |resized_1_V_V_TDATA_blk_n     |    9|          2|    1|          2|
    |resized_1_V_V_TDATA_int       |   50|         11|   16|        176|
    |resized_2_V_V_TDATA_blk_n     |    9|          2|    1|          2|
    |resized_2_V_V_TDATA_int       |   50|         11|   16|        176|
    |resized_3_V_V_TDATA_blk_n     |    9|          2|    1|          2|
    |resized_3_V_V_TDATA_int       |   50|         11|   16|        176|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  557|        126|   87|        806|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  57|   0|   57|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |h_0_reg_112                       |   6|   0|    6|          0|
    |h_reg_179                         |   6|   0|    6|          0|
    |icmp_ln223_reg_175                |   1|   0|    1|          0|
    |icmp_ln223_reg_175_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_123                           |  16|   0|   16|          0|
    |reg_128                           |  16|   0|   16|          0|
    |reg_133                           |  16|   0|   16|          0|
    |reg_138                           |  16|   0|   16|          0|
    |reg_143                           |  16|   0|   16|          0|
    |reg_148                           |  16|   0|   16|          0|
    |reg_153                           |  16|   0|   16|          0|
    |reg_158                           |  16|   0|   16|          0|
    |tmp_V_10_reg_194                  |  16|   0|   16|          0|
    |tmp_V_11_reg_199                  |  16|   0|   16|          0|
    |tmp_V_12_reg_204                  |  16|   0|   16|          0|
    |tmp_V_13_reg_209                  |  16|   0|   16|          0|
    |tmp_V_14_reg_214                  |  16|   0|   16|          0|
    |tmp_V_15_reg_219                  |  16|   0|   16|          0|
    |tmp_V_16_reg_224                  |  16|   0|   16|          0|
    |tmp_V_17_reg_229                  |  16|   0|   16|          0|
    |tmp_V_18_reg_234                  |  16|   0|   16|          0|
    |tmp_V_19_reg_239                  |  16|   0|   16|          0|
    |tmp_V_24_reg_244                  |  16|   0|   16|          0|
    |tmp_V_25_reg_249                  |  16|   0|   16|          0|
    |tmp_V_26_reg_254                  |  16|   0|   16|          0|
    |tmp_V_27_reg_259                  |  16|   0|   16|          0|
    |tmp_V_28_reg_264                  |  16|   0|   16|          0|
    |tmp_V_29_reg_269                  |  16|   0|   16|          0|
    |tmp_V_30_reg_274                  |  16|   0|   16|          0|
    |tmp_V_31_reg_279                  |  16|   0|   16|          0|
    |tmp_V_32_reg_284                  |  16|   0|   16|          0|
    |tmp_V_33_reg_289                  |  16|   0|   16|          0|
    |tmp_V_34_reg_294                  |  16|   0|   16|          0|
    |tmp_V_35_reg_299                  |  16|   0|   16|          0|
    |tmp_V_36_reg_304                  |  16|   0|   16|          0|
    |tmp_V_37_reg_309                  |  16|   0|   16|          0|
    |tmp_V_38_reg_314                  |  16|   0|   16|          0|
    |tmp_V_39_reg_319                  |  16|   0|   16|          0|
    |tmp_V_8_reg_184                   |  16|   0|   16|          0|
    |tmp_V_9_reg_189                   |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 650|   0|  650|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_done               | out |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | resize_nearest_array<ap_fixed<16, 14, 5, 3, 0>, config2> | return value |
|image_0_V_V_TDATA     |  in |   16|    axis    |                        image_0_V_V                       |    pointer   |
|image_0_V_V_TVALID    |  in |    1|    axis    |                        image_0_V_V                       |    pointer   |
|image_0_V_V_TREADY    | out |    1|    axis    |                        image_0_V_V                       |    pointer   |
|image_1_V_V_TDATA     |  in |   16|    axis    |                        image_1_V_V                       |    pointer   |
|image_1_V_V_TVALID    |  in |    1|    axis    |                        image_1_V_V                       |    pointer   |
|image_1_V_V_TREADY    | out |    1|    axis    |                        image_1_V_V                       |    pointer   |
|image_2_V_V_TDATA     |  in |   16|    axis    |                        image_2_V_V                       |    pointer   |
|image_2_V_V_TVALID    |  in |    1|    axis    |                        image_2_V_V                       |    pointer   |
|image_2_V_V_TREADY    | out |    1|    axis    |                        image_2_V_V                       |    pointer   |
|image_3_V_V_TDATA     |  in |   16|    axis    |                        image_3_V_V                       |    pointer   |
|image_3_V_V_TVALID    |  in |    1|    axis    |                        image_3_V_V                       |    pointer   |
|image_3_V_V_TREADY    | out |    1|    axis    |                        image_3_V_V                       |    pointer   |
|resized_0_V_V_TDATA   | out |   16|    axis    |                       resized_0_V_V                      |    pointer   |
|resized_0_V_V_TVALID  | out |    1|    axis    |                       resized_0_V_V                      |    pointer   |
|resized_0_V_V_TREADY  |  in |    1|    axis    |                       resized_0_V_V                      |    pointer   |
|resized_1_V_V_TDATA   | out |   16|    axis    |                       resized_1_V_V                      |    pointer   |
|resized_1_V_V_TVALID  | out |    1|    axis    |                       resized_1_V_V                      |    pointer   |
|resized_1_V_V_TREADY  |  in |    1|    axis    |                       resized_1_V_V                      |    pointer   |
|resized_2_V_V_TDATA   | out |   16|    axis    |                       resized_2_V_V                      |    pointer   |
|resized_2_V_V_TVALID  | out |    1|    axis    |                       resized_2_V_V                      |    pointer   |
|resized_2_V_V_TREADY  |  in |    1|    axis    |                       resized_2_V_V                      |    pointer   |
|resized_3_V_V_TDATA   | out |   16|    axis    |                       resized_3_V_V                      |    pointer   |
|resized_3_V_V_TVALID  | out |    1|    axis    |                       resized_3_V_V                      |    pointer   |
|resized_3_V_V_TREADY  |  in |    1|    axis    |                       resized_3_V_V                      |    pointer   |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

