diff -Naur Include.orig/stm32f205xx.h Include/stm32f205xx.h
--- Include.orig/stm32f205xx.h	2021-06-07 17:20:25
+++ Include/stm32f205xx.h	2023-12-25 16:07:02
@@ -7,7 +7,7 @@
   *          This file contains :  
   *           - Data structures and the address mapping for all peripherals
   *           - Peripherals registers declarations and bits definition
-  *           - Macros to access peripheral’s registers hardware
+  *           - Macros to access peripheralï¿½s registers hardware
   *
   ******************************************************************************
   * @attention
@@ -158,7 +158,7 @@
   * @}
   */
 
-#include "core_cm3.h"
+#include <CMSIS/Include/core_cm3.h> //By TFT: fix path
 #include "system_stm32f2xx.h"
 #include <stdint.h>
 
@@ -433,7 +433,16 @@
   __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
   __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
   __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
-  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+// Miosix -- begin
+// Make available both the new-style single BSRR and the old-style separate BSRRL/H
+  union {
+    __IO uint32_t BSRR;   /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+    struct {
+      __IO uint16_t BSRRL;/*!< GPIO port bit set/reset low register,  Address offset: 0x18      */
+      __IO uint16_t BSRRH;/*!< GPIO port bit set/reset high register, Address offset: 0x1A      */
+    };
+  };
+// Miosix -- end
   __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
   __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
 } GPIO_TypeDef;
diff -Naur Include.orig/stm32f207xx.h Include/stm32f207xx.h
--- Include.orig/stm32f207xx.h	2021-06-07 17:20:25
+++ Include/stm32f207xx.h	2023-12-25 16:07:02
@@ -7,7 +7,7 @@
   *          This file contains :  
   *           - Data structures and the address mapping for all peripherals
   *           - Peripherals registers declarations and bits definition
-  *           - Macros to access peripheral’s registers hardware
+  *           - Macros to access peripheralï¿½s registers hardware
   *
   ******************************************************************************
   * @attention
@@ -161,7 +161,7 @@
   * @}
   */
 
-#include "core_cm3.h"
+#include <CMSIS/Include/core_cm3.h> //By TFT: fix path
 #include "system_stm32f2xx.h"
 #include <stdint.h>
 
@@ -529,7 +529,16 @@
   __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
   __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
   __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
-  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+// Miosix -- begin
+// Make available both the new-style single BSRR and the old-style separate BSRRL/H
+  union {
+    __IO uint32_t BSRR;   /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+    struct {
+      __IO uint16_t BSRRL;/*!< GPIO port bit set/reset low register,  Address offset: 0x18      */
+      __IO uint16_t BSRRH;/*!< GPIO port bit set/reset high register, Address offset: 0x1A      */
+    };
+  };
+// Miosix -- end
   __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
   __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
 } GPIO_TypeDef;
diff -Naur Include.orig/stm32f215xx.h Include/stm32f215xx.h
--- Include.orig/stm32f215xx.h	2021-06-07 17:20:25
+++ Include/stm32f215xx.h	2023-12-25 16:07:02
@@ -7,7 +7,7 @@
   *          This file contains :  
   *           - Data structures and the address mapping for all peripherals
   *           - Peripherals registers declarations and bits definition
-  *           - Macros to access peripheral’s registers hardware
+  *           - Macros to access peripheralï¿½s registers hardware
   *
   ******************************************************************************
   * @attention
@@ -159,7 +159,7 @@
   * @}
   */
 
-#include "core_cm3.h"
+#include <CMSIS/Include/core_cm3.h> //By TFT: fix path
 #include "system_stm32f2xx.h"
 #include <stdint.h>
 
@@ -434,7 +434,16 @@
   __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
   __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
   __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
-  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+// Miosix -- begin
+// Make available both the new-style single BSRR and the old-style separate BSRRL/H
+  union {
+    __IO uint32_t BSRR;   /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+    struct {
+      __IO uint16_t BSRRL;/*!< GPIO port bit set/reset low register,  Address offset: 0x18      */
+      __IO uint16_t BSRRH;/*!< GPIO port bit set/reset high register, Address offset: 0x1A      */
+    };
+  };
+// Miosix -- end
   __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
   __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
 } GPIO_TypeDef;
diff -Naur Include.orig/stm32f217xx.h Include/stm32f217xx.h
--- Include.orig/stm32f217xx.h	2021-06-07 17:20:25
+++ Include/stm32f217xx.h	2023-12-25 16:07:02
@@ -7,7 +7,7 @@
   *          This file contains :  
   *           - Data structures and the address mapping for all peripherals
   *           - Peripherals registers declarations and bits definition
-  *           - Macros to access peripheral’s registers hardware
+  *           - Macros to access peripheralï¿½s registers hardware
   *
   ******************************************************************************
   * @attention
@@ -162,7 +162,7 @@
   * @}
   */
 
-#include "core_cm3.h"
+#include <CMSIS/Include/core_cm3.h> //By TFT: fix path
 #include "system_stm32f2xx.h"
 #include <stdint.h>
 
@@ -530,7 +530,16 @@
   __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
   __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
   __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
-  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+// Miosix -- begin
+// Make available both the new-style single BSRR and the old-style separate BSRRL/H
+  union {
+    __IO uint32_t BSRR;   /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+    struct {
+      __IO uint16_t BSRRL;/*!< GPIO port bit set/reset low register,  Address offset: 0x18      */
+      __IO uint16_t BSRRH;/*!< GPIO port bit set/reset high register, Address offset: 0x1A      */
+    };
+  };
+// Miosix -- end
   __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
   __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
 } GPIO_TypeDef;
