#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sat Jun  2 21:23:29 2018
# Process ID: 9055
# Log file: /media/user/Data/Documents/FPGA/Nexys3/test_cnt/planAhead_run_1/planAhead.log
# Journal file: /media/user/Data/Documents/FPGA/Nexys3/test_cnt/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/user/Data/Documents/FPGA/Nexys3/test_cnt/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin T10 [get_ports XLXN_4]
endgroup
startgroup
set_property package_pin T9 [get_ports XLXN_5]
endgroup
startgroup
set_property package_pin U16 [get_ports XLXN_6]
endgroup
set_property is_loc_fixed false [get_ports [list  XLXN_6]]
set_property is_loc_fixed true [get_ports [list  XLXN_6]]
save_constraints
