
---------- Begin Simulation Statistics ----------
simSeconds                                   2.505648                       # Number of seconds simulated (Second)
simTicks                                 2505647943000                       # Number of ticks simulated (Tick)
finalTick                                2505647943000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1553.83                       # Real time elapsed on the host (Second)
hostTickRate                               1612559460                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2263328                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1160869043                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   643570                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     747100                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       5011295886                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.977667                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.200897                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1006755997                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1167628087                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.977667                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.200897                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1022477222                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        369107949                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       216385579                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    582133747     49.86%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          809      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            3      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     49.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    369107949     31.61%     81.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    216385579     18.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1167628087                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    144008866                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    139124931                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4883935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    121357853                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     22651013                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      4881790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      4881789                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      552016594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         552016594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     554468337                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        554468337                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     19050641                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        19050641                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     24269914                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       24269914                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 746227985000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 746227985000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 746227985000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 746227985000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    571067235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     571067235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    578738251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    578738251                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.033360                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.033360                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.041936                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.041936                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 39170.754674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 39170.754674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 30747.038700                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 30747.038700                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      9501899                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           9501899                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       239626                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        239626                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       239626                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       239626                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     18811015                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     18811015                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     22639671                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     22639671                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 713870834500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 713870834500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 858376662500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 858376662500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.032940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.032940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.039119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 37949.618056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 37949.618056                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 37914.714507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 37914.714507                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               22639161                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       131000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       131000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       129000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       129000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        64500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        64500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    345483593                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       345483593                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     11367390                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      11367390                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 407344574000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 407344574000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    356850983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    356850983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031855                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35834.485665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35834.485665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       239626                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       239626                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     11127764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11127764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 382670674500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 382670674500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34388.820117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34388.820117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data      2451743                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total       2451743                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data      5219273                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      5219273                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data      7671016                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total      7671016                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.680389                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.680389                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data      3828656                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      3828656                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data 144505828000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 144505828000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.499107                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.499107                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 37743.225821                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 37743.225821                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    206533001                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      206533001                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      7683251                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      7683251                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 338883411000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 338883411000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    214216252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    214216252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.035867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.035867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 44106.773422                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 44106.773422                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      7683251                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      7683251                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 331200160000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 331200160000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035867                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43106.773422                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43106.773422                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           505.660304                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            577108086                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           22639673                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              25.491008                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              163500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   505.660304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          269                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1180116331                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1180116331                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      9763579                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   5011295886                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      585493528                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses   1022477222                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1490350657                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    709086776                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         585493528                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    573232673                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           79                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            30                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites           16                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1006755997                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              1167628087                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.200897                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          144008866                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.028737                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1199692797                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1199692797                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1199692797                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1199692797                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          642                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             642                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          642                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            642                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     40633000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     40633000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     40633000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     40633000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1199693439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1199693439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1199693439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1199693439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63291.277259                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63291.277259                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63291.277259                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63291.277259                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          642                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          642                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          642                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     39991000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     39991000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     39991000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     39991000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 62291.277259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 62291.277259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 62291.277259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 62291.277259                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    254                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1199692797                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1199692797                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     40633000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     40633000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1199693439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1199693439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63291.277259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63291.277259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          642                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     39991000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     39991000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 62291.277259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 62291.277259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           345.600686                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1199693439                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                642                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1868681.369159                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   345.600686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.675001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.675001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          388                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          388                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.757812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2399387520                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2399387520                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   420                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             14957064                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       16375626                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           21654887                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq            11481073                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             7683251                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            7683251                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        14957064                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1538                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     67918507                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 67920045                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        41088                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2057060608                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2057101696                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          26872171                       # Total snoops (Count)
system.l2bus.snoopTraffic                   439918528                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            49512486                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000191                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.013856                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  49503059     99.98%     99.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      9400      0.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        27      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              49512486                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          32141764000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              963000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         33959509500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        45279730                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     22639416                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests         5600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              3826                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         3799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               122                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          14012936                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             14013058                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              122                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         14012936                       # number of overall hits (Count)
system.l2cache.overallHits::total            14013058                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             520                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         8626737                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            8627257                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            520                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        8626737                       # number of overall misses (Count)
system.l2cache.overallMisses::total           8627257                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     37718500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 677225618500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  677263337000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     37718500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 677225618500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 677263337000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           642                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      22639673                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         22640315                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          642                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     22639673                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        22640315                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.809969                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.381045                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.381057                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.809969                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.381045                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.381057                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72535.576923                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 78503.102448                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 78502.742761                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72535.576923                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 78503.102448                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 78502.742761                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs            517                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              1                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               517                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         6873727                       # number of writebacks (Count)
system.l2cache.writebacks::total              6873727                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data         43125                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            43125                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data        43125                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           43125                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          520                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      8583612                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        8584132                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          520                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      8583612                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher      6808884                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      15393016                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     32518500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 588913486000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 588946004500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     32518500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 588913486000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 581860879002                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 1170806883502                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.809969                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.379140                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.379152                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.809969                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.379140                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.679894                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62535.576923                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 68609.052460                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 68608.684547                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62535.576923                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 68609.052460                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 85456.130403                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 76060.915126                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  15391098                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          692                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          692                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher      6808884                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total      6808884                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 581860879002                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 581860879002                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 85456.130403                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 85456.130403                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data       4205446                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          4205446                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      3477805                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        3477805                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 275499578500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 275499578500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      7683251                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      7683251                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.452648                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.452648                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 79216.511133                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 79216.511133                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data         2945                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total         2945                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data      3474860                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      3474860                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 240618261500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 240618261500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.452264                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.452264                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 69245.454925                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 69245.454925                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          122                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data      9807490                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      9807612                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          520                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      5148932                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      5149452                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     37718500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 401726040000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 401763758500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     14956422                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     14957064                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.809969                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.344262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.344282                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72535.576923                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 78021.236249                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 78020.682298                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data        40180                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        40180                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          520                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      5108752                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      5109272                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     32518500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 348295224500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 348327743000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.809969                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.341576                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.341596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62535.576923                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68176.185593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 68175.611516                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      9501899                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      9501899                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      9501899                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      9501899                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      8584132                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued            7369359                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused             471624                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful            6293763                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.854045                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.423028                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache         483702                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR           76773                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate               560475                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified        7677473                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           67687                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            5                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull         12202                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage          2011877                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4033.206745                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                52039100                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              15395194                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.380217                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     5.082886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     3.442923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2739.304501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  1285.376436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.668776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.313813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.984670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022          560                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         3536                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1               7                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             134                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3             417                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              73                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             964                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2486                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.863281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             377588234                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            377588234                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   6858377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   8512043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples   6788778.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.065423026652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        349074                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        349074                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             32919608                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             6522279                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     15392919                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6873727                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   15392919                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6873727                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   91578                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  15350                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.80                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               15392919                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               6873727                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  8345923                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1799207                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1112932                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   508542                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   297739                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   237715                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   209084                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   194414                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   183355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   176343                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  173507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                  161058                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  928205                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                  216714                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  198491                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                  193269                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  197736                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                  165848                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1258                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                  200889                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                  219421                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  295634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  307423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  315157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  321266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  331419                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  361023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  343765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  355348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  386177                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  393285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  390016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  382726                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  362584                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  363768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  365772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  368500                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                   82411                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                   80462                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                   78106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                   75345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                   71669                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                   65631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                   59660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                   52957                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                   46282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                   39090                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                   32469                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                   26880                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                   22397                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                   18418                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                   13314                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                   10237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                    6658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                    4195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                    2733                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                    1819                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                    1177                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                     758                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                     526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                     377                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                     269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                     177                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       349074                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       43.833528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     124.453910                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511         347540     99.56%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023         1002      0.29%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535          325      0.09%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047          129      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           35      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           13      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            6      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19968-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-23039            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::23040-23551            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::23552-24063            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         349074                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       349074                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       19.647172                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      19.059710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       5.727074                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            115222     33.01%     33.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             15787      4.52%     37.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             87707     25.13%     62.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             19324      5.54%     68.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             54198     15.53%     83.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              7155      2.05%     85.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              4755      1.36%     87.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              3251      0.93%     88.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              2818      0.81%     88.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              2633      0.75%     89.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26              2428      0.70%     90.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27              1988      0.57%     90.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28              2191      0.63%     91.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29              2422      0.69%     92.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30              2208      0.63%     92.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31              1885      0.54%     93.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32              2067      0.59%     93.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33              2098      0.60%     94.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34              2120      0.61%     95.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35              1811      0.52%     95.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36              1641      0.47%     96.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37              1467      0.42%     96.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::38              1504      0.43%     97.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::39              1420      0.41%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40              1469      0.42%     97.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::41              1420      0.41%     98.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::42              1352      0.39%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::43              1454      0.42%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::44              1410      0.40%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::45              1134      0.32%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::46               412      0.12%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::47               196      0.06%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48                95      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::49                26      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::50                 6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         349074                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  5860992                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                985146816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             439918528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               393170484.60546637                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               175570765.72907832                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2505641770000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      112528.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        33280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    544770752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher    434481792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    438932288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 13281.993622836742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 217417117.006369471550                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 173400973.274719953537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 175177158.956524640322                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          520                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      8583612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher      6808787                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      6873727                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14008626                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 283778199204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 407714848414                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 138863132240305                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26939.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33060.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     59880.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  20202014.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        33280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    549351168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher    435762368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       985146816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        33280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        33280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    439918528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    439918528                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       8583612                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher      6808787                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         15392919                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      6873727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6873727                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           13282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       219245154                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    173912049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          393170485                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        13282                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          13282                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    175570766                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         175570766                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    175570766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          13282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      219245154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    173912049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         568741250                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              15301341                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              6858317                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        482473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        488385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        481242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        480873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        482917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        487844                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        488050                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        478009                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        485188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        482117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       480363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       478434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       488404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       488730                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       487843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       485138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       489143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       488597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       486528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       480969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       484302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       476406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       478031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       463769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       474901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       475058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       441779                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       416041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       466123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       469739                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       481984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       481961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        215342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        217247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        216815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        214590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        215710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        216324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        217690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        214638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        215441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        216204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       215535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       214108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       215932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       217180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       216318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       215317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       216827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       217894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       217335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       214806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       215724                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       206123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       206704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       202026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       203633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       205583                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       223693                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       206205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       216237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       221778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       215821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       213537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             423855999472                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            50984068212                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        691507056244                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27700.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45192.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             11800524                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5329693                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5029441                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   281.983249                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   157.027482                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   333.181887                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2281185     45.36%     45.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1209180     24.04%     69.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       283814      5.64%     75.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       124134      2.47%     77.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       309041      6.14%     83.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        68023      1.35%     85.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        46044      0.92%     85.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        42272      0.84%     86.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       665748     13.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5029441                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              979285824                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           438932288                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               390.831372                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               175.177159                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.95                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.91                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     8018348817.016123                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     10660291952.887289                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    32582171995.948143                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   12983314755.937460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 445843613362.327820                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1328920909116.490723                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 614595205271.267822                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2453603855276.601074                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    979.229290                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 932939534025                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 112637350000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1460071058975                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     7667230360.600797                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     10193484466.601746                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    31780115714.840015                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   12793642255.297615                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 445843613362.327820                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1293841102138.328125                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 641549181254.429565                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2443668369557.074219                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    975.264054                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 974337319232                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 112637350000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1418673273768                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            11918059                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6873727                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           8514334                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3474860                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3474860                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       11918059                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     46173899                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                46173899                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port   1425065344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1425065344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15392919                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15392919    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15392919                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2505647943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         29355010947                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        40375134554                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30780980                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15388436                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
