# 1 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 1





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 6 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8996.h" 1
# 7 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,mmcc-msm8996.h" 1
# 8 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,msm8996.h" 1
# 10 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,apr.h" 1
# 13 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8996.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   clocks = <&kryocc 0>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "cache";
         cache-level = <2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   clocks = <&kryocc 0>;
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   clocks = <&kryocc 1>;
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "cache";
         cache-level = <2>;
   };
  };

  CPU3: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x101>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   clocks = <&kryocc 1>;
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   next-level-cache = <&L2_1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU2>;
    };

    core1 {
     cpu = <&CPU3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "standalone-power-collapse";
    arm,psci-suspend-param = <0x00000004>;
    entry-latency-us = <130>;
    exit-latency-us = <80>;
    min-residency-us = <300>;
   };
  };
 };

 cluster0_opp: opp-table-cluster0 {
  compatible = "operating-points-v2-kryo-cpu";
  nvmem-cells = <&speedbin_efuse>;
  opp-shared;


  opp-307200000 {
   opp-hz = /bits/ 64 <307200000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-422400000 {
   opp-hz = /bits/ 64 <422400000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-556800000 {
   opp-hz = /bits/ 64 <556800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-729600000 {
   opp-hz = /bits/ 64 <729600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-960000000 {
   opp-hz = /bits/ 64 <960000000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1228800000 {
   opp-hz = /bits/ 64 <1228800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-supported-hw = <0x5>;
   clock-latency-ns = <200000>;
  };
  opp-1363200000 {
   opp-hz = /bits/ 64 <1363200000>;
   opp-supported-hw = <0x2>;
   clock-latency-ns = <200000>;
  };
  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-supported-hw = <0x5>;
   clock-latency-ns = <200000>;
  };
  opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
  opp-1497600000 {
   opp-hz = /bits/ 64 <1497600000>;
   opp-supported-hw = <0x04>;
   clock-latency-ns = <200000>;
  };
  opp-1593600000 {
   opp-hz = /bits/ 64 <1593600000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
 };

 cluster1_opp: opp-table-cluster1 {
  compatible = "operating-points-v2-kryo-cpu";
  nvmem-cells = <&speedbin_efuse>;
  opp-shared;


  opp-307200000 {
   opp-hz = /bits/ 64 <307200000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-556800000 {
   opp-hz = /bits/ 64 <556800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-729600000 {
   opp-hz = /bits/ 64 <729600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-883200000 {
   opp-hz = /bits/ 64 <883200000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1190400000 {
   opp-hz = /bits/ 64 <1190400000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1632000000 {
   opp-hz = /bits/ 64 <1632000000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1785600000 {
   opp-hz = /bits/ 64 <1785600000>;
   opp-supported-hw = <0x7>;
   clock-latency-ns = <200000>;
  };
  opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-supported-hw = <0x6>;
   clock-latency-ns = <200000>;
  };
  opp-1824000000 {
   opp-hz = /bits/ 64 <1824000000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
  opp-1900800000 {
   opp-hz = /bits/ 64 <1900800000>;
   opp-supported-hw = <0x4>;
   clock-latency-ns = <200000>;
  };
  opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
  opp-1996800000 {
   opp-hz = /bits/ 64 <1996800000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
  opp-2150400000 {
   opp-hz = /bits/ 64 <2150400000>;
   opp-supported-hw = <0x1>;
   clock-latency-ns = <200000>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8996", "qcom,scm";
   qcom,dload-mode = <&tcsr_2 0x13000>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@85800000 {
   reg = <0x0 0x85800000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: memory@85e00000 {
   reg = <0x0 0x85e00000 0x0 0x200000>;
   no-map;
  };

  smem_mem: smem-mem@86000000 {
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
  };

  tz_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x2600000>;
   no-map;
  };

  rmtfs_mem: rmtfs {
   compatible = "qcom,rmtfs-mem";

   size = <0x0 0x200000>;
   alloc-ranges = <0x0 0xa0000000 0x0 0x2000000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  mpss_mem: mpss@88800000 {
   reg = <0x0 0x88800000 0x0 0x6200000>;
   no-map;
  };

  adsp_mem: adsp@8ea00000 {
   reg = <0x0 0x8ea00000 0x0 0x1b00000>;
   no-map;
  };

  slpi_mem: slpi@90500000 {
   reg = <0x0 0x90500000 0x0 0xa00000>;
   no-map;
  };

  gpu_mem: gpu@90f00000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x90f00000 0x0 0x100000>;
   no-map;
  };

  venus_mem: venus@91000000 {
   reg = <0x0 0x91000000 0x0 0x500000>;
   no-map;
  };

  mba_mem: mba@91500000 {
   reg = <0x0 0x91500000 0x0 0x200000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;

  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-msm8996";
   qcom,glink-channels = "rpm_requests";

   rpmcc: qcom,rpmcc {
    compatible = "qcom,rpmcc-msm8996", "qcom,rpmcc";
    #clock-cells = <1>;
    clocks = <&xo_board>;
    clock-names = "xo";
   };

   rpmpd: power-controller {
    compatible = "qcom,msm8996-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp1: opp1 {
      opp-level = <1>;
     };

     rpmpd_opp2: opp2 {
      opp-level = <2>;
     };

     rpmpd_opp3: opp3 {
      opp-level = <3>;
     };

     rpmpd_opp4: opp4 {
      opp-level = <4>;
     };

     rpmpd_opp5: opp5 {
      opp-level = <5>;
     };

     rpmpd_opp6: opp6 {
      opp-level = <6>;
     };
    };
   };
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apcs_glb 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 451 1>;

  mboxes = <&apcs_glb 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  mpss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  mpss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;

  interrupts = <0 178 1>;

  mboxes = <&apcs_glb 26>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  pcie_phy: phy-wrapper@34000 {
   compatible = "qcom,msm8996-qmp-pcie-phy";
   reg = <0x00034000 0x488>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x00034000 0x4000>;

   clocks = <&gcc 192>,
    <&gcc 191>,
    <&gcc 216>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 85>,
    <&gcc 101>,
    <&gcc 102>;
   reset-names = "phy", "common", "cfg";

   status = "disabled";

   pciephy_0: phy@1000 {
    reg = <0x1000 0x130>,
          <0x1200 0x200>,
          <0x1400 0x1dc>;

    clocks = <&gcc 180>;
    clock-names = "pipe0";
    resets = <&gcc 80>;
    reset-names = "lane0";

    #clock-cells = <0>;
    clock-output-names = "pcie_0_pipe_clk_src";

    #phy-cells = <0>;
   };

   pciephy_1: phy@2000 {
    reg = <0x2000 0x130>,
          <0x2200 0x200>,
          <0x2400 0x1dc>;

    clocks = <&gcc 185>;
    clock-names = "pipe1";
    resets = <&gcc 82>;
    reset-names = "lane1";

    #clock-cells = <0>;
    clock-output-names = "pcie_1_pipe_clk_src";

    #phy-cells = <0>;
   };

   pciephy_2: phy@3000 {
    reg = <0x3000 0x130>,
          <0x3200 0x200>,
          <0x3400 0x1dc>;

    clocks = <&gcc 190>;
    clock-names = "pipe2";
    resets = <&gcc 84>;
    reset-names = "lane2";

    #clock-cells = <0>;
    clock-output-names = "pcie_2_pipe_clk_src";

    #phy-cells = <0>;
   };
  };

  rpm_msg_ram: sram@68000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00068000 0x6000>;
  };

  qfprom@74000 {
   compatible = "qcom,msm8996-qfprom", "qcom,qfprom";
   reg = <0x00074000 0x8ff>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2p_hstx_trim: hstx_trim@24e {
    reg = <0x24e 0x2>;
    bits = <5 4>;
   };

   qusb2s_hstx_trim: hstx_trim@24f {
    reg = <0x24f 0x1>;
    bits = <1 4>;
   };

   speedbin_efuse: speedbin@133 {
    reg = <0x133 0x1>;
    bits = <5 3>;
   };
  };

  rng: rng@83000 {
   compatible = "qcom,prng-ee";
   reg = <0x00083000 0x1000>;
   clocks = <&gcc 152>;
   clock-names = "core";
  };

  gcc: clock-controller@300000 {
   compatible = "qcom,gcc-msm8996";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x00300000 0x90000>;

   clocks = <&rpmcc 10>,
     <&rpmcc 74>,
     <&sleep_clk>,
     <&pciephy_0>,
     <&pciephy_1>,
     <&pciephy_2>,
     <&ssusb_phy_0>,
     <0>, <0>, <0>;
   clock-names = "cxo",
          "cxo2",
          "sleep_clk",
          "pcie_0_pipe_clk_src",
          "pcie_1_pipe_clk_src",
          "pcie_2_pipe_clk_src",
          "usb3_phy_pipe_clk_src",
          "ufs_rx_symbol_0_clk_src",
          "ufs_rx_symbol_1_clk_src",
          "ufs_tx_symbol_0_clk_src";
  };

  bimc: interconnect@408000 {
   compatible = "qcom,msm8996-bimc";
   reg = <0x00408000 0x5a000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
     <&rpmcc 7>;
  };

  tsens0: thermal-sensor@4a9000 {
   compatible = "qcom,msm8996-tsens", "qcom,tsens-v2";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   #qcom,sensors = <13>;
   interrupts = <0 458 4>,
         <0 445 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@4ad000 {
   compatible = "qcom,msm8996-tsens", "qcom,tsens-v2";
   reg = <0x004ad000 0x1000>,
         <0x004ac000 0x1000>;
   #qcom,sensors = <8>;
   interrupts = <0 184 4>,
         <0 430 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  cryptobam: dma-controller@644000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x00644000 0x24000>;
   interrupts = <0 206 4>;
   clocks = <&gcc 164>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
  };

  crypto: crypto@67a000 {
   compatible = "qcom,crypto-v5.4";
   reg = <0x0067a000 0x6000>;
   clocks = <&gcc 166>,
     <&gcc 165>,
     <&gcc 164>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 6>, <&cryptobam 7>;
   dma-names = "rx", "tx";
  };

  cnoc: interconnect@500000 {
   compatible = "qcom,msm8996-cnoc";
   reg = <0x00500000 0x1000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 28>,
     <&rpmcc 29>;
  };

  snoc: interconnect@524000 {
   compatible = "qcom,msm8996-snoc";
   reg = <0x00524000 0x1c000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
     <&rpmcc 5>;
  };

  a0noc: interconnect@543000 {
   compatible = "qcom,msm8996-a0noc";
   reg = <0x00543000 0x6000>;
   #interconnect-cells = <1>;
   clock-names = "aggre0_snoc_axi",
          "aggre0_cnoc_ahb",
          "aggre0_noc_mpu_cfg";
   clocks = <&gcc 204>,
     <&gcc 205>,
     <&gcc 227>;
   power-domains = <&gcc 0>;
  };

  a1noc: interconnect@562000 {
   compatible = "qcom,msm8996-a1noc";
   reg = <0x00562000 0x5000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 62>,
     <&rpmcc 63>;
  };

  a2noc: interconnect@583000 {
   compatible = "qcom,msm8996-a2noc";
   reg = <0x00583000 0x7000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 64>,
     <&rpmcc 65>;
  };

  mnoc: interconnect@5a4000 {
   compatible = "qcom,msm8996-mnoc";
   reg = <0x005a4000 0x1c000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a", "iface";
   clocks = <&rpmcc 66>,
     <&rpmcc 67>,
     <&mmcc 16>;
  };

  pnoc: interconnect@5c0000 {
   compatible = "qcom,msm8996-pnoc";
   reg = <0x005c0000 0x3000>;
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 2>,
     <&rpmcc 3>;
  };

  tcsr_mutex: hwlock@740000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x00740000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_1: syscon@760000 {
   compatible = "qcom,tcsr-msm8996", "syscon";
   reg = <0x00760000 0x20000>;
  };

  tcsr_2: syscon@7a0000 {
   compatible = "qcom,tcsr-msm8996", "syscon";
   reg = <0x007a0000 0x18000>;
  };

  mmcc: clock-controller@8c0000 {
   compatible = "qcom,mmcc-msm8996";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x008c0000 0x40000>;
   clocks = <&xo_board>,
     <&gcc 89>,
     <&gcc 1>,
     <&dsi0_phy 1>,
     <&dsi0_phy 0>,
     <0>,
     <0>,
     <0>;
   clock-names = "xo",
          "gcc_mmss_noc_cfg_ahb_clk",
          "gpll0",
          "dsi0pll",
          "dsi0pllbyte",
          "dsi1pll",
          "dsi1pllbyte",
          "hdmipll";
   assigned-clocks = <&mmcc 15>,
       <&mmcc 3>,
       <&mmcc 7>,
       <&mmcc 9>,
       <&mmcc 11>;
   assigned-clock-rates = <624000000>,
            <810000000>,
            <980000000>,
            <960000000>,
            <825000000>;
  };

  mdss: mdss@900000 {
   compatible = "qcom,mdss";

   reg = <0x00900000 0x1000>,
         <0x009b0000 0x1040>,
         <0x009b8000 0x1040>;
   reg-names = "mdss_phys",
        "vbif_phys",
        "vbif_nrt_phys";

   power-domains = <&mmcc 13>;
   interrupts = <0 83 4>;

   interrupt-controller;
   #interrupt-cells = <1>;

   clocks = <&mmcc 116>,
     <&mmcc 121>;
   clock-names = "iface", "core";

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   status = "disabled";

   mdp: mdp@901000 {
    compatible = "qcom,mdp5";
    reg = <0x00901000 0x90000>;
    reg-names = "mdp_phys";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    clocks = <&mmcc 116>,
      <&mmcc 118>,
      <&mmcc 121>,
      <&mmcc 92>,
      <&mmcc 123>;
    clock-names = "iface",
           "bus",
           "core",
           "iommu",
           "vsync";

    iommus = <&mdp_smmu 0>;

    assigned-clocks = <&mmcc 121>,
      <&mmcc 123>;
    assigned-clock-rates = <300000000>,
      <19200000>;

    interconnects = <&mnoc 3 &bimc 4>,
      <&mnoc 4 &bimc 4>,
      <&mnoc 5 &bimc 4>;
    interconnect-names = "mdp0-mem", "mdp1-mem", "rotator-mem";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdp5_intf3_out: endpoint {
       remote-endpoint = <&hdmi_in>;
      };
     };

     port@1 {
      reg = <1>;
      mdp5_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };

     port@2 {
      reg = <2>;
      mdp5_intf2_out: endpoint {
       remote-endpoint = <&dsi1_in>;
      };
     };
    };
   };

   dsi0: dsi@994000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x00994000 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&mmcc 121>,
      <&mmcc 125>,
      <&mmcc 116>,
      <&mmcc 118>,
      <&mmcc 65>,
      <&mmcc 119>,
      <&mmcc 127>;
    clock-names = "mdp_core",
           "byte",
           "iface",
           "bus",
           "core_mmss",
           "pixel",
           "core";
    assigned-clocks = <&mmcc 33>, <&mmcc 27>;
    assigned-clock-parents = <&dsi0_phy 0>, <&dsi0_phy 1>;

    phys = <&dsi0_phy>;
    phy-names = "dsi";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&mdp5_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };
   };

   dsi0_phy: dsi-phy@994400 {
    compatible = "qcom,dsi-phy-14nm";
    reg = <0x00994400 0x100>,
          <0x00994500 0x300>,
          <0x00994800 0x188>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&mmcc 116>, <&rpmcc 10>;
    clock-names = "iface", "ref";
    status = "disabled";
   };

   dsi1: dsi@996000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0x00996000 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&mmcc 121>,
      <&mmcc 126>,
      <&mmcc 116>,
      <&mmcc 118>,
      <&mmcc 65>,
      <&mmcc 120>,
      <&mmcc 128>;
    clock-names = "mdp_core",
           "byte",
           "iface",
           "bus",
           "core_mmss",
           "pixel",
           "core";
    assigned-clocks = <&mmcc 34>, <&mmcc 28>;
    assigned-clock-parents = <&dsi1_phy 0>, <&dsi1_phy 1>;

    phys = <&dsi1_phy>;
    phy-names = "dsi";
    status = "disabled";

    #address-cells = <1>;
    #size-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi1_in: endpoint {
       remote-endpoint = <&mdp5_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi1_out: endpoint {
      };
     };
    };
   };

   dsi1_phy: dsi-phy@996400 {
    compatible = "qcom,dsi-phy-14nm";
    reg = <0x00996400 0x100>,
          <0x00996500 0x300>,
          <0x00996800 0x188>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&mmcc 116>, <&rpmcc 10>;
    clock-names = "iface", "ref";
    status = "disabled";
   };

   hdmi: hdmi-tx@9a0000 {
    compatible = "qcom,hdmi-tx-8996";
    reg = <0x009a0000 0x50c>,
     <0x00070000 0x6158>,
     <0x009e0000 0xfff>;
    reg-names = "core_physical",
         "qfprom_physical",
         "hdcp_physical";

    interrupt-parent = <&mdss>;
    interrupts = <8>;

    clocks = <&mmcc 121>,
      <&mmcc 116>,
      <&mmcc 124>,
      <&mmcc 117>,
      <&mmcc 122>;
    clock-names =
     "mdp_core",
     "iface",
     "core",
     "alt_iface",
     "extp";

    phys = <&hdmi_phy>;
    #sound-dai-cells = <1>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      hdmi_in: endpoint {
       remote-endpoint = <&mdp5_intf3_out>;
      };
     };
    };
   };

   hdmi_phy: hdmi-phy@9a0600 {
    #phy-cells = <0>;
    compatible = "qcom,hdmi-phy-8996";
    reg = <0x009a0600 0x1c4>,
          <0x009a0a00 0x124>,
          <0x009a0c00 0x124>,
          <0x009a0e00 0x124>,
          <0x009a1000 0x124>,
          <0x009a1200 0x0c8>;
    reg-names = "hdmi_pll",
         "hdmi_tx_l0",
         "hdmi_tx_l1",
         "hdmi_tx_l2",
         "hdmi_tx_l3",
         "hdmi_phy";

    clocks = <&mmcc 116>,
      <&gcc 214>,
      <&xo_board>;
    clock-names = "iface",
           "ref",
           "xo";

    #clock-cells = <0>;

    status = "disabled";
   };
  };

  gpu: gpu@b00000 {
   compatible = "qcom,adreno-530.2", "qcom,adreno";

   reg = <0x00b00000 0x3f000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   clocks = <&mmcc 102>,
    <&mmcc 104>,
    <&mmcc 103>,
    <&gcc 168>,
    <&gcc 90>;

   clock-names = "core",
    "iface",
    "rbbmtimer",
    "mem",
    "mem_iface";

   interconnects = <&bimc 1 &bimc 4>;
   interconnect-names = "gfx-mem";

   power-domains = <&mmcc 14>;
   iommus = <&adreno_smmu 0>;

   nvmem-cells = <&speedbin_efuse>;
   nvmem-cell-names = "speed_bin";

   operating-points-v2 = <&gpu_opp_table>;

   status = "disabled";

   #cooling-cells = <2>;

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";






    opp-624000000 {
     opp-hz = /bits/ 64 <624000000>;
     opp-supported-hw = <0x09>;
    };
    opp-560000000 {
     opp-hz = /bits/ 64 <560000000>;
     opp-supported-hw = <0x0d>;
    };
    opp-510000000 {
     opp-hz = /bits/ 64 <510000000>;
     opp-supported-hw = <0xFF>;
    };
    opp-401800000 {
     opp-hz = /bits/ 64 <401800000>;
     opp-supported-hw = <0xFF>;
    };
    opp-315000000 {
     opp-hz = /bits/ 64 <315000000>;
     opp-supported-hw = <0xFF>;
    };
    opp-214000000 {
     opp-hz = /bits/ 64 <214000000>;
     opp-supported-hw = <0xFF>;
    };
    opp-133000000 {
     opp-hz = /bits/ 64 <133000000>;
     opp-supported-hw = <0xFF>;
    };
   };

   zap-shader {
    memory-region = <&gpu_mem>;
   };
  };

  tlmm: pinctrl@1010000 {
   compatible = "qcom,msm8996-pinctrl";
   reg = <0x01010000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 150>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_spi1_default: blsp1-spi1-default {
    spi {
     pins = "gpio0", "gpio1", "gpio3";
     function = "blsp_spi1";
     drive-strength = <12>;
     bias-disable;
    };

    cs {
     pins = "gpio2";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp1_spi1_sleep: blsp1-spi1-sleep {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp2_uart2_2pins_default: blsp2-uart1-2pins {
    pins = "gpio4", "gpio5";
    function = "blsp_uart8";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_uart2_2pins_sleep: blsp2-uart1-2pins-sleep {
    pins = "gpio4", "gpio5";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c2_default: blsp2-i2c2 {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c8";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_i2c2_sleep: blsp2-i2c2-sleep {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   cci0_default: cci0-default {
    pins = "gpio17", "gpio18";
    function = "cci_i2c";
    drive-strength = <16>;
    bias-disable;
   };

   camera0_state_on:
   camera_rear_default: camera-rear-default {
    camera0_mclk: mclk0 {
     pins = "gpio13";
     function = "cam_mclk";
     drive-strength = <16>;
     bias-disable;
    };

    camera0_rst: rst {
     pins = "gpio25";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    camera0_pwdn: pwdn {
     pins = "gpio26";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };
   };

   cci1_default: cci1-default {
    pins = "gpio19", "gpio20";
    function = "cci_i2c";
    drive-strength = <16>;
    bias-disable;
   };

   camera1_state_on:
   camera_board_default: camera-board-default {
    mclk1 {
     pins = "gpio14";
     function = "cam_mclk";
     drive-strength = <16>;
     bias-disable;
    };

    pwdn {
     pins = "gpio98";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    rst {
     pins = "gpio104";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };
   };

   camera2_state_on:
   camera_front_default: camera-front-default {
    camera2_mclk: mclk2 {
     pins = "gpio15";
     function = "cam_mclk";
     drive-strength = <16>;
     bias-disable;
    };

    camera2_rst: rst {
     pins = "gpio23";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };

    pwdn {
     pins = "gpio133";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
    };
   };

   pcie0_state_on: pcie0-state-on {
    perst {
     pins = "gpio35";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio36";
     function = "pci_e0";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio37";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_state_off: pcie0-state-off {
    perst {
     pins = "gpio35";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio36";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    wake {
     pins = "gpio37";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart2_default: blsp1-uart2-default {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    function = "blsp_uart2";
    drive-strength = <16>;
    bias-disable;
   };

   blsp1_uart2_sleep: blsp1-uart2-sleep {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c3_default: blsp1-i2c2-default {
    pins = "gpio47", "gpio48";
    function = "blsp_i2c3";
    drive-strength = <16>;
    bias-disable;
   };

   blsp1_i2c3_sleep: blsp1-i2c2-sleep {
    pins = "gpio47", "gpio48";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_uart3_4pins_default: blsp2-uart2-4pins {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "blsp_uart9";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_uart3_4pins_sleep: blsp2-uart2-4pins-sleep {
    pins = "gpio49", "gpio50", "gpio51", "gpio52";
    function = "blsp_uart9";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c3_default: blsp2-i2c3 {
    pins = "gpio51", "gpio52";
    function = "blsp_i2c9";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_i2c3_sleep: blsp2-i2c3-sleep {
    pins = "gpio51", "gpio52";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   wcd_intr_default: wcd-intr-default{
    pins = "gpio54";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
    input-enable;
   };

   blsp2_i2c1_default: blsp2-i2c1 {
    pins = "gpio55", "gpio56";
    function = "blsp_i2c7";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_i2c1_sleep: blsp2-i2c0-sleep {
    pins = "gpio55", "gpio56";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   blsp2_i2c5_default: blsp2-i2c5 {
    pins = "gpio60", "gpio61";
    function = "blsp_i2c11";
    drive-strength = <2>;
    bias-disable;
   };



   cdc_reset_active: cdc-reset-active {
    pins = "gpio64";
    function = "gpio";
    drive-strength = <16>;
    bias-pull-down;
    output-high;
   };

   cdc_reset_sleep: cdc-reset-sleep {
    pins = "gpio64";
    function = "gpio";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };

   blsp2_spi6_default: blsp2-spi5-default {
    spi {
     pins = "gpio85", "gpio86", "gpio88";
     function = "blsp_spi12";
     drive-strength = <12>;
     bias-disable;
    };

    cs {
     pins = "gpio87";
     function = "gpio";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   blsp2_spi6_sleep: blsp2-spi5-sleep {
    pins = "gpio85", "gpio86", "gpio87", "gpio88";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp2_i2c6_default: blsp2-i2c6 {
    pins = "gpio87", "gpio88";
    function = "blsp_i2c12";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_i2c6_sleep: blsp2-i2c6-sleep {
    pins = "gpio87", "gpio88";
    function = "gpio";
    drive-strength = <2>;
    bias-disable;
   };

   pcie1_state_on: pcie1-state-on {
    perst {
     pins = "gpio130";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio131";
     function = "pci_e1";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio132";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_state_off: pcie1-state-off {

    clkreq {
     pins = "gpio131";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    wake {
     pins = "gpio132";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   pcie2_state_on: pcie2-state-on {
    perst {
     pins = "gpio114";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio115";
     function = "pci_e2";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio116";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie2_state_off: pcie2-state-off {

    clkreq {
     pins = "gpio115";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };

    wake {
     pins = "gpio116";
     function = "gpio";
     drive-strength = <2>;
     bias-disable;
    };
   };

   sdc1_state_on: sdc1-state-on {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-state-off {
    clk {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-clk-on {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_state_off: sdc2-clk-off {
    clk {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sram@290000 {
   compatible = "qcom,rpm-stats";
   reg = <0x00290000 0x10000>;
  };

  spmi_bus: spmi@400f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0400f000 0x1000>,
         <0x04400000 0x800000>,
         <0x04c00000 0x800000>,
         <0x05800000 0x200000>,
         <0x0400a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 326 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  agnoc@0 {
   power-domains = <&gcc 0>;
   compatible = "simple-pm-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pcie0: pcie@600000 {
    compatible = "qcom,pcie-msm8996";
    status = "disabled";
    power-domains = <&gcc 5>;
    bus-range = <0x00 0xff>;
    num-lanes = <1>;

    reg = <0x00600000 0x2000>,
          <0x0c000000 0xf1d>,
          <0x0c000f20 0xa8>,
          <0x0c100000 0x100000>;
    reg-names = "parf", "dbi", "elbi","config";

    phys = <&pciephy_0>;
    phy-names = "pciephy";

    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x01000000 0x0 0x0c200000 0x0c200000 0x0 0x100000>,
     <0x02000000 0x0 0x0c300000 0x0c300000 0x0 0xd00000>;

    device_type = "pci";

    interrupts = <0 405 4>;
    interrupt-names = "msi";
    #interrupt-cells = <1>;
    interrupt-map-mask = <0 0 0 0x7>;
    interrupt-map = <0 0 0 1 &intc 0 244 4>,
      <0 0 0 2 &intc 0 245 4>,
      <0 0 0 3 &intc 0 247 4>,
      <0 0 0 4 &intc 0 248 4>;

    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pcie0_state_on>;
    pinctrl-1 = <&pcie0_state_off>;

    linux,pci-domain = <0>;

    clocks = <&gcc 180>,
     <&gcc 179>,
     <&gcc 178>,
     <&gcc 177>,
     <&gcc 176>;

    clock-names = "pipe",
      "aux",
      "cfg",
      "bus_master",
      "bus_slave";

   };

   pcie1: pcie@608000 {
    compatible = "qcom,pcie-msm8996";
    power-domains = <&gcc 6>;
    bus-range = <0x00 0xff>;
    num-lanes = <1>;

    status = "disabled";

    reg = <0x00608000 0x2000>,
          <0x0d000000 0xf1d>,
          <0x0d000f20 0xa8>,
          <0x0d100000 0x100000>;

    reg-names = "parf", "dbi", "elbi","config";

    phys = <&pciephy_1>;
    phy-names = "pciephy";

    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x01000000 0x0 0x0d200000 0x0d200000 0x0 0x100000>,
     <0x02000000 0x0 0x0d300000 0x0d300000 0x0 0xd00000>;

    device_type = "pci";

    interrupts = <0 413 4>;
    interrupt-names = "msi";
    #interrupt-cells = <1>;
    interrupt-map-mask = <0 0 0 0x7>;
    interrupt-map = <0 0 0 1 &intc 0 272 4>,
      <0 0 0 2 &intc 0 273 4>,
      <0 0 0 3 &intc 0 274 4>,
      <0 0 0 4 &intc 0 275 4>;

    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pcie1_state_on>;
    pinctrl-1 = <&pcie1_state_off>;

    linux,pci-domain = <1>;

    clocks = <&gcc 185>,
     <&gcc 184>,
     <&gcc 183>,
     <&gcc 182>,
     <&gcc 181>;

    clock-names = "pipe",
      "aux",
      "cfg",
      "bus_master",
      "bus_slave";
   };

   pcie2: pcie@610000 {
    compatible = "qcom,pcie-msm8996";
    power-domains = <&gcc 7>;
    bus-range = <0x00 0xff>;
    num-lanes = <1>;
    status = "disabled";
    reg = <0x00610000 0x2000>,
          <0x0e000000 0xf1d>,
          <0x0e000f20 0xa8>,
          <0x0e100000 0x100000>;

    reg-names = "parf", "dbi", "elbi","config";

    phys = <&pciephy_2>;
    phy-names = "pciephy";

    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x01000000 0x0 0x0e200000 0x0e200000 0x0 0x100000>,
     <0x02000000 0x0 0x0e300000 0x0e300000 0x0 0x1d00000>;

    device_type = "pci";

    interrupts = <0 421 4>;
    interrupt-names = "msi";
    #interrupt-cells = <1>;
    interrupt-map-mask = <0 0 0 0x7>;
    interrupt-map = <0 0 0 1 &intc 0 142 4>,
      <0 0 0 2 &intc 0 143 4>,
      <0 0 0 3 &intc 0 144 4>,
      <0 0 0 4 &intc 0 145 4>;

    pinctrl-names = "default", "sleep";
    pinctrl-0 = <&pcie2_state_on>;
    pinctrl-1 = <&pcie2_state_off>;

    linux,pci-domain = <2>;
    clocks = <&gcc 190>,
     <&gcc 189>,
     <&gcc 188>,
     <&gcc 187>,
     <&gcc 186>;

    clock-names = "pipe",
      "aux",
      "cfg",
      "bus_master",
      "bus_slave";
   };
  };

  ufshc: ufshc@624000 {
   compatible = "qcom,msm8996-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0x00624000 0x2500>;
   interrupts = <0 265 4>;

   phys = <&ufsphy_lane>;
   phy-names = "ufsphy";

   power-domains = <&gcc 8>;

   clock-names =
    "core_clk_src",
    "core_clk",
    "bus_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro_src",
    "core_clk_unipro",
    "core_clk_ice",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk";
   clocks =
    <&gcc 73>,
    <&gcc 193>,
    <&gcc 82>,
    <&gcc 209>,
    <&gcc 194>,
    <&gcc 74>,
    <&gcc 200>,
    <&gcc 201>,
    <&rpmcc 74>,
    <&gcc 197>,
    <&gcc 198>;
   freq-table-hz =
    <100000000 200000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>,
    <150000000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   lanes-per-direction = <1>;
   #reset-cells = <1>;
   status = "disabled";

   ufs_variant {
    compatible = "qcom,ufs_variant";
   };
  };

  ufsphy: phy@627000 {
   compatible = "qcom,msm8996-qmp-ufs-phy";
   reg = <0x00627000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 215>;
   clock-names = "ref";

   resets = <&ufshc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufsphy_lane: phy@627400 {
    reg = <0x627400 0x12c>,
          <0x627600 0x200>,
          <0x627c00 0x1b4>;
    #phy-cells = <0>;
   };
  };

  camss: camss@a00000 {
   compatible = "qcom,msm8996-camss";
   reg = <0x00a34000 0x1000>,
         <0x00a00030 0x4>,
         <0x00a35000 0x1000>,
         <0x00a00038 0x4>,
         <0x00a36000 0x1000>,
         <0x00a00040 0x4>,
         <0x00a30000 0x100>,
         <0x00a30400 0x100>,
         <0x00a30800 0x100>,
         <0x00a30c00 0x100>,
         <0x00a31000 0x500>,
         <0x00a00020 0x10>,
         <0x00a10000 0x1000>,
         <0x00a14000 0x1000>;
   reg-names = "csiphy0",
    "csiphy0_clk_mux",
    "csiphy1",
    "csiphy1_clk_mux",
    "csiphy2",
    "csiphy2_clk_mux",
    "csid0",
    "csid1",
    "csid2",
    "csid3",
    "ispif",
    "csi_clk_mux",
    "vfe0",
    "vfe1";
   interrupts = <0 78 1>,
    <0 79 1>,
    <0 80 1>,
    <0 296 1>,
    <0 297 1>,
    <0 298 1>,
    <0 299 1>,
    <0 309 1>,
    <0 314 1>,
    <0 315 1>;
   interrupt-names = "csiphy0",
    "csiphy1",
    "csiphy2",
    "csid0",
    "csid1",
    "csid2",
    "csid3",
    "ispif",
    "vfe0",
    "vfe1";
   power-domains = <&mmcc 8>,
     <&mmcc 9>;
   clocks = <&mmcc 129>,
    <&mmcc 185>,
    <&mmcc 140>,
    <&mmcc 141>,
    <&mmcc 142>,
    <&mmcc 166>,
    <&mmcc 165>,
    <&mmcc 167>,
    <&mmcc 169>,
    <&mmcc 168>,
    <&mmcc 171>,
    <&mmcc 170>,
    <&mmcc 172>,
    <&mmcc 174>,
    <&mmcc 173>,
    <&mmcc 176>,
    <&mmcc 175>,
    <&mmcc 177>,
    <&mmcc 179>,
    <&mmcc 178>,
    <&mmcc 181>,
    <&mmcc 180>,
    <&mmcc 182>,
    <&mmcc 184>,
    <&mmcc 183>,
    <&mmcc 130>,
    <&mmcc 153>,
    <&mmcc 159>,
    <&mmcc 155>,
    <&mmcc 154>,
    <&mmcc 156>,
    <&mmcc 160>,
    <&mmcc 158>,
    <&mmcc 157>,
    <&mmcc 151>,
    <&mmcc 152>;
   clock-names = "top_ahb",
    "ispif_ahb",
    "csiphy0_timer",
    "csiphy1_timer",
    "csiphy2_timer",
    "csi0_ahb",
    "csi0",
    "csi0_phy",
    "csi0_pix",
    "csi0_rdi",
    "csi1_ahb",
    "csi1",
    "csi1_phy",
    "csi1_pix",
    "csi1_rdi",
    "csi2_ahb",
    "csi2",
    "csi2_phy",
    "csi2_pix",
    "csi2_rdi",
    "csi3_ahb",
    "csi3",
    "csi3_phy",
    "csi3_pix",
    "csi3_rdi",
    "ahb",
    "vfe0",
    "csi_vfe0",
    "vfe0_ahb",
    "vfe0_stream",
    "vfe1",
    "csi_vfe1",
    "vfe1_ahb",
    "vfe1_stream",
    "vfe_ahb",
    "vfe_axi";
   iommus = <&vfe_smmu 0>,
     <&vfe_smmu 1>,
     <&vfe_smmu 2>,
     <&vfe_smmu 3>;
   status = "disabled";
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci: cci@a0c000 {
   compatible = "qcom,msm8996-cci";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0xa0c000 0x1000>;
   interrupts = <0 295 1>;
   power-domains = <&mmcc 7>;
   clocks = <&mmcc 129>,
     <&mmcc 139>,
     <&mmcc 138>,
     <&mmcc 130>;
   clock-names = "camss_top_ahb",
          "cci_ahb",
          "cci",
          "camss_ahb";
   assigned-clocks = <&mmcc 139>,
       <&mmcc 138>;
   assigned-clock-rates = <80000000>, <37500000>;
   pinctrl-names = "default";
   pinctrl-0 = <&cci0_default &cci1_default>;
   status = "disabled";

   cci_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <400000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <400000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  adreno_smmu: iommu@b40000 {
   compatible = "qcom,msm8996-smmu-v2", "qcom,adreno-smmu", "qcom,smmu-v2";
   reg = <0x00b40000 0x10000>;

   #global-interrupts = <1>;
   interrupts = <0 334 4>,
         <0 329 4>,
         <0 330 4>;
   #iommu-cells = <1>;

   clocks = <&mmcc 104>,
     <&gcc 90>;
   clock-names = "iface", "bus";

   power-domains = <&mmcc 3>;
  };

  venus: video-codec@c00000 {
   compatible = "qcom,msm8996-venus";
   reg = <0x00c00000 0xff000>;
   interrupts = <0 287 4>;
   power-domains = <&mmcc 4>;
   clocks = <&mmcc 110>,
     <&mmcc 113>,
     <&mmcc 111>,
     <&mmcc 112>;
   clock-names = "core", "iface", "bus", "mbus";
   interconnects = <&mnoc 6 &bimc 4>,
     <&bimc 0 &mnoc 18>;
   interconnect-names = "video-mem", "cpu-cfg";
   iommus = <&venus_smmu 0x00>,
     <&venus_smmu 0x01>,
     <&venus_smmu 0x0a>,
     <&venus_smmu 0x07>,
     <&venus_smmu 0x0e>,
     <&venus_smmu 0x0f>,
     <&venus_smmu 0x08>,
     <&venus_smmu 0x09>,
     <&venus_smmu 0x0b>,
     <&venus_smmu 0x0c>,
     <&venus_smmu 0x0d>,
     <&venus_smmu 0x10>,
     <&venus_smmu 0x11>,
     <&venus_smmu 0x21>,
     <&venus_smmu 0x28>,
     <&venus_smmu 0x29>,
     <&venus_smmu 0x2b>,
     <&venus_smmu 0x2c>,
     <&venus_smmu 0x2d>,
     <&venus_smmu 0x31>;
   memory-region = <&venus_mem>;
   status = "disabled";

   video-decoder {
    compatible = "venus-decoder";
    clocks = <&mmcc 114>;
    clock-names = "core";
    power-domains = <&mmcc 5>;
   };

   video-encoder {
    compatible = "venus-encoder";
    clocks = <&mmcc 115>;
    clock-names = "core";
    power-domains = <&mmcc 6>;
   };
  };

  mdp_smmu: iommu@d00000 {
   compatible = "qcom,msm8996-smmu-v2", "qcom,smmu-v2";
   reg = <0x00d00000 0x10000>;

   #global-interrupts = <1>;
   interrupts = <0 73 4>,
         <0 320 4>,
         <0 321 4>;
   #iommu-cells = <1>;
   clocks = <&mmcc 91>,
     <&mmcc 92>;
   clock-names = "iface", "bus";

   power-domains = <&mmcc 13>;
  };

  venus_smmu: iommu@d40000 {
   compatible = "qcom,msm8996-smmu-v2", "qcom,smmu-v2";
   reg = <0x00d40000 0x20000>;
   #global-interrupts = <1>;
   interrupts = <0 286 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>;
   power-domains = <&mmcc 0>;
   clocks = <&mmcc 98>,
     <&mmcc 99>;
   clock-names = "iface", "bus";
   #iommu-cells = <1>;
   status = "okay";
  };

  vfe_smmu: iommu@da0000 {
   compatible = "qcom,msm8996-smmu-v2", "qcom,smmu-v2";
   reg = <0x00da0000 0x10000>;

   #global-interrupts = <1>;
   interrupts = <0 76 4>,
         <0 343 4>,
         <0 344 4>;
   power-domains = <&mmcc 2>;
   clocks = <&mmcc 78>,
     <&mmcc 79>;
   clock-names = "iface",
          "bus";
   #iommu-cells = <1>;
  };

  lpass_q6_smmu: iommu@1600000 {
   compatible = "qcom,msm8996-smmu-v2", "qcom,smmu-v2";
   reg = <0x01600000 0x20000>;
   #iommu-cells = <1>;
   power-domains = <&gcc 3>;

   #global-interrupts = <1>;
   interrupts = <0 404 4>,
                  <0 226 4>,
                  <0 393 4>,
                  <0 394 4>,
                  <0 395 4>,
                  <0 396 4>,
                  <0 397 4>,
                  <0 398 4>,
                  <0 399 4>,
                  <0 400 4>,
                  <0 401 4>,
                  <0 402 4>,
                  <0 403 4>;

   clocks = <&gcc 219>,
     <&gcc 220>;
   clock-names = "iface", "bus";
  };

  slpi_pil: remoteproc@1c00000 {
   compatible = "qcom,msm8996-slpi-pil";
   reg = <0x01c00000 0x4000>;

   interrupts-extended = <&intc 0 390 1>,
           <&slpi_smp2p_in 0 1>,
           <&slpi_smp2p_in 1 1>,
           <&slpi_smp2p_in 2 1>,
           <&slpi_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&xo_board>,
     <&rpmcc 64>;
   clock-names = "xo", "aggre2";

   memory-region = <&slpi_mem>;

   qcom,smem-states = <&slpi_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   power-domains = <&rpmpd 5>;
   power-domain-names = "ssc_cx";

   status = "disabled";

   smd-edge {
    interrupts = <0 176 1>;

    label = "dsps";
    mboxes = <&apcs_glb 25>;
    qcom,smd-edge = <3>;
    qcom,remote-pid = <3>;
   };
  };

  mss_pil: remoteproc@2080000 {
   compatible = "qcom,msm8996-mss-pil";
   reg = <0x2080000 0x100>,
         <0x2180000 0x020>;
   reg-names = "qdsp6", "rmb";

   interrupts-extended = <&intc 0 448 1>,
           <&mpss_smp2p_in 0 1>,
           <&mpss_smp2p_in 1 1>,
           <&mpss_smp2p_in 2 1>,
           <&mpss_smp2p_in 3 1>,
           <&mpss_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack",
       "shutdown-ack";

   clocks = <&gcc 222>,
     <&gcc 223>,
     <&gcc 157>,
     <&xo_board>,
     <&gcc 229>,
     <&gcc 224>,
     <&gcc 225>,
     <&rpmcc 2>,
     <&rpmcc 8>;
   clock-names = "iface", "bus", "mem", "xo", "gpll0_mss",
          "snoc_axi", "mnoc_axi", "pnoc", "qdss";

   resets = <&gcc 105>;
   reset-names = "mss_restart";

   power-domains = <&rpmpd 0>,
     <&rpmpd 3>;
   power-domain-names = "cx", "mx";

   qcom,smem-states = <&mpss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   qcom,halt-regs = <&tcsr_1 0x3000 0x5000 0x4000>;

   status = "disabled";

   mba {
    memory-region = <&mba_mem>;
   };

   mpss {
    memory-region = <&mpss_mem>;
   };

   smd-edge {
    interrupts = <0 449 1>;

    label = "mpss";
    mboxes = <&apcs_glb 12>;
    qcom,smd-edge = <0>;
    qcom,remote-pid = <1>;
   };
  };

  stm@3002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x3002000 0x1000>,
         <0x8280000 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint =
        <&funnel0_in>;
     };
    };
   };
  };

  tpiu@3020000 {
   compatible = "arm,coresight-tpiu", "arm,primecell";
   reg = <0x3020000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    port {
     tpiu_in: endpoint {
      remote-endpoint =
        <&replicator_out1>;
     };
    };
   };
  };

  funnel@3021000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3021000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in: endpoint {
      remote-endpoint =
        <&stm_out>;
     };
    };
   };

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in0>;
     };
    };
   };
  };

  funnel@3022000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3022000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;
     funnel1_in: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in1>;
     };
    };
   };
  };

  funnel@3023000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3023000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";


   out-ports {
    port {
     funnel2_out: endpoint {
      remote-endpoint =
        <&merge_funnel_in2>;
     };
    };
   };
  };

  funnel@3025000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3025000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint =
        <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint =
        <&funnel1_out>;
     };
    };

    port@2 {
     reg = <2>;
     merge_funnel_in2: endpoint {
      remote-endpoint =
        <&funnel2_out>;
     };
    };
   };

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint =
        <&etf_in>;
     };
    };
   };
  };

  replicator@3026000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x3026000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint =
        <&etf_out>;
     };
    };
   };

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     replicator_out0: endpoint {
      remote-endpoint =
        <&etr_in>;
     };
    };

    port@1 {
     reg = <1>;
     replicator_out1: endpoint {
      remote-endpoint =
        <&tpiu_in>;
     };
    };
   };
  };

  etf@3027000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x3027000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint =
        <&merge_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint =
        <&replicator_in>;
     };
    };
   };
  };

  etr@3028000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x3028000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint =
        <&replicator_out0>;
     };
    };
   };
  };

  debug@3810000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x3810000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU0>;
  };

  etm@3840000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x3840000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU0>;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint =
        <&apss_funnel0_in0>;
     };
    };
   };
  };

  debug@3910000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x3910000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU1>;
  };

  etm@3940000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x3940000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU1>;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint =
        <&apss_funnel0_in1>;
     };
    };
   };
  };

  funnel@39b0000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x39b0000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel0_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel0_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };
   };

   out-ports {
    port {
     apss_funnel0_out: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_in0>;
     };
    };
   };
  };

  debug@3a10000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x3a10000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU2>;
  };

  etm@3a40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x3a40000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU2>;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint =
        <&apss_funnel1_in0>;
     };
    };
   };
  };

  debug@3b10000 {
   compatible = "arm,coresight-cpu-debug", "arm,primecell";
   reg = <0x3b10000 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   cpu = <&CPU3>;
  };

  etm@3b40000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x3b40000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   cpu = <&CPU3>;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint =
        <&apss_funnel1_in1>;
     };
    };
   };
  };

  funnel@3bb0000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3bb0000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel1_in0: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel1_in1: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };
   };

   out-ports {
    port {
     apss_funnel1_out: endpoint {
      remote-endpoint =
        <&apss_merge_funnel_in1>;
     };
    };
   };
  };

  funnel@3bc0000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x3bc0000 0x1000>;

   clocks = <&rpmcc 8>, <&rpmcc 9>;
   clock-names = "apb_pclk", "atclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_merge_funnel_in0: endpoint {
      remote-endpoint =
        <&apss_funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_merge_funnel_in1: endpoint {
      remote-endpoint =
        <&apss_funnel1_out>;
     };
    };
   };

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint =
        <&funnel1_in>;
     };
    };
   };
  };

  kryocc: clock-controller@6400000 {
   compatible = "qcom,msm8996-apcc";
   reg = <0x06400000 0x90000>;

   clock-names = "xo";
   clocks = <&rpmcc 10>;

   #clock-cells = <1>;
  };

  usb3: usb@6af8800 {
   compatible = "qcom,msm8996-dwc3", "qcom,dwc3";
   reg = <0x06af8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   interrupts = <0 347 4>,
         <0 243 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq";

   clocks = <&gcc 81>,
     <&gcc 91>,
     <&gcc 210>,
     <&gcc 92>,
     <&gcc 93>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 93>,
       <&gcc 91>;
   assigned-clock-rates = <19200000>, <120000000>;

   interconnects = <&a2noc 0 &bimc 4>,
     <&bimc 0 &snoc 14>;
   interconnect-names = "usb-ddr", "apps-usb";

   power-domains = <&gcc 4>;
   status = "disabled";

   usb3_dwc3: usb@6a00000 {
    compatible = "snps,dwc3";
    reg = <0x06a00000 0xcc00>;
    interrupts = <0 131 4>;
    phys = <&hsusb_phy1>, <&ssusb_phy_0>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
   };
  };

  usb3phy: phy@7410000 {
   compatible = "qcom,msm8996-qmp-usb3-phy";
   reg = <0x07410000 0x1c4>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 94>,
    <&gcc 99>,
    <&gcc 213>;
   clock-names = "aux", "cfg_ahb", "ref";

   resets = <&gcc 103>,
    <&gcc 104>;
   reset-names = "phy", "common";
   status = "disabled";

   ssusb_phy_0: phy@7410200 {
    reg = <0x07410200 0x200>,
          <0x07410400 0x130>,
          <0x07410600 0x1a8>;
    #phy-cells = <0>;

    #clock-cells = <0>;
    clock-output-names = "usb3_phy_pipe_clk_src";
    clocks = <&gcc 95>;
    clock-names = "pipe0";
   };
  };

  hsusb_phy1: phy@7411000 {
   compatible = "qcom,msm8996-qusb2-phy";
   reg = <0x07411000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 99>,
    <&gcc 218>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 9>;
   nvmem-cells = <&qusb2p_hstx_trim>;
   status = "disabled";
  };

  hsusb_phy2: phy@7412000 {
   compatible = "qcom,msm8996-qusb2-phy";
   reg = <0x07412000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 99>,
    <&gcc 217>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 10>;
   nvmem-cells = <&qusb2s_hstx_trim>;
   status = "disabled";
  };

  sdhc1: mmc@7464900 {
   compatible = "qcom,msm8996-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x07464900 0x11c>, <0x07464000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 141 4>,
     <0 134 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clock-names = "iface", "core", "xo";
   clocks = <&gcc 101>,
    <&gcc 100>,
    <&rpmcc 10>;
   resets = <&gcc 12>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_state_on>;
   pinctrl-1 = <&sdc1_state_off>;

   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc2: mmc@74a4900 {
   compatible = "qcom,msm8996-sdhci", "qcom,sdhci-msm-v4";
   reg = <0x074a4900 0x314>, <0x074a4000 0x800>;
   reg-names = "hc", "core";

   interrupts = <0 125 4>,
          <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clock-names = "iface", "core", "xo";
   clocks = <&gcc 104>,
    <&gcc 103>,
    <&rpmcc 10>;
   resets = <&gcc 13>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc2_state_on>;
   pinctrl-1 = <&sdc2_state_off>;

   bus-width = <4>;
   status = "disabled";
   };

  blsp1_dma: dma-controller@7544000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07544000 0x2b000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 109>;
   clock-names = "bam_clk";
   qcom,controlled-remotely;
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart2: serial@7570000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x07570000 0x1000>;
   interrupts = <0 108 4>;
   clocks = <&gcc 116>,
     <&gcc 109>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  blsp1_spi1: spi@7575000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x07575000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 111>,
     <&gcc 109>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_spi1_default>;
   pinctrl-1 = <&blsp1_spi1_sleep>;
   dmas = <&blsp1_dma 12>, <&blsp1_dma 13>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c3: i2c@7577000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07577000 0x1000>;
   interrupts = <0 97 4>;
   clocks = <&gcc 118>,
     <&gcc 109>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c3_default>;
   pinctrl-1 = <&blsp1_i2c3_sleep>;
   dmas = <&blsp1_dma 16>, <&blsp1_dma 17>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_dma: dma-controller@7584000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07584000 0x2b000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 129>;
   clock-names = "bam_clk";
   qcom,controlled-remotely;
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp2_uart2: serial@75b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x075b0000 0x1000>;
   interrupts = <0 114 4>;
   clocks = <&gcc 136>,
     <&gcc 129>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp2_uart3: serial@75b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x075b1000 0x1000>;
   interrupts = <0 115 4>;
   clocks = <&gcc 139>,
     <&gcc 129>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp2_i2c1: i2c@75b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x075b5000 0x1000>;
   interrupts = <0 101 4>;
   clocks = <&gcc 132>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c1_default>;
   pinctrl-1 = <&blsp2_i2c1_sleep>;
   dmas = <&blsp2_dma 12>, <&blsp2_dma 13>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c2: i2c@75b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x075b6000 0x1000>;
   interrupts = <0 102 4>;
   clocks = <&gcc 135>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c2_default>;
   pinctrl-1 = <&blsp2_i2c2_sleep>;
   dmas = <&blsp2_dma 14>, <&blsp2_dma 15>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c3: i2c@75b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x075b7000 0x1000>;
   interrupts = <0 103 4>;
   clocks = <&gcc 138>,
     <&gcc 129>;
   clock-names = "core", "iface";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c3_default>;
   pinctrl-1 = <&blsp2_i2c3_sleep>;
   dmas = <&blsp2_dma 16>, <&blsp2_dma 17>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c5: i2c@75b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x75b9000 0x1000>;
   interrupts = <0 105 4>;
   clocks = <&gcc 144>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp2_i2c5_default>;
   dmas = <&blsp2_dma 20>, <&blsp2_dma 21>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c6: i2c@75ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x75ba000 0x1000>;
   interrupts = <0 106 4>;
   clocks = <&gcc 147>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c6_default>;
   pinctrl-1 = <&blsp2_i2c6_sleep>;
   dmas = <&blsp2_dma 22>, <&blsp2_dma 23>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_spi6: spi@75ba000{
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x075ba000 0x600>;
   interrupts = <0 106 4>;
   clocks = <&gcc 146>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_spi6_default>;
   pinctrl-1 = <&blsp2_spi6_sleep>;
   dmas = <&blsp2_dma 22>, <&blsp2_dma 23>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usb2: usb@76f8800 {
   compatible = "qcom,msm8996-dwc3", "qcom,dwc3";
   reg = <0x076f8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 85>,
    <&gcc 96>,
    <&gcc 98>,
    <&gcc 97>,
    <&gcc 99>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 98>,
       <&gcc 96>;
   assigned-clock-rates = <19200000>, <60000000>;

   power-domains = <&gcc 4>;
   qcom,select-utmi-as-pipe-clk;
   status = "disabled";

   usb2_dwc3: usb@7600000 {
    compatible = "snps,dwc3";
    reg = <0x07600000 0xcc00>;
    interrupts = <0 138 4>;
    phys = <&hsusb_phy2>;
    phy-names = "usb2-phy";
    maximum-speed = "high-speed";
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
   };
  };

  slimbam: dma-controller@9184000 {
   compatible = "qcom,bam-v1.7.0";
   qcom,controlled-remotely;
   reg = <0x09184000 0x32000>;
   num-channels = <31>;
   interrupts = <0 164 4>;
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,num-ees = <2>;
  };

  slim_msm: slim@91c0000 {
   compatible = "qcom,slim-ngd-v1.5.0";
   reg = <0x091c0000 0x2C000>;
   reg-names = "ctrl";
   interrupts = <0 163 4>;
   dmas = <&slimbam 3>, <&slimbam 4>,
    <&slimbam 5>, <&slimbam 6>;
   dma-names = "rx", "tx", "tx2", "rx2";
   #address-cells = <1>;
   #size-cells = <0>;
   ngd@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <1>;

    tasha_ifd: tas-ifd {
     compatible = "slim217,1a0";
     reg = <0 0>;
    };

    wcd9335: codec@1{
     pinctrl-0 = <&cdc_reset_active &wcd_intr_default>;
     pinctrl-names = "default";

     compatible = "slim217,1a0";
     reg = <1 0>;

     interrupt-parent = <&tlmm>;
     interrupts = <54 4>,
           <53 4>;
     interrupt-names = "intr1", "intr2";
     interrupt-controller;
     #interrupt-cells = <1>;
     reset-gpios = <&tlmm 64 1>;

     slim-ifc-dev = <&tasha_ifd>;

     #sound-dai-cells = <1>;
    };
   };
  };

  adsp_pil: remoteproc@9300000 {
   compatible = "qcom,msm8996-adsp-pil";
   reg = <0x09300000 0x80000>;

   interrupts-extended = <&intc 0 162 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 10>;
   clock-names = "xo";

   memory-region = <&adsp_mem>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   status = "disabled";

   smd-edge {
    interrupts = <0 156 1>;

    label = "lpass";
    mboxes = <&apcs_glb 8>;
    qcom,smd-edge = <1>;
    qcom,remote-pid = <2>;
    #address-cells = <1>;
    #size-cells = <0>;
    apr {
     power-domains = <&gcc 2>;
     compatible = "qcom,apr-v2";
     qcom,smd-channels = "apr_audio_svc";
     qcom,domain = <0x4>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6core {
      reg = <0x3>;
      compatible = "qcom,q6core";
     };

     q6afe: q6afe {
      compatible = "qcom,q6afe";
      reg = <0x4>;
      q6afedai: dais {
       compatible = "qcom,q6afe-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
       hdmi@1 {
        reg = <1>;
       };
      };
     };

     q6asm: q6asm {
      compatible = "qcom,q6asm";
      reg = <0x7>;
      q6asmdai: dais {
       compatible = "qcom,q6asm-dais";
       #address-cells = <1>;
       #size-cells = <0>;
       #sound-dai-cells = <1>;
       iommus = <&lpass_q6_smmu 1>;
      };
     };

     q6adm: q6adm {
      compatible = "qcom,q6adm";
      reg = <0x8>;
      q6routing: routing {
       compatible = "qcom,q6adm-routing";
       #sound-dai-cells = <0>;
      };
     };
    };

   };
  };

  apcs_glb: mailbox@9820000 {
   compatible = "qcom,msm8996-apcs-hmss-global";
   reg = <0x09820000 0x1000>;

   #mbox-cells = <1>;
  };

  timer@9840000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x09840000 0x1000>;
   clock-frequency = <19200000>;

   frame@9850000 {
    frame-number = <0>;
    interrupts = <0 31 4>,
          <0 30 4>;
    reg = <0x09850000 0x1000>,
          <0x09860000 0x1000>;
   };

   frame@9870000 {
    frame-number = <1>;
    interrupts = <0 32 4>;
    reg = <0x09870000 0x1000>;
    status = "disabled";
   };

   frame@9880000 {
    frame-number = <2>;
    interrupts = <0 33 4>;
    reg = <0x09880000 0x1000>;
    status = "disabled";
   };

   frame@9890000 {
    frame-number = <3>;
    interrupts = <0 34 4>;
    reg = <0x09890000 0x1000>;
    status = "disabled";
   };

   frame@98a0000 {
    frame-number = <4>;
    interrupts = <0 35 4>;
    reg = <0x098a0000 0x1000>;
    status = "disabled";
   };

   frame@98b0000 {
    frame-number = <5>;
    interrupts = <0 36 4>;
    reg = <0x098b0000 0x1000>;
    status = "disabled";
   };

   frame@98c0000 {
    frame-number = <6>;
    interrupts = <0 37 4>;
    reg = <0x098c0000 0x1000>;
    status = "disabled";
   };
  };

  saw3: syscon@9a10000 {
   compatible = "syscon";
   reg = <0x09a10000 0x1000>;
  };

  intc: interrupt-controller@9bc0000 {
   compatible = "qcom,msm8996-gic-v3", "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x40000>;
   reg = <0x09bc0000 0x10000>,
         <0x09c00000 0x100000>;
   interrupts = <1 9 4>;
  };
 };

 sound: sound {
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpu1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpu2_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  m4m-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    m4m_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  l3-or-venus-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    l3_or_venus_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-l2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cluster0_l2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster1-l2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cluster1_l2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-dsp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    q6_dsp_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modemtx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    modemtx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };
};
# 9 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 3 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm8994.dtsi" 2

/ {
 thermal-zones {
  pm8994-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm8994_temp>;

   trips {
    pm8994_alert0: pm8994-alert0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm8994_crit: pm8994-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8994_pon: pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

   pm8994_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm8994_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm8994_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8994_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@7 {
    reg = <0x07>;
    qcom,pre-scaling = <1 3>;
    label = "vph_pwr";
   };
   adc-chan@8 {
    reg = <0x08>;
    label = "die_temp";
   };
   adc-chan@9 {
    reg = <0x09>;
    label = "ref_625mv";
   };
   adc-chan@a {
    reg = <0x0a>;
    label = "ref_1250mv";
   };
   adc-chan@e {
    reg = <0x0e>;
   };
   adc-chan@f {
    reg = <0x0f>;
   };
  };

  pm8994_gpios: gpios@c000 {
   compatible = "qcom,pm8994-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8994_gpios 0 0 22>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8994_mpps: mpps@a000 {
   compatible = "qcom,pm8994-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pm8994_mpps 0 0 8>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8994_lpg: pwm {
   compatible = "qcom,pm8994-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };

  pm8994_spmi_regulators: regulators {
   compatible = "qcom,pm8994-regulators";
  };
 };
};
# 10 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8994.dtsi" 1




&spmi_bus {

 pmic@2 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8994_gpios: gpios@c000 {
   compatible = "qcom,pmi8994-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmi8994_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pmi8994_mpps: mpps@a000 {
   compatible = "qcom,pmi8994-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   gpio-ranges = <&pmi8994_mpps 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8994_lpg: pwm {
   compatible = "qcom,pmi8994-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };

  pmi8994_spmi_regulators: regulators {
   compatible = "qcom,pmi8994-regulators";
   #address-cells = <1>;
   #size-cells = <1>;
  };

  pmi8994_wled: wled@d800 {
   compatible = "qcom,pmi8994-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <3 0xd8 0x02 1>;
   interrupt-names = "short";
   qcom,cabc;
   qcom,external-pfet;
   status = "disabled";
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-common.dtsi" 2

/ {
 clocks {
  compatible = "simple-bus";

  divclk1_cdc: divclk1 {
   compatible = "gpio-gate-clock";
   clocks = <&rpmcc 46>;
   #clock-cells = <0>;
   enable-gpios = <&pm8994_gpios 15 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&divclk1_default>;
  };

  divclk4: divclk4 {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "divclk4";

   pinctrl-names = "default";
   pinctrl-0 = <&divclk4_pin_a>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-vol-up {
   label = "Volume Up";
   gpios = <&pm8994_gpios 2 1>;
   linux,code = <115>;
   wakeup-source;
   debounce-interval = <15>;
  };

  key-dome {
   label = "Home";
   gpios = <&tlmm 34 1>;
   linux,code = <102>;
   wakeup-source;
   debounce-interval = <15>;
  };
 };

 irled {
  compatible = "pwm-ir-tx";
  pwms = <&pm8994_lpg 1 1000000>;

  pinctrl-names = "default";
  pinctrl-0 = <&irled_default>;
 };

 reserved-memory {
  memory@88800000 {
   reg = <0x0 0x88800000 0x0 0x1400000>;
   no-map;
  };


  /delete-node/ mpss@88800000;
  mpss_mem: mpss@89c00000 {
   reg = <0x0 0x89c00000 0x0 0x6200000>;
   no-map;
  };

  /delete-node/ adsp@8ea00000;
  adsp_mem: adsp@8fe00000 {
   reg = <0x0 0x8fe00000 0x0 0x1b00000>;
   no-map;
  };

  /delete-node/ slpi@90500000;
  slpi_mem: slpi@91900000 {
   reg = <0x0 0x91900000 0x0 0xa00000>;
   no-map;
  };

  /delete-node/ gpu@90f00000;
  gpu_mem: gpu@92300000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x92300000 0x0 0x2000>;
   no-map;
  };

  /delete-node/ venus@91000000;
  venus_mem: venus@92400000 {
   reg = <0x0 0x92400000 0x0 0x500000>;
   no-map;
  };

  ramoops@92900000 {
   compatible = "ramoops";
   reg = <0x0 0x92900000 0x0 0x100000>;
   no-map;

   record-size = <0x8000>;
   console-size = <0x80000>;
   ftrace-size = <0x20000>;
   pmsg-size = <0x40000>;
  };

  /delete-node/ rmtfs;
  rmtfs@f6c00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0 0xf6c00000 0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  /delete-node/ mba@91500000;
  mba_mem: mba@f6f00000 {
   reg = <0x0 0xf6f00000 0x0 0x100000>;
   no-map;
  };
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3800000>;
  regulator-max-microvolt = <3800000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_3v2_tp: vdd-3v2-tp {
  compatible = "regulator-fixed";
  regulator-name = "vdd_3v2_tp";
  regulator-min-microvolt = <3200000>;
  regulator-max-microvolt = <3200000>;
  startup-delay-us = <4000>;
  vin-supply = <&vph_pwr>;

  gpio = <&tlmm 73 0>;
  enable-active-high;
 };

 vdd_3v3: rome-vreg {
  compatible = "regulator-fixed";
  regulator-name = "vdd_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <4000>;
  vin-supply = <&vph_pwr_bbyp>;

  gpio = <&pm8994_gpios 9 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&rome_enable_default>;


  regulator-always-on;
 };


 wlan_en: wlan-en-1-8v {
  compatible = "regulator-fixed";
  regulator-name = "wlan-en-regulator";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&pm8994_gpios 8 0>;

  startup-delay-us = <70000>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&wlan_en_default>;
 };
};

&adsp_pil {
 status = "okay";
};

&blsp2_i2c2 {
 status = "okay";
 label = "NFC_I2C";
 clock-frequency = <400000>;

 nfc: pn548@28 {
  compatible = "nxp,nxp-nci-i2c";

  reg = <0x28>;

  interrupt-parent = <&tlmm>;
  interrupts = <9 4>;

  enable-gpios = <&tlmm 12 0>;
  firmware-gpios = <&tlmm 21 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&nfc_default>;
 };
};

&blsp2_i2c3 {
 status = "okay";
 label = "TYPEC_I2C";

 typec: tusb320l@47 {
  compatible = "ti,tusb320l";
  reg = <0x47>;
  interrupt-parent = <&tlmm>;
  interrupts = <63 1>;
 };
};

&blsp2_i2c6 {
 status = "okay";
 label = "MSM_TS_I2C";
};

&blsp1_uart2 {
 status = "okay";
 label = "QCA_UART";

 bluetooth: qca6174a {
  compatible = "qcom,qca6174-bt";

  enable-gpios = <&pm8994_gpios 19 0>;
  clocks = <&divclk4>;
 };
};

&dsi0 {
 status = "okay";

 vdd-supply = <&vreg_l2a_1p25>;
 vddio-supply = <&vreg_l14a_1p8>;

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&mdss_dsi_default &mdss_te_default>;
 pinctrl-1 = <&mdss_dsi_sleep &mdss_te_sleep>;
};

&dsi0_out {
 status = "okay";

 data-lanes = <0 1 2 3>;
};

&dsi0_phy {
 status = "okay";

 vcca-supply = <&vreg_l28a_0p925>;
};

&gpu {
 status = "okay";
};

&mdss {
 status = "okay";
};

&mmcc {
 vdd-gfx-supply = <&vdd_gfx>;
};

&mss_pil {
 status = "okay";

 pll-supply = <&vreg_l12a_1p8>;
};

&pcie0 {
 status = "okay";


 vddpe-3v3-supply = <&wlan_en>;
 vdda-supply = <&vreg_l28a_0p925>;

 perst-gpios = <&tlmm 35 1>;
 wake-gpios = <&tlmm 37 0>;
};

&pcie_phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l28a_0p925>;
 vdda-pll-supply = <&vreg_l12a_1p8>;
};

&pm8994_resin {
 status = "okay";

 linux,code = <114>;
};

&pm8994_lpg {
 status = "okay";

 qcom,power-source = <1>;
};

&pmi8994_lpg {
 status = "okay";

 qcom,power-source = <1>;

 multi-led {
  color = <9>;
  function = "status";

  #address-cells = <1>;
  #size-cells = <0>;

  led@1 {
   reg = <1>;
   color = <3>;
  };

  led@2 {
   reg = <2>;
   color = <2>;
  };

  led@3 {
   reg = <3>;
   color = <1>;
  };
 };
};

&slpi_pil {
 status = "okay";

 px-supply = <&vreg_lvs2a_1p8>;
};

&usb3 {
 status = "okay";
 extcon = <&typec>;

 qcom,select-utmi-as-pipe-clk;
};

&usb3_dwc3 {
 extcon = <&typec>;


 phys = <&hsusb_phy1>;
 phy-names = "usb2-phy";

 maximum-speed = "high-speed";
 snps,is-utmi-l1-suspend;
 snps,usb2-gadget-lpm-disable;
 snps,hird-threshold = /bits/ 8 <0>;
};

&hsusb_phy1 {
 status = "okay";
 extcon = <&typec>;

 vdda-pll-supply = <&vreg_l12a_1p8>;
 vdda-phy-dpdm-supply = <&vreg_l24a_3p075>;
};

&ufshc {
 status = "okay";

 vcc-supply = <&vreg_l20a_2p95>;
 vccq-supply = <&vreg_l25a_1p2>;
 vccq2-supply = <&vreg_s4a_1p8>;

 vcc-max-microamp = <600000>;
 vccq-max-microamp = <450000>;
 vccq2-max-microamp = <450000>;
};

&ufsphy {
 status = "okay";

 vdda-phy-supply = <&vreg_l28a_0p925>;
 vdda-pll-supply = <&vreg_l12a_1p8>;
 vddp-ref-clk-supply = <&vreg_l25a_1p2>;
};

&venus {
 status = "okay";
};

&wcd9335 {
 clock-names = "mclk", "slimbus";
 clocks = <&divclk1_cdc>,
   <&rpmcc 10>;

 vdd-buck-supply = <&vreg_s4a_1p8>;
 vdd-buck-sido-supply = <&vreg_s4a_1p8>;
 vdd-rx-supply = <&vreg_s4a_1p8>;
 vdd-tx-supply = <&vreg_s4a_1p8>;
 vdd-vbat-supply = <&vph_pwr>;
 vdd-micbias-supply = <&vph_pwr_bbyp>;
 vdd-io-supply = <&vreg_s4a_1p8>;
};

&rpm_requests {
 pm8994-regulators {
  compatible = "qcom,rpm-pm8994-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;
  vdd_s5-supply = <&vph_pwr>;
  vdd_s6-supply = <&vph_pwr>;
  vdd_s7-supply = <&vph_pwr>;
  vdd_s8-supply = <&vph_pwr>;
  vdd_s9-supply = <&vph_pwr>;
  vdd_s10-supply = <&vph_pwr>;
  vdd_s11-supply = <&vph_pwr>;
  vdd_s12-supply = <&vph_pwr>;
  vdd_l1-supply = <&vreg_s1b_1p025>;
  vdd_l2_l26_l28-supply = <&vreg_s3a_1p3>;
  vdd_l3_l11-supply = <&vreg_s3a_1p3>;
  vdd_l4_l27_l31-supply = <&vreg_s3a_1p3>;
  vdd_l5_l7-supply = <&vreg_s5a_2p15>;
  vdd_l6_l12_l32-supply = <&vreg_s5a_2p15>;
  vdd_l8_l16_l30-supply = <&vph_pwr>;
  vdd_l9_l10_l18_l22-supply = <&vph_pwr_bbyp>;
  vdd_l13_l19_l23_l24-supply = <&vph_pwr_bbyp>;
  vdd_l14_l15-supply = <&vreg_s5a_2p15>;
  vdd_l17_l29-supply = <&vph_pwr_bbyp>;
  vdd_l20_l21-supply = <&vph_pwr_bbyp>;
  vdd_l25-supply = <&vreg_s3a_1p3>;
  vdd_lvs1_2-supply = <&vreg_s4a_1p8>;

  vreg_s3a_1p3: s3 {
   regulator-name = "vreg_s3a_1p3";
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;


   regulator-always-on;
  };
  vreg_s4a_1p8: s4 {
   regulator-name = "vreg_s4a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-allow-set-load;


   regulator-always-on;
  };
  vreg_s5a_2p15: s5 {
   regulator-name = "vreg_s5a_2p15";
   regulator-min-microvolt = <2150000>;
   regulator-max-microvolt = <2150000>;
  };
  vreg_s7a_0p8: s7 {
   regulator-name = "vreg_s7a_0p8";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
  };
  vreg_l1a_1p0: l1 {
   regulator-name = "vreg_l1a_1p0";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };
  vreg_l2a_1p25: l2 {
   regulator-name = "vreg_l2a_1p25";
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1250000>;
  };
  vreg_l4a_1p225: l4 {
   regulator-name = "vreg_l4a_1p225";
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
  };
  vreg_l6a_1p8: l6 {
   regulator-name = "vreg_l6a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l8a_1p8: l8 {
   regulator-name = "vreg_l8a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l9a_1p8: l9 {
   regulator-name = "vreg_l9a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l10a_1p8: l10 {
   regulator-name = "vreg_l10a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l12a_1p8: l12 {
   regulator-name = "vreg_l12a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-allow-set-load;
  };
  vreg_l13a_2p95: l13 {
   regulator-name = "vreg_l13a_2p95";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };
  vreg_l14a_1p8: l14 {
   regulator-name = "vreg_l14a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l15a_1p8: l15 {
   regulator-name = "vreg_l15a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_l16a_2p7: l16 {
   regulator-name = "vreg_l16a_2p7";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
  };
  vreg_l19a_3p3: l19 {
   regulator-name = "vreg_l19a_3p3";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
  };
  vreg_l20a_2p95: l20 {
   regulator-name = "vreg_l20a_2p95";
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
  };
  vreg_l21a_2p95: l21 {
   regulator-name = "vreg_l21a_2p95";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
  };
  vreg_l23a_2p8: l23 {
   regulator-name = "vreg_l23a_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };
  vreg_l24a_3p075: l24 {
   regulator-name = "vreg_l24a_3p075";
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
  };
  vreg_l25a_1p2: l25 {
   regulator-name = "vreg_l25a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-allow-set-load;
  };
  vreg_l27a_1p2: l27 {
   regulator-name = "vreg_l27a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };
  vreg_l28a_0p925: l28 {
   regulator-name = "vreg_l28a_0p925";
   regulator-min-microvolt = <925000>;
   regulator-max-microvolt = <925000>;
   regulator-allow-set-load;
  };
  vreg_l30a_1p8: l30 {
   regulator-name = "vreg_l30a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;


   regulator-always-on;
  };
  vreg_l32a_1p8: l32 {
   regulator-name = "vreg_l32a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_lvs1a_1p8: lvs1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  vreg_lvs2a_1p8: lvs2 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 pmi8994-regulators {
  compatible = "qcom,rpm-pmi8994-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_bst_byp-supply = <&vph_pwr>;

  vreg_s1b_1p025: s1 {
   regulator-name = "vreg_s1b_1p025";
   regulator-min-microvolt = <1025000>;
   regulator-max-microvolt = <1025000>;
  };

  vph_pwr_bbyp: boost-bypass {
   regulator-name = "vph_pwr_bbyp";
   regulator-min-microvolt = <3150000>;
   regulator-max-microvolt = <3600000>;
  };
 };
};

&pm8994_spmi_regulators {
 qcom,saw-reg = <&saw3>;
 s8 {
  qcom,saw-slave;
 };
 s9 {
  qcom,saw-slave;
 };
 s10 {
  qcom,saw-slave;
 };
 vreg_apc_0p8: s11 {
  qcom,saw-leader;
  regulator-name = "vreg_apc_0p8";
  regulator-min-microvolt = <470000>;
  regulator-max-microvolt = <1140000>;
  regulator-max-step-microvolt = <150000>;
  regulator-always-on;
 };
};

&pmi8994_spmi_regulators {
 vdd_gfx: s2 {
  regulator-name = "vdd_gfx";
  regulator-min-microvolt = <400000>;
  regulator-max-microvolt = <1015000>;
  regulator-enable-ramp-delay = <500>;
 };
};

&pm8994_gpios {
 irled_default: irled-default-state {
  pins = "gpio5";
  function = "func1";
  output-low;
  qcom,drive-strength = <1>;
  power-source = <2>;
  bias-disable;
 };

 wlan_en_default: wlan-en-state {
  pins = "gpio8";
  function = "normal";
  output-low;
  qcom,drive-strength = <3>;
  power-source = <2>;
  bias-disable;
 };

 rome_enable_default: rome-enable-state {
  pins = "gpio9";
  function = "normal";
  output-high;
  qcom,drive-strength = <3>;
  power-source = <0>;
 };

 divclk1_default: divclk1-state {
  pins = "gpio15";
  function = "func1";
  bias-disable;
  power-source = <2>;
  qcom,drive-strength = <3>;
 };

 divclk4_pin_a: divclk4-state {
  pins = "gpio18";
  function = "func2";
  bias-disable;
  power-source = <2>;
 };
};

&tlmm {
 mdss_dsi_default: mdss_dsi_default {
  pins = "gpio8";
  function = "gpio";
  drive-strength = <8>;
  bias-disable;
 };

 mdss_dsi_sleep: mdss_dsi_sleep {
  pins = "gpio8";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-down;
 };

 mdss_te_default: mdss_te_default {
  pins = "gpio10";
  function = "mdp_vsync";
  drive-strength = <2>;
  bias-pull-down;
 };

 mdss_te_sleep: mdss_te_sleep {
  pins = "gpio10";
  function = "mdp_vsync";
  drive-strength = <2>;
  bias-pull-down;
 };

 nfc_default: nfc_default {
  pins = "gpio12", "gpio21";
  function = "gpio";
  drive-strength = <16>;
  bias-pull-up;
 };
};
# 9 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmi8996.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/pmi8996.dtsi"
/ {
 qcom,pmic-id = <0x20009 0x10013 0 0>;
};
# 10 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 8 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 2
# 11 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6asm.h" 1
# 12 "arch/arm64/boot/dts/qcom/msm8996-xiaomi-natrium.dts" 2

/ {
 model = "Xiaomi Mi 5s Plus";
 compatible = "xiaomi,natrium", "qcom,msm8996";
 chassis-type = "handset";
 qcom,msm-id = <305 0x10000>;
 qcom,board-id = <47 0>;
};

&adsp_pil {
 firmware-name = "qcom/msm8996/natrium/adsp.mbn";
};

&blsp2_i2c6 {
 touchscreen@20 {
  compatible = "syna,rmi4-i2c";
  reg = <0x20>;
  interrupt-parent = <&tlmm>;
  interrupts = <125 8>;
  vdd-supply = <&vdd_3v2_tp>;
  syna,reset-delay-ms = <200>;
  syna,startup-delay-ms = <5>;

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&touchscreen_default>;
  pinctrl-1 = <&touchscreen_sleep>;
 };
};

&dsi0 {
 status = "okay";

 vdda-supply = <&vreg_l2a_1p25>;
 vcca-supply = <&vreg_l28a_0p925>;

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&mdss_dsi_default &mdss_te_default>;
 pinctrl-1 = <&mdss_dsi_sleep &mdss_te_sleep>;

 panel: panel@0 {
  compatible = "jdi,fhd-r63452";
  reg = <0>;
  reset-gpios = <&tlmm 8 1>;
  backlight = <&pmi8994_wled>;

  port {
   panel_in: endpoint {
    remote-endpoint = <&dsi0_out>;
   };
  };
 };
};

&dsi0_out {
 remote-endpoint = <&panel_in>;
};

&gpu {
 zap-shader {
  firmware-name = "qcom/msm8996/natrium/a530_zap.mbn";
 };
};

&mss_pil {
 firmware-name = "qcom/msm8996/natrium/mba.mbn",
   "qcom/msm8996/natrium/modem.mbn";
};

&pmi8994_wled {
 status = "okay";

 qcom,enabled-strings = <0 1>;
 qcom,switching-freq = <600>;
};

&q6asmdai {
 dai@0 {
  reg = <0>;
 };

 dai@1 {
  reg = <1>;
 };

 dai@2 {
  reg = <2>;
 };
};

&slpi_pil {
 firmware-name = "qcom/msm8996/natrium/slpi.mbn";
};

&sound {
 compatible = "qcom,apq8096-sndcard";
 model = "natrium";
 audio-routing = "RX_BIAS", "MCLK";

 mm1-dai-link {
  link-name = "MultiMedia1";
  cpu {
   sound-dai = <&q6asmdai 0>;
  };
 };

 mm2-dai-link {
  link-name = "MultiMedia2";
  cpu {
   sound-dai = <&q6asmdai 1>;
  };
 };

 mm3-dai-link {
  link-name = "MultiMedia3";
  cpu {
   sound-dai = <&q6asmdai 2>;
  };
 };

 slim-dai-link {
  link-name = "SLIM Playback";
  cpu {
   sound-dai = <&q6afedai 14>;
  };

  platform {
   sound-dai = <&q6routing>;
  };

  codec {
   sound-dai = <&wcd9335 6>;
  };
 };

 slimcap-dai-link {
  link-name = "SLIM Capture";
  cpu {
   sound-dai = <&q6afedai 3>;
  };

  platform {
   sound-dai = <&q6routing>;
  };

  codec {
   sound-dai = <&wcd9335 1>;
  };
 };
};

&venus {
 firmware-name = "qcom/msm8996/natrium/venus.mbn";
};

&rpm_requests {
 pm8994-regulators {
  vreg_l3a_0p875: l3 {
   regulator-name = "vreg_l3a_0p875";
   regulator-min-microvolt = <850000>;
   regulator-max-microvolt = <1300000>;
  };
  vreg_l11a_1p1: l11 {
   regulator-name = "vreg_l11a_1p1";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
  };
  vreg_l17a_2p8: l17 {
   regulator-name = "vreg_l17a_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };
  vreg_l18a_2p8: l18 {
   regulator-name = "vreg_l18a_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };
  vreg_l29a_2p8: l29 {
   regulator-name = "vreg_l29a_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };
 };
};

&pm8994_gpios {
 gpio-line-names =
  "NC",
  "VOL_UP_N",
  "SPKR_ID",
  "PWM_HAPTICS",
  "INFARED_DRV",
  "NC",
  "KEYPAD_LED_EN_A",
  "WL_EN",
  "3P3_ENABLE",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "DIVCLK1_CDC",
  "DIVCLK2_HAPTICS",
  "NC",
  "32KHz_CLK_IN",
  "BT_EN",
  "PMIC_SLB",
  "UIM_BATT_ALARM",
  "NC";
};

&pm8994_mpps {
 gpio-line-names =
  "NC",
  "CCI_TIMER1",
  "PMIC_SLB",
  "EXT_FET_WLED_PWR_EN_N",
  "NC",
  "NC",
  "NC",
  "NC";
};

&pmi8994_gpios {
 gpio-line-names =
  "NC",
  "SPKR_PA_EN",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC";
};

&tlmm {
 gpio-line-names =
  "ESE_SPI_MOSI",
  "ESE_SPI_MISO",
  "NC",
  "ESE_SPI_CLK",
  "MSM_UART_TX",
  "MSM_UART_RX",
  "NFC_I2C_SDA",
  "NFC_I2C_SCL",
  "LCD0_RESET_N",
  "NFC_IRQ",
  "LCD_TE",
  "LCD_ID_DET1",
  "NFC_DISABLE",
  "CAM_MCLK0",
  "CAM_MCLK1",
  "CAM_MCLK2",
  "ESE_PWR_REQ",
  "CCI_I2C_SDA0",
  "CCI_I2C_SCL0",
  "CCI_I2C_SDA1",
  "CCI_I2C_SCL1",
  "NFC_DWL_REQ",
  "CCI_TIMER1",
  "WEBCAM1_RESET_N",
  "ESE_IRQ",
  "NC",
  "WEBCAM1_STANDBY",
  "NC",
  "NC",
  "NC",
  "CAM_VDD_1P2_EN_2",
  "CAM_RESET_0",
  "CAM_RESET_1",
  "NC",
  "NC",
  "PCI_E0_RST_N",
  "PCI_E0_CLKREQ_N",
  "PCI_E0_WAKE",
  "CHARGER_INT",
  "CHARGER_RESET",
  "NC",
  "QCA_UART_TXD",
  "QCA_UART_RXD",
  "QCA_UART_CTS",
  "QCA_UART_RTS",
  "MAWC_UART_TX",
  "MAWC_UART_RX",
  "NC",
  "NC",
  "NC",
  "FP_SPI_RST",
  "TYPEC_I2C_SDA",
  "TYPEC_I2C_SCL",
  "CODEC_INT2_N",
  "CODEC_INT1_N",
  "APPS_I2C7_SDA",
  "APPS_I2C7_SCL",
  "FORCE_USB_BOOT",
  "NC",
  "NC",
  "NC",
  "NC",
  "ESE_RSTN",
  "TYPEC_INT",
  "CODEC_RESET_N",
  "PCM_CLK",
  "PCM_SYNC",
  "PCM_DIN",
  "PCM_DOUT",
  "CDC_44K1_CLK",
  "SLIMBUS_CLK",
  "SLIMBUS_DATA0",
  "SLIMBUS_DATA1",
  "LDO_5V_IN_EN",
  "TYPEC_EN_N",
  "NC",
  "NC",
  "NC",
  "NC",
  "NC",
  "SENSOR_RESET_N",
  "FP_SPI_MOSI",
  "FP_SPI_MISO",
  "FP_SPI_CS_N",
  "FP_SPI_CLK",
  "NC",
  "CAM_VDD_1P2_EN",
  "MSM_TS_I2C_SDA",
  "MSM_TS_I2C_SCL",
  "TS_RESOUT_N",
  "ESE_SPI_CS_N",
  "NC",
  "CAM2_AVDD_EN",
  "CAM2_VCM_EN",
  "NC",
  "NC",
  "NC",
  "GRFC_0",
  "GRFC_1",
  "NC",
  "GRFC_3",
  "GRFC_4",
  "GRFC_5",
  "NC",
  "GRFC_7",
  "UIM2_DATA",
  "UIM2_CLK",
  "UIM2_RESET",
  "UIM2_PRESENT",
  "UIM1_DATA",
  "UIM1_CLK",
  "UIM1_RESET",
  "UIM1_PRESENT",
  "UIM_BATT_ALARM",
  "GRFC_8",
  "GRFC_9",
  "TX_GTR_THRES",
  "ACCEL_INT",
  "GYRO_INT",
  "COMPASS_INT",
  "PROXIMITY_INT_N",
  "FP_IRQ",
  "P_SENSE",
  "HALL_INTR2",
  "HALL_INTR1",
  "TS_INT_N",
  "NC",
  "GRFC_11",
  "NC",
  "EXT_GPS_LNA_EN",
  "NC",
  "LCD_ID_DET2",
  "LCD_TE2",
  "GRFC_14",
  "GSM_TX2_PHASE_D",
  "NC",
  "GRFC_15",
  "RFFE3_DATA",
  "RFFE3_CLK",
  "NC",
  "NC",
  "RFFE5_DATA",
  "RFFE5_CLK",
  "NC",
  "COEX_UART_TX",
  "COEX_UART_RX",
  "RFFE2_DATA",
  "RFFE2_CLK",
  "RFFE1_DATA",
  "RFFE1_CLK";

 touchscreen_default: touchscreen-default {
  pins = "gpio89", "gpio125";
  function = "gpio";
  drive-strength = <10>;
  bias-pull-up;
 };

 touchscreen_sleep: touchscreen-sleep {
  pins = "gpio89", "gpio125";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };
};
