
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035081                       # Number of seconds simulated
sim_ticks                                 35081273418                       # Number of ticks simulated
final_tick                               561385323426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263368                       # Simulator instruction rate (inst/s)
host_op_rate                                   340833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2883911                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913824                       # Number of bytes of host memory used
host_seconds                                 12164.48                       # Real time elapsed on the host
sim_insts                                  3203734735                       # Number of instructions simulated
sim_ops                                    4146059731                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1864576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2133504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4515328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1043584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1043584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16668                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35276                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8153                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8153                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14580086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53150180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60816036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128710493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29747609                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29747609                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29747609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14580086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53150180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60816036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              158458102                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13456485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261199                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171235366                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701556                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5202158                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83846699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46716572     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028274      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572626      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166357      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219442      2.65%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173136      2.59%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311448      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796590      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862254     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83846699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035421                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598966                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5430570                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451415                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517853                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205066681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463741                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489589                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2237061                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742055                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198994715                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151748                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279061844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926321769                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926321769                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107071412                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140119                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2962555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185524654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61795004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189116074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83846699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30169145     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16652999     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12181690     14.53%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8020295      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047959      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3899322      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3441020      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       647539      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83846699                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160072     14.10%     85.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167071     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001424     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872390      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14566833      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7780709      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135452                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381753452                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247354276                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144144473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149373895                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252940                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48563                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185558899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       637601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247189                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145519326                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719109                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690261                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7592992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144206735                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144144473                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93402951                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352656                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294929                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74998812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28869084     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391202     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8080375     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528658      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3840156      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715034      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1642112      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119768      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3812423      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74998812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3812423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256745470                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379971763                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560138                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491108                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514532                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29905988                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26149200                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1893743                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14965996                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14384767                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2150469                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        59695                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35268782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166407265                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29905988                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16535236                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34257162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9297123                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4238909                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17387111                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       752477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81157459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46900297     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1697274      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3104800      3.83%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2913377      3.59%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4797920      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4995974      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1182038      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          890141      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14675638     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81157459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355483                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978030                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36383181                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4102715                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33152550                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       131845                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7387163                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3249897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5458                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186163784                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7387163                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37908366                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1546077                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       454877                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31745637                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2115335                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181279381                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        723012                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       854826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    240656849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    825121395                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    825121395                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156660887                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        83995948                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21368                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10438                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5657814                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     27923772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6060492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       100212                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1839302                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171571624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        20859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144856258                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193390                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     51409140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    141139710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81157459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841700                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28190015     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15174526     18.70%     53.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13078233     16.11%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8077426      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8473431     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4974641      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2201919      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       583599      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       403669      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81157459                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570027     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183864     21.35%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       107310     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113586210     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1139932      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10422      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     24961562     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5158132      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144856258                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721860                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             861201                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    371924566                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223002076                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140137013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145717459                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       353189                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7966996                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          896                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1483199                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7387163                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         925595                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61726                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171592484                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       198951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     27923772                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6060492                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10437                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          453                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1011605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1112707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2124312                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142153653                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     23992989                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2702605                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29023416                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21488085                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5030427                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689735                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140294223                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140137013                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86090800                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        210033015                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665764                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409892                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105270787                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119568479                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52024669                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        20844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1898751                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73770296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     33999128     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15611888     21.16%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8741844     11.85%     79.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2957334      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2831596      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1172702      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3158623      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       918179      1.24%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4379002      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73770296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105270787                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119568479                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              24534069                       # Number of memory references committed
system.switch_cpus1.commit.loads             19956776                       # Number of loads committed
system.switch_cpus1.commit.membars              10422                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18725414                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104372172                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1615019                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4379002                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           240984442                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350579626                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2970296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105270787                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119568479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105270787                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799156                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799156                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.251321                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.251321                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657650600                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183641306                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191948574                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         20844                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29614249                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24068412                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2019268                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12353052                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11557381                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3122317                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85283                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29702302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164211452                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29614249                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14679698                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36118859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10853324                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6772021                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14547427                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       868714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81382037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45263178     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3175164      3.90%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2562257      3.15%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6237181      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1688025      2.07%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2170831      2.67%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1569351      1.93%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          878966      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17837084     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81382037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.352015                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951930                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31075043                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6590127                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34732586                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235544                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8748734                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5058216                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40437                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196338635                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78424                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8748734                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33353020                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1388291                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1839147                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32635952                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3416890                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189407224                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31279                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1416630                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1060639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1798                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    265160629                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884194207                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884194207                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162501686                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102658939                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39033                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22116                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9370616                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17665766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8989951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141681                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2908669                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179107243                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142248707                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276875                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61904209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    189094869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81382037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747913                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28649606     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17405965     21.39%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11388056     13.99%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8426858     10.35%     80.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7250209      8.91%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3757251      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3215677      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       602417      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       685998      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81382037                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         832536     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170252     14.54%     85.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168379     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118529523     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2025314      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15741      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14112801      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7565328      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142248707                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690865                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1171176                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    367327502                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    241049725                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138630599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143419883                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       533149                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6970772                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2672                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          618                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2301167                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8748734                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         576223                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78081                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179144900                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       387310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17665766                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8989951                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21917                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          618                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1205321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1138640                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2343961                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139991153                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13245252                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2257554                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20611371                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19749784                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7366119                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.664031                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138722088                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138630599                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90347467                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255104347                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647858                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354159                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95200658                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116915861                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62229874                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023947                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     72633302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609673                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28621025     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19956330     27.48%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8117498     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4563407      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3730909      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1511422      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1802216      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       903688      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3426807      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     72633302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95200658                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116915861                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17383778                       # Number of memory references committed
system.switch_cpus2.commit.loads             10694994                       # Number of loads committed
system.switch_cpus2.commit.membars              15740                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16798844                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105345219                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2380282                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3426807                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248352230                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367045921                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2745718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95200658                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116915861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95200658                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883689                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883689                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629756024                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191600780                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181150053                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31480                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315524                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.138928                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.916142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789667                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.906680                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.484362                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181534                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29064                       # number of overall hits
system.l20.overall_hits::total                  29064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    515572934                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      518319187                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    515572934                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       518319187                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    515572934                       # number of overall miss cycles
system.l20.overall_miss_latency::total      518319187                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33076                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33076                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33076                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121296                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121296                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121296                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129022.255756                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129192.220090                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129022.255756                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129192.220090                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129022.255756                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129192.220090                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    477925959                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480522915                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    477925959                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480522915                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    477925959                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480522915                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121296                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121296                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121296                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119601.090841                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119771.414506                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119601.090841                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119771.414506                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119601.090841                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119771.414506                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14582                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          189841                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24822                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.648094                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          239.302024                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.233636                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5617.446878                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4376.017462                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023369                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.548579                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427345                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37518                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37518                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10084                       # number of Writeback hits
system.l21.Writeback_hits::total                10084                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37518                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37518                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37518                       # number of overall hits
system.l21.overall_hits::total                  37518                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14567                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14582                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14567                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14582                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14567                       # number of overall misses
system.l21.overall_misses::total                14582                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3131208                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1748990675                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1752121883                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3131208                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1748990675                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1752121883                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3131208                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1748990675                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1752121883                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52085                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52100                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10084                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10084                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52085                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52100                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52085                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52100                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.279677                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.279885                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.279677                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.279885                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.279677                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.279885                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120065.262237                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120156.486284                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120065.262237                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120156.486284                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120065.262237                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120156.486284                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2286                       # number of writebacks
system.l21.writebacks::total                     2286                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14567                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14582                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14567                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14582                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14567                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14582                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1611693158                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1614684003                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1611693158                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1614684003                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1611693158                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1614684003                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.279677                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.279885                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.279677                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.279885                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.279677                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.279885                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110640.019084                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 110731.312783                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 110640.019084                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 110731.312783                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 110640.019084                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 110731.312783                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16682                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          759156                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28970                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.204902                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          408.089413                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.718387                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3786.764405                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.321277                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8082.106518                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033210                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000872                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308168                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000026                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657724                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52561                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52561                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19636                       # number of Writeback hits
system.l22.Writeback_hits::total                19636                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52561                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52561                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52561                       # number of overall hits
system.l22.overall_hits::total                  52561                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16668                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16682                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16668                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16682                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16668                       # number of overall misses
system.l22.overall_misses::total                16682                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1846565                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2187643325                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2189489890                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1846565                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2187643325                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2189489890                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1846565                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2187643325                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2189489890                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        69229                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              69243                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19636                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19636                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        69229                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               69243                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        69229                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              69243                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.240766                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240920                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.240766                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240920                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.240766                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240920                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131248.099652                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131248.644647                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131248.099652                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131248.644647                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131248.099652                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131248.644647                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3274                       # number of writebacks
system.l22.writebacks::total                     3274                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16668                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16682                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16668                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16682                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16668                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16682                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2030627804                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2032343749                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2030627804                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2032343749                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2030627804                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2032343749                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240766                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240920                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.240766                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240920                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.240766                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240920                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121827.922006                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 121828.542681                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 121827.922006                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 121828.542681                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 121827.922006                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 121828.542681                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.461039                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902379                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643064                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.846080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66555                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66555                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66555                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2266002929                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2266002929                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2266002929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2266002929                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2266002929                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2266002929                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34047.072782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34047.072782                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34047.072782                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34047.072782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34047.072782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34047.072782                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743699596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743699596                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    743699596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    743699596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    743699596                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    743699596                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22495.450575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22495.450575                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22495.450575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22495.450575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22495.450575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22495.450575                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.961203                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921975675                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701062.130996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.961203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868528                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17387093                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17387093                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17387093                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17387093                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17387093                       # number of overall hits
system.cpu1.icache.overall_hits::total       17387093                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4168299                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4168299                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17387111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17387111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17387111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17387111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17387111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17387111                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230032687                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4394.885214                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.067484                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.932516                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.840107                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.159893                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     21789474                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21789474                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4556431                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4556431                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10422                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10422                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26345905                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26345905                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26345905                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26345905                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165142                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165142                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165142                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165142                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165142                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12241636062                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12241636062                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12241636062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12241636062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12241636062                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12241636062                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21954616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21954616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4556431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4556431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10422                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     26511047                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26511047                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     26511047                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     26511047                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007522                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007522                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74127.938756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74127.938756                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74127.938756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74127.938756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74127.938756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74127.938756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10084                       # number of writebacks
system.cpu1.dcache.writebacks::total            10084                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113057                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113057                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113057                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113057                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52085                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52085                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2021863679                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2021863679                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2021863679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2021863679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2021863679                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2021863679                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38818.540444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38818.540444                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38818.540444                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38818.540444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38818.540444                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38818.540444                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996284                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013261848                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2038756.233400                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996284                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14547412                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14547412                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14547412                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14547412                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14547412                       # number of overall hits
system.cpu2.icache.overall_hits::total       14547412                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2241269                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2241269                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14547427                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14547427                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14547427                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14547427                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14547427                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14547427                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69229                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179517105                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 69485                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2583.537526                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.362263                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.637737                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899853                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100147                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10059508                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10059508                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6657303                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6657303                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21571                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21571                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16716811                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16716811                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16716811                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16716811                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149100                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149100                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       149100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       149100                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7968296110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7968296110                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7968296110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7968296110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7968296110                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7968296110                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10208608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10208608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6657303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6657303                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16865911                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16865911                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16865911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16865911                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014605                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014605                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008840                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008840                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008840                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008840                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53442.629846                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53442.629846                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53442.629846                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53442.629846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53442.629846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53442.629846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19636                       # number of writebacks
system.cpu2.dcache.writebacks::total            19636                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79871                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79871                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79871                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79871                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79871                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79871                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69229                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69229                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69229                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69229                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2605226807                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2605226807                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2605226807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2605226807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2605226807                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2605226807                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37632.015586                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37632.015586                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37632.015586                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37632.015586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37632.015586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37632.015586                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
