\doxysubsubsubsection{ADC Interrupts Definition}
\hypertarget{group__ADC__interrupts__definition}{}\label{group__ADC__interrupts__definition}\index{ADC Interrupts Definition@{ADC Interrupts Definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADC__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group__ADC__interrupts__definition_ga0ad335d835f54415194d448019569e00} 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+EOC}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}})
\item 
\Hypertarget{group__ADC__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group__ADC__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946} 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+AWD}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}})
\item 
\Hypertarget{group__ADC__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}\label{group__ADC__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631} 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+JEOC}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}})
\item 
\Hypertarget{group__ADC__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\label{group__ADC__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0} 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+OVR}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
