Analysis & Synthesis report for picorv32-DE2115
Fri Sep 12 12:39:43 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Sep 12 12:39:43 2025               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; picorv32-DE2115                                 ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; picorv32-DE2115    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Sep 12 12:39:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file src/mem_init.sv
Info (12021): Found 1 design units, including 1 entities, in source file src/gowin_sp/gowin_sp.v
    Info (12023): Found entity 1: Gowin_SP File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_wrap.v
    Info (12023): Found entity 1: uart_wrap File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file src/tang_nano_9k_leds.v
    Info (12023): Found entity 1: tang_leds File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/tang_nano_9k_leds.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/sram.v
    Info (12023): Found entity 1: sram File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/simpleuart.v
    Info (12023): Found entity 1: simpleuart File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file src/reset.v
    Info (12023): Found entity 1: reset_control File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/reset.v Line: 3
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(331) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(402) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1119) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1119
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1251) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1251) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1251
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1268) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1268) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1268
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1314) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1314
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1485) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1485) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1485
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1497) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1497
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1583) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1583
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1627) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1627) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1627
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1735) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1735
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1766) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1766
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1836) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1836) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1836
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1844) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1844) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1844
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1859) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1859) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1859
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1884) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1884) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1884
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32.v(1901) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1901
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32.v(1901) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1901
Info (12021): Found 8 design units, including 8 entities, in source file src/picorv32.v
    Info (12023): Found entity 1: picorv32 File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 62
    Info (12023): Found entity 2: picorv32_regs File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2174
    Info (12023): Found entity 3: picorv32_pcpi_mul File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2197
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2318
    Info (12023): Found entity 5: picorv32_pcpi_div File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2420
    Info (12023): Found entity 6: picorv32_axi File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2517
    Info (12023): Found entity 7: picorv32_axi_adapter File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2731
    Info (12023): Found entity 8: picorv32_wb File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 2815
Info (12021): Found 1 design units, including 1 entities, in source file src/countdown_timer.v
    Info (12023): Found entity 1: countdown_timer File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/countdown_timer.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at top.v(194): created implicit net for "mem_valid" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 194
Warning (10236): Verilog HDL Implicit Net warning at top.v(195): created implicit net for "mem_instr" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 195
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "reset_control" for hierarchy "reset_control:reset_controller" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 128
Info (12128): Elaborating entity "uart_wrap" for hierarchy "uart_wrap:uart" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 142
Info (12128): Elaborating entity "simpleuart" for hierarchy "uart_wrap:uart|simpleuart:uart" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v Line: 41
Warning (10230): Verilog HDL assignment warning at simpleuart.v(99): truncated value with size 32 to match size of target (4) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v Line: 99
Warning (10230): Verilog HDL assignment warning at simpleuart.v(114): truncated value with size 32 to match size of target (10) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v Line: 114
Warning (10230): Verilog HDL assignment warning at simpleuart.v(120): truncated value with size 32 to match size of target (10) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v Line: 120
Warning (10230): Verilog HDL assignment warning at simpleuart.v(132): truncated value with size 32 to match size of target (4) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v Line: 132
Info (12128): Elaborating entity "countdown_timer" for hierarchy "countdown_timer:cdt" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 153
Info (12128): Elaborating entity "sram" for hierarchy "sram:memory" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 165
Info (12128): Elaborating entity "Gowin_SP" for hierarchy "sram:memory|Gowin_SP:gmem3" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v Line: 102
Info (12128): Elaborating entity "Gowin_SP" for hierarchy "sram:memory|Gowin_SP:gmem2" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v Line: 180
Info (12128): Elaborating entity "Gowin_SP" for hierarchy "sram:memory|Gowin_SP:gmem1" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v Line: 258
Info (12128): Elaborating entity "Gowin_SP" for hierarchy "sram:memory|Gowin_SP:gmem0" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram.v Line: 336
Info (12128): Elaborating entity "tang_leds" for hierarchy "tang_leds:soc_leds" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 176
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32:cpu" File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(181): object "dbg_insn_addr" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(183): object "dbg_mem_valid" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(184): object "dbg_mem_instr" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(185): object "dbg_mem_ready" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(186): object "dbg_mem_addr" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(187): object "dbg_mem_wdata" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(188): object "dbg_mem_wstrb" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(189): object "dbg_mem_rdata" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(375): object "mem_busy" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(696): object "dbg_rs1val" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(697): object "dbg_rs2val" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(698): object "dbg_rs1val_valid" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(699): object "dbg_rs2val_valid" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 699
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(769): object "dbg_valid_insn" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 769
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1184): object "dbg_ascii_state" assigned a value but never read File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1184
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 890
Warning (10230): Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1245
Warning (10230): Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1250
Warning (10763): Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1252
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1252
Warning (10763): Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1269
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1269
Warning (10763): Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1315
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1315
Warning (10230): Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1349
Warning (10230): Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1404
Warning (10763): Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1498
Warning (10230): Verilog HDL assignment warning at picorv32.v(1546): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1546
Warning (10763): Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1628
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1628
Warning (10230): Verilog HDL assignment warning at picorv32.v(1731): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1731
Warning (10230): Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1761
Warning (10763): Verilog HDL warning at picorv32.v(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1837
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1837
Warning (10230): Verilog HDL assignment warning at picorv32.v(1842): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1842
Warning (10763): Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1845
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1845
Warning (10230): Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5) File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1850
Warning (10763): Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1860
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1860
Warning (10763): Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1885
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1885
Warning (10763): Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1902
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 1902
Warning (10034): Output port "pcpi_insn" at picorv32.v(111) has no driver File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v Line: 111
Error (12006): Node instance "sp_inst_0" instantiates undefined entity "SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v Line: 169
Error (12006): Node instance "sp_inst_0" instantiates undefined entity "SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v Line: 169
Error (12006): Node instance "sp_inst_0" instantiates undefined entity "SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v Line: 169
Error (12006): Node instance "sp_inst_0" instantiates undefined entity "SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/gowin_sp/gowin_sp.v Line: 169
Info (144001): Generated suppressed messages file D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 80 warnings
    Error: Peak virtual memory: 4744 megabytes
    Error: Processing ended: Fri Sep 12 12:39:43 2025
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg.


