// Seed: 1366580588
module module_0 (
    output tri1  id_0,
    input  wire  id_1,
    output tri1  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output wire  id_8,
    input  tri   id_9,
    input  tri   id_10,
    output uwire id_11
);
  parameter id_13 = -1;
  assign module_1.id_2 = 0;
  assign id_2 = id_3 == -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output supply0 id_0,
    output wor id_1,
    input uwire id_2,
    output uwire _id_3
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0
  );
  wire id_5;
  logic [-1  ==  -1 : -1 'b0] id_6 = -1;
  logic [-1 : id_3] id_7;
  ;
  id_8 :
  assert property (@(posedge id_5) 1)
  else $signed(13);
  ;
endmodule
