# ğŸš— Thunderbird Hazard Light  
*A digital hazard light system for the Thunderbird, built with FPGA technology!*  

![Project Banner](https://raw.githubusercontent.com/andreyp3054/thunderbird-hazard-light/main/images/fsm_banner.webp)

<p align="center">
    <img src="https://img.shields.io/github/stars/andreyp3054/thunderbird-hazard-light?style=for-the-badge">
    <img src="https://img.shields.io/github/forks/andreyp3054/thunderbird-hazard-light?style=for-the-badge">
    <img src="https://img.shields.io/github/license/andreyp3054/thunderbird-hazard-light?style=for-the-badge">
</p>

---

## ğŸš€ Project Overview  
This FPGA-based hazard light system is designed for **Ford Thunderbird vehicles**, providing:  
âœ… **Synchronized blinking** hazard lights  
âœ… **Adjustable timing** for light blinking  
âœ… **Low power consumption**  
âœ… **Customizable logic for future enhancements**  

---

## ğŸ“‚ Project Structure  
ğŸ“ thunderbird-hazard-light â”œâ”€â”€ ğŸ“‚ src # Source code (Verilog/VHDL) â”œâ”€â”€ ğŸ“‚ simulation # Testbenches & waveform analysis â”œâ”€â”€ ğŸ“‚ docs # Design documentation & schematics â”œâ”€â”€ ğŸ“‚ output_files # Quartus generated files â”œâ”€â”€ ğŸ“œ project.qpf # Quartus Project File â”œâ”€â”€ ğŸ“œ project.qsf # Quartus Settings File â”œâ”€â”€ ğŸ“œ README.md # This README file


---

## ğŸ”§ Setup & Installation  
### **1ï¸âƒ£ Clone the Repository**
```sh
git clone https://github.com/andreyp3054/thunderbird-hazard-light.git
cd thunderbird-hazard-light

```
### 2ï¸âƒ£ Open in Quartus  
Open project.qpf in Intel Quartus Prime.  
Compile the project by clicking Start Compilation.  
Run simulations in ModelSim/Questa if needed.  

### 3ï¸âƒ£ Upload to FPGA  
Connect your FPGA board.  
Use Quartus Programmer to upload the bitstream.  

### ğŸ¯ Usage  
ğŸ”¹ Simulation  
vsim -do run_test.do  
Open ModelSim/Questa and load testbench.sv.  
Run waveform analysis.  

ğŸ”¹ Hardware Deployment
Flash the .sof file onto your FPGA using Quartus Programmer.  
Connect the system to the Thunderbird hazard light circuit.  
Verify synchronized blinking.  

## ğŸ“Œ Pin Configuration
| **Pin Name** | **Function** | **Description** |
|-------------|-------------|----------------|
| Clk       | Clock Input  | Provides the system clock signal. |
| reset     | Reset Input  | Resets the hazard light system. |
| left      | Left Signal Light | Controls the left turn indicator. |
| right     | Right Signal Light | Controls the right turn indicator. |
| [2:0]  L  | Left Signal Output LEDs | Represents the left signal lights blinking LEDS. |
| [2:0]  r  | Right Signal Output LEDs | Represents the right signal lights blinking LEDS. |
**Hazard light activates when both left and right switches are true.**

![Pin Configuration](images/pin_config.png)  

## ğŸ“¸ Screenshots & Diagrams  

## âš™ï¸ Technologies Used  
FPGA Toolchain: Intel Quartus Prime  
Languages: Verilog / VHDL  
Simulation: ModelSim / Questa  
Hardware: FPGA & Thunderbird electrical system  

## ğŸ› ï¸ To-Do List  
 Create an algorithm for the hazard pattern in thunderbird  
 Create a wrapper file to map the params to pins  
 Create and integrate clock divider file to decrease LED blinking speed  
 Implement the code in FPGA with correct LED pins  

## ğŸ“œ License  
This project is for educational purposes only. The **clock divider file** was provided by Professor Stephen Haim from MSU-IIT, along with the lab activity manual and the hardware resources. The **algorithm for the hazard blinking pattern** was developed by me, while the remaining code files were created collaboratively by my partner and me.

## ğŸ’¬ Contact  
ğŸ“§ Email: markandrey.acebu@gmail.com  
ğŸ”— LinkedIn: Mark Andrey Acebu  
