INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART/UART_vivado/UART/UART.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Career tracks/Digial_IC/07-IcDesign_Projects/UART/UART_vivado/UART/UART.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
