{"vcs1":{"timestamp_begin":1681298157.609958170, "rt":0.71, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681298158.357405067, "rt":1.08, "ut":0.21, "st":0.15}}
{"link":{"timestamp_begin":1681298159.461613340, "rt":1.08, "ut":0.05, "st":0.75}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681298157.320957480}
{"VCS_COMP_START_TIME": 1681298157.320957480}
{"VCS_COMP_END_TIME": 1681298161.059332071}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
