Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 25 14:35:36 2023
| Host         : bogdan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file modul_principal_timing_summary_routed.rpt -pb modul_principal_timing_summary_routed.pb -rpx modul_principal_timing_summary_routed.rpx -warn_on_violation
| Design       : modul_principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.815        0.000                      0                  318        0.171        0.000                      0                  318        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.815        0.000                      0                  318        0.171        0.000                      0                  318        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 deb1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/stble_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.113%)  route 3.094ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    deb1/CLK
    SLICE_X5Y112         FDRE                                         r  deb1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  deb1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.813     6.575    deb1/cnt_reg[6]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  deb1/stble_i_3/O
                         net (fo=1, routed)           0.653     7.353    deb1/stble_i_3_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.477 f  deb1/stble_i_2/O
                         net (fo=13, routed)          1.108     8.585    deb1/cnt
    SLICE_X5Y110         LUT3 (Prop_lut3_I0_O)        0.124     8.709 r  deb1/stble_i_1/O
                         net (fo=1, routed)           0.519     9.228    deb1/stble0_out
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.585    15.007    deb1/CLK
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.043    deb1/stble_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.890ns (25.586%)  route 2.588ns (74.414%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.203     7.027    Tx_i/bitTmr_reg[13]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.280     7.431    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.442     7.997    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.121 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.663     8.785    Tx_i/bitTmr
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.584    15.006    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[12]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.747    Tx_i/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.890ns (25.586%)  route 2.588ns (74.414%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.203     7.027    Tx_i/bitTmr_reg[13]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.280     7.431    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.442     7.997    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.121 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.663     8.785    Tx_i/bitTmr
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.584    15.006    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.747    Tx_i/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 Rx_i/rx_baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.854ns (26.090%)  route 2.419ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Rx_i/rx_baud_counter_reg[9]/Q
                         net (fo=2, routed)           0.873     6.652    Rx_i/rx_baud_counter_reg[9]
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.776 r  Rx_i/rx_baud_counter[9]_i_5/O
                         net (fo=1, routed)           0.302     7.078    Rx_i/rx_baud_counter[9]_i_5_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  Rx_i/rx_baud_counter[9]_i_3/O
                         net (fo=2, routed)           0.574     7.776    deb2/rx_baud_tick
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.926 r  deb2/rx_baud_counter[9]_i_1/O
                         net (fo=10, routed)          0.670     8.596    Rx_i/rx_baud_counter_reg[0]_0[0]
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[6]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.637    14.650    Rx_i/rx_baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 Rx_i/rx_baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.854ns (26.090%)  route 2.419ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Rx_i/rx_baud_counter_reg[9]/Q
                         net (fo=2, routed)           0.873     6.652    Rx_i/rx_baud_counter_reg[9]
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.776 r  Rx_i/rx_baud_counter[9]_i_5/O
                         net (fo=1, routed)           0.302     7.078    Rx_i/rx_baud_counter[9]_i_5_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  Rx_i/rx_baud_counter[9]_i_3/O
                         net (fo=2, routed)           0.574     7.776    deb2/rx_baud_tick
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.926 r  deb2/rx_baud_counter[9]_i_1/O
                         net (fo=10, routed)          0.670     8.596    Rx_i/rx_baud_counter_reg[0]_0[0]
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[7]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.637    14.650    Rx_i/rx_baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 Rx_i/rx_baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.854ns (26.090%)  route 2.419ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Rx_i/rx_baud_counter_reg[9]/Q
                         net (fo=2, routed)           0.873     6.652    Rx_i/rx_baud_counter_reg[9]
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.776 r  Rx_i/rx_baud_counter[9]_i_5/O
                         net (fo=1, routed)           0.302     7.078    Rx_i/rx_baud_counter[9]_i_5_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  Rx_i/rx_baud_counter[9]_i_3/O
                         net (fo=2, routed)           0.574     7.776    deb2/rx_baud_tick
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.926 r  deb2/rx_baud_counter[9]_i_1/O
                         net (fo=10, routed)          0.670     8.596    Rx_i/rx_baud_counter_reg[0]_0[0]
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[8]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.637    14.650    Rx_i/rx_baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 Rx_i/rx_baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.854ns (26.090%)  route 2.419ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Rx_i/rx_baud_counter_reg[9]/Q
                         net (fo=2, routed)           0.873     6.652    Rx_i/rx_baud_counter_reg[9]
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.776 r  Rx_i/rx_baud_counter[9]_i_5/O
                         net (fo=1, routed)           0.302     7.078    Rx_i/rx_baud_counter[9]_i_5_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  Rx_i/rx_baud_counter[9]_i_3/O
                         net (fo=2, routed)           0.574     7.776    deb2/rx_baud_tick
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     7.926 r  deb2/rx_baud_counter[9]_i_1/O
                         net (fo=10, routed)          0.670     8.596    Rx_i/rx_baud_counter_reg[0]_0[0]
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.599    15.022    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.637    14.650    Rx_i/rx_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.531%)  route 2.465ns (73.469%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.203     7.027    Tx_i/bitTmr_reg[13]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.280     7.431    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.442     7.997    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.121 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.539     8.661    Tx_i/bitTmr
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.008    Tx_i/CLK
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[4]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    Tx_i/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.531%)  route 2.465ns (73.469%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.203     7.027    Tx_i/bitTmr_reg[13]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.280     7.431    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.442     7.997    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.121 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.539     8.661    Tx_i/bitTmr
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.008    Tx_i/CLK
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[5]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    Tx_i/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.890ns (26.531%)  route 2.465ns (73.469%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           1.203     7.027    Tx_i/bitTmr_reg[13]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.280     7.431    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.442     7.997    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.121 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.539     8.661    Tx_i/bitTmr
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.008    Tx_i/CLK
    SLICE_X2Y111         FDRE                                         r  Tx_i/bitTmr_reg[6]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    Tx_i/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 deb1/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.514    deb1/CLK
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  deb1/stble_reg/Q
                         net (fo=2, routed)           0.121     1.777    deb1/stble_reg_n_0
    SLICE_X4Y111         FDRE                                         r  deb1/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    deb1/CLK
    SLICE_X4Y111         FDRE                                         r  deb1/stbleTmp_reg/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     1.605    deb1/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_data_vec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.901%)  route 0.147ns (51.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X5Y89          FDRE                                         r  Rx_i/uart_rx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Rx_i/uart_rx_bit_reg/Q
                         net (fo=4, routed)           0.147     1.809    Rx_i/uart_rx_bit
    SLICE_X0Y89          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.875     2.040    Rx_i/CLK
    SLICE_X0Y89          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[7]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.070     1.630    Rx_i/uart_rx_data_vec_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Tx_i/bitIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.255%)  route 0.139ns (42.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.597     1.516    Tx_i/CLK
    SLICE_X3Y108         FDRE                                         r  Tx_i/bitIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Tx_i/bitIndex_reg[2]/Q
                         net (fo=3, routed)           0.139     1.796    Tx_i/bitIndex_reg[2]
    SLICE_X4Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  Tx_i/txBit_i_2/O
                         net (fo=1, routed)           0.000     1.841    Tx_i/txBit_i_2_n_0
    SLICE_X4Y109         FDSE                                         r  Tx_i/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.032    Tx_i/CLK
    SLICE_X4Y109         FDSE                                         r  Tx_i/txBit_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y109         FDSE (Hold_fdse_C_D)         0.091     1.643    Tx_i/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_bit_spacing_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_bit_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.420%)  route 0.119ns (34.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    Rx_i/CLK
    SLICE_X5Y90          FDRE                                         r  Rx_i/uart_rx_bit_spacing_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  Rx_i/uart_rx_bit_spacing_reg[3]/Q
                         net (fo=2, routed)           0.119     1.769    Rx_i/uart_rx_bit_spacing_reg_n_0_[3]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.098     1.867 r  Rx_i/uart_rx_bit_tick_i_1/O
                         net (fo=1, routed)           0.000     1.867    Rx_i/uart_rx_bit_tick_i_1_n_0
    SLICE_X6Y90          FDRE                                         r  Rx_i/uart_rx_bit_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X6Y90          FDRE                                         r  Rx_i/uart_rx_bit_tick_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.120     1.657    Rx_i/uart_rx_bit_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 deb2/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/FSM_onehot_uart_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.666%)  route 0.153ns (42.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.603     1.522    deb2/CLK
    SLICE_X2Y90          FDRE                                         r  deb2/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  deb2/stble_reg/Q
                         net (fo=11, routed)          0.153     1.840    Rx_i/FSM_onehot_uart_rx_state_reg[2]_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.885 r  Rx_i/FSM_onehot_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Rx_i/FSM_onehot_uart_rx_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.650    Rx_i/FSM_onehot_uart_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Rx_i/rx_baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X4Y88          FDRE                                         r  Rx_i/rx_baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Rx_i/rx_baud_counter_reg[5]/Q
                         net (fo=6, routed)           0.155     1.816    Rx_i/rx_baud_counter_reg[5]
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  Rx_i/rx_baud_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.861    Rx_i/plusOp[9]
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.870     2.035    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    Rx_i/rx_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Rx_i/rx_baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.173%)  route 0.173ns (47.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X4Y89          FDRE                                         r  Rx_i/rx_baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Rx_i/rx_baud_counter_reg[0]/Q
                         net (fo=8, routed)           0.173     1.835    Rx_i/rx_baud_counter_reg[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.048     1.883 r  Rx_i/rx_baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    Rx_i/plusOp[3]
    SLICE_X4Y88          FDRE                                         r  Rx_i/rx_baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    Rx_i/CLK
    SLICE_X4Y88          FDRE                                         r  Rx_i/rx_baud_counter_reg[3]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.107     1.643    Rx_i/rx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 deb2/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/FSM_onehot_uart_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    deb2/CLK
    SLICE_X4Y90          FDRE                                         r  deb2/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  deb2/stbleTmp_reg/Q
                         net (fo=10, routed)          0.105     1.755    Rx_i/stbleTmp
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.099     1.854 r  Rx_i/FSM_onehot_uart_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Rx_i/FSM_onehot_uart_rx_state[2]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.613    Rx_i/FSM_onehot_uart_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 deb2/stbleTmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/FSM_onehot_uart_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.096%)  route 0.106ns (31.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    deb2/CLK
    SLICE_X4Y90          FDRE                                         r  deb2/stbleTmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  deb2/stbleTmp_reg/Q
                         net (fo=10, routed)          0.106     1.756    Rx_i/stbleTmp
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.099     1.855 r  Rx_i/FSM_onehot_uart_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    Rx_i/FSM_onehot_uart_rx_state[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X4Y90          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091     1.612    Rx_i/FSM_onehot_uart_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_data_vec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    Rx_i/CLK
    SLICE_X0Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Rx_i/uart_rx_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.186     1.848    Rx_i/Q[3]
    SLICE_X1Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.875     2.040    Rx_i/CLK
    SLICE_X1Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.070     1.604    Rx_i/uart_rx_data_vec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Rx_i/rx_baud_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Rx_i/rx_baud_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Rx_i/rx_baud_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Rx_i/rx_baud_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     Rx_i/rx_baud_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.876ns  (logic 4.160ns (42.117%)  route 5.717ns (57.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.040     6.884    ssd_i/Count_reg[17]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.008 r  ssd_i/An_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.677    11.684    An_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.202 r  An_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.202    An[6]
    K2                                                                r  An[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.803ns (48.664%)  route 5.067ns (51.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.277     7.121    ssd_i/Count_reg[17]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.273 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.018     8.291    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.354     8.645 r  ssd_i/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.772    11.416    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.195 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.195    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.789ns  (logic 4.551ns (46.496%)  route 5.238ns (53.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.277     7.121    ssd_i/Count_reg[17]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.273 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.018     8.291    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.326     8.617 r  ssd_i/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.943    11.559    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.115 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.115    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 4.793ns (49.917%)  route 4.809ns (50.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.277     7.121    ssd_i/Count_reg[17]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.273 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.020     8.293    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.354     8.647 r  ssd_i/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.511    11.158    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.927 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.927    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.185ns  (logic 4.777ns (52.011%)  route 4.408ns (47.989%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[18]/Q
                         net (fo=14, routed)          0.980     6.824    ssd_i/Count_reg[18]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.150     6.974 r  ssd_i/Seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.985     7.959    ssd_i/Seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.356     8.315 r  ssd_i/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.442    10.757    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.511 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.511    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.773ns  (logic 4.530ns (51.632%)  route 4.243ns (48.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.277     7.121    ssd_i/Count_reg[17]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.273 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.020     8.293    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.326     8.619 r  ssd_i/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.565    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.098 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.098    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.487ns (52.580%)  route 4.047ns (47.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[18]/Q
                         net (fo=14, routed)          0.980     6.824    ssd_i/Count_reg[18]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.150     6.974 r  ssd_i/Seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.985     7.959    ssd_i/Seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.326     8.285 r  ssd_i/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.081    10.366    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.859 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.859    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tx_i/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 4.011ns (47.241%)  route 4.480ns (52.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.706     5.308    Tx_i/CLK
    SLICE_X4Y109         FDSE                                         r  Tx_i/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDSE (Prop_fdse_C_Q)         0.456     5.764 r  Tx_i/txBit_reg/Q
                         net (fo=1, routed)           4.480    10.244    Tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.799 r  Tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.799    Tx
    D4                                                                r  Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.391ns  (logic 4.195ns (49.996%)  route 4.196ns (50.004%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.277     7.121    ssd_i/Count_reg[17]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     7.245 r  ssd_i/An_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.919    10.164    An_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.717 r  An_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.717    An[7]
    U13                                                               r  An[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.216ns (50.335%)  route 4.160ns (49.665%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.723     5.326    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ssd_i/Count_reg[19]/Q
                         net (fo=14, routed)          1.214     7.058    ssd_i/Count_reg[19]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124     7.182 r  ssd_i/An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.946    10.128    An_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.702 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.702    An[2]
    T9                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_i/uart_rx_data_out_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxReady
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.377ns (73.247%)  route 0.503ns (26.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.603     1.522    Rx_i/CLK
    SLICE_X0Y90          FDRE                                         r  Rx_i/uart_rx_data_out_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Rx_i/uart_rx_data_out_stb_reg/Q
                         net (fo=1, routed)           0.503     2.166    RxReady_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.402 r  RxReady_OBUF_inst/O
                         net (fo=0)                   0.000     3.402    RxReady
    K15                                                               r  RxReady (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tx_i/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxReady
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.472ns (69.331%)  route 0.651ns (30.669%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.514    Tx_i/CLK
    SLICE_X4Y111         FDRE                                         r  Tx_i/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  Tx_i/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           0.185     1.840    Tx_i/txState[1]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.043     1.883 r  Tx_i/TxReady_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.466     2.350    TxReady_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.288     3.638 r  TxReady_OBUF_inst/O
                         net (fo=0)                   0.000     3.638    TxReady
    H17                                                               r  TxReady (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.531ns (71.415%)  route 0.613ns (28.585%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  ssd_i/Count_reg[19]/Q
                         net (fo=14, routed)          0.191     1.876    ssd_i/Count_reg[19]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.051     1.927 r  ssd_i/An_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.349    An_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.316     3.665 r  An_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.665    An[4]
    P14                                                               r  An[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.445ns (65.654%)  route 0.756ns (34.346%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          0.232     1.917    ssd_i/Count_reg[17]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  ssd_i/An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.486    An_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.723 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.723    An[0]
    J17                                                               r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.534ns (67.716%)  route 0.731ns (32.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    Rx_i/CLK
    SLICE_X0Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Rx_i/uart_rx_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.167     1.829    ssd_i/Q[3]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.148     2.025    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.107     2.132 r  ssd_i/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.549    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.787 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.787    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.504ns (65.785%)  route 0.782ns (34.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          0.232     1.917    ssd_i/Count_reg[17]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.042     1.959 r  ssd_i/An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.510    An_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.808 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.808    An[1]
    J18                                                               r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.461ns (61.700%)  route 0.907ns (38.300%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          0.293     1.978    ssd_i/Count_reg[17]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.023 r  ssd_i/An_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.637    An_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.890 r  An_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.890    An[5]
    T14                                                               r  An[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.490ns (62.288%)  route 0.902ns (37.712%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    Rx_i/CLK
    SLICE_X0Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Rx_i/uart_rx_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.167     1.829    ssd_i/Q[3]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.232     2.109    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.107     2.216 r  ssd_i/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.720    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.914 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.914    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.530ns (62.137%)  route 0.933ns (37.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    Rx_i/CLK
    SLICE_X1Y88          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Rx_i/uart_rx_data_vec_reg[0]/Q
                         net (fo=1, routed)           0.097     1.759    ssd_i/Q[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.048     1.807 f  ssd_i/Seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.365     2.172    ssd_i/Seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.107     2.279 r  ssd_i/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.750    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.984 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.984    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.527ns (61.387%)  route 0.960ns (38.613%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.521    ssd_i/CLK
    SLICE_X2Y89          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          0.286     1.971    ssd_i/Count_reg[17]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.043     2.014 r  ssd_i/An_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.675     2.689    An_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     4.008 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.008    An[3]
    J14                                                               r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx
                            (input port)
  Destination:            Rx_i/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.490ns (23.543%)  route 4.838ns (76.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  Rx (IN)
                         net (fo=0)                   0.000     0.000    Rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  Rx_IBUF_inst/O
                         net (fo=1, routed)           4.838     6.328    Rx_i/D[0]
    SLICE_X6Y89          FDSE                                         r  Rx_i/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601     5.024    Rx_i/CLK
    SLICE_X6Y89          FDSE                                         r  Rx_i/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 1.604ns (34.999%)  route 2.979ns (65.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.669     4.583    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.604     5.027    deb2/CLK
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[10]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 1.604ns (34.999%)  route 2.979ns (65.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.669     4.583    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.604     5.027    deb2/CLK
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[11]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 1.604ns (34.999%)  route 2.979ns (65.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.669     4.583    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.604     5.027    deb2/CLK
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[8]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 1.604ns (34.999%)  route 2.979ns (65.001%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.669     4.583    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.604     5.027    deb2/CLK
    SLICE_X3Y91          FDRE                                         r  deb2/cnt_reg[9]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.604ns (35.919%)  route 2.862ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.552     4.466    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603     5.026    deb2/CLK
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.604ns (35.919%)  route 2.862ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.552     4.466    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603     5.026    deb2/CLK
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[5]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.604ns (35.919%)  route 2.862ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.552     4.466    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603     5.026    deb2/CLK
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.604ns (35.919%)  route 2.862ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.914 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.552     4.466    deb2/sigTmp_i_1__0_n_0
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603     5.026    deb2/CLK
    SLICE_X3Y90          FDRE                                         r  deb2/cnt_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/stble_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.425ns  (logic 1.632ns (36.885%)  route 2.793ns (63.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           2.310     3.790    deb2/Rst_IBUF
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.152     3.942 r  deb2/stble_i_1__0/O
                         net (fo=1, routed)           0.483     4.425    deb2/stble0_out
    SLICE_X2Y90          FDRE                                         r  deb2/stble_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603     5.026    deb2/CLK
    SLICE_X2Y90          FDRE                                         r  deb2/stble_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/stble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.248ns (30.766%)  route 0.558ns (69.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.558     0.806    deb2/Rst_IBUF
    SLICE_X2Y90          FDRE                                         r  deb2/stble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.876     2.041    deb2/CLK
    SLICE_X2Y90          FDRE                                         r  deb2/stble_reg/C

Slack:                    inf
  Source:                 Send
                            (input port)
  Destination:            deb1/stble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.254ns (28.356%)  route 0.641ns (71.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  Send (IN)
                         net (fo=0)                   0.000     0.000    Send
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  Send_IBUF_inst/O
                         net (fo=4, routed)           0.641     0.894    deb1/Send_IBUF
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    deb1/CLK
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/C

Slack:                    inf
  Source:                 Send
                            (input port)
  Destination:            deb1/sigTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.254ns (26.730%)  route 0.695ns (73.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  Send (IN)
                         net (fo=0)                   0.000     0.000    Send
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  Send_IBUF_inst/O
                         net (fo=4, routed)           0.695     0.949    deb1/Send_IBUF
    SLICE_X5Y110         FDRE                                         r  deb1/sigTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    deb1/CLK
    SLICE_X5Y110         FDRE                                         r  deb1/sigTmp_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.293ns (28.466%)  route 0.736ns (71.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.029    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.293ns (28.466%)  route 0.736ns (71.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.029    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[5]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.293ns (28.466%)  route 0.736ns (71.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.029    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.293ns (28.466%)  route 0.736ns (71.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.029    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y86          FDRE                                         r  ssd_i/Count_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.293ns (27.049%)  route 0.790ns (72.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.194     1.083    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.293ns (27.049%)  route 0.790ns (72.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.194     1.083    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.293ns (27.049%)  route 0.790ns (72.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.596     0.843    ssd_i/Rst_IBUF
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.888 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.194     1.083    ssd_i/Count[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    ssd_i/CLK
    SLICE_X2Y85          FDRE                                         r  ssd_i/Count_reg[2]/C





