{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 560 -defaultsOSRD
preplace port CFG_BRAM_BUSYB -pg 1 -y 150 -defaultsOSRD
preplace port ADC_DATA_CLK -pg 1 -y 200 -defaultsOSRD
preplace port ADC_FIFO_RESET -pg 1 -y 240 -defaultsOSRD
preplace port CFG_BRAM_ENB -pg 1 -y 380 -defaultsOSRD
preplace port CFG_BRAM_RSTB -pg 1 -y 400 -defaultsOSRD
preplace port ADC_DATA_VALID -pg 1 -y 220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 580 -defaultsOSRD
preplace port CFG_BRAM_CLKB -pg 1 -y 120 -defaultsOSRD
preplace port ADC_DATA_EOF -pg 1 -y 260 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -y 700 -defaultsOSRD
preplace portBus CFG_BRAM_ADDRB -pg 1 -y 100 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -y 750 -defaultsOSRD
preplace portBus PL_IRQ -pg 1 -y 450 -defaultsOSRD
preplace portBus CFG_BRAM_DOUTB -pg 1 -y 280 -defaultsOSRD
preplace portBus CFG_BRAM_WEB -pg 1 -y 420 -defaultsOSRD
preplace portBus CFG_BRAM_DINB -pg 1 -y 360 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -y 540 -defaultsOSRD
preplace portBus ADC_BUS -pg 1 -y 180 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 1 -y 630 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 3 -y 370 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 140 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 590 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 620 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 590 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 610 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc processing_system7_0_GPIO_O 1 5 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1140
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 380 0 NJ 0 NJ 0 NJ 0 1990
preplace netloc CFG_BRAM_WEB_1 1 0 4 20J 90 NJ 90 NJ 90 1150J
preplace netloc CFG_BRAM_RSTB_1 1 0 4 -10J 80 NJ 80 NJ 80 1160J
preplace netloc ADC_FIFO_RESET_1 1 0 2 NJ 240 NJ
preplace netloc xlconcat_1_dout 1 4 1 1500
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 10 800 NJ 800 NJ 800 NJ 800 NJ 800 1970
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N
preplace netloc ADC_DATA_EOF_1 1 0 2 NJ 260 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 1 3 370 420 710 750 1170
preplace netloc adc_axi_streamer_M00_AXIS 1 2 1 740
preplace netloc CFG_BRAM_WREN_1 1 0 4 10J 100 NJ 100 NJ 100 1110J
preplace netloc CFG_BRAM_CLKB_1 1 0 4 NJ 120 NJ 120 NJ 120 NJ
preplace netloc ADC_DATA_VALID_1 1 0 2 NJ 220 NJ
preplace netloc axi_dma_mm2s_introut 1 3 1 1130
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_dma_M_AXI_S2MM 1 3 1 1110
preplace netloc axi_dma_M_AXI_MM2S 1 3 1 1120
preplace netloc CFG_BRAM_ADDR_1 1 0 4 0J 110 NJ 110 NJ 110 1120J
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 730
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N
preplace netloc blk_mem_gen_0_rstb_busy 1 4 2 NJ 150 N
preplace netloc blk_mem_gen_0_doutb 1 3 3 1170 280 NJ 280 NJ
preplace netloc CFG_BRAM_DINB_1 1 0 4 -20J 70 NJ 70 NJ 70 1170J
preplace netloc EMIO_I_1 1 0 6 -10J 780 NJ 780 NJ 780 NJ 780 NJ 780 1980
preplace netloc ADC_BUS_1 1 0 2 NJ 180 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -10 730 360 360 720 790 1160 790 1510 790 1990
preplace netloc PL_IRQ_1 1 0 4 NJ 450 NJ 450 700J 490 1170J
preplace netloc ADC_DATA_CLK_2 1 0 2 NJ 200 NJ
preplace netloc axi_dma_s2mm_introut 1 3 1 1160
levelinfo -pg 1 -40 190 540 940 1350 1740 2020 -top -120 -bot 810
"
}
{
   "da_axi4_cnt":"21",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"25",
   "da_ps7_cnt":"1"
}
