Protel Design System Design Rule Check
PCB File : C:\Dott\LIDO\lido-hardware\LIDO_HW_2022_04_V01\LIDO_HW_2022_04_V01.PcbDoc
Date     : 05/07/2022
Time     : 15:04:26

Processing Rule : Clearance Constraint (Gap=0.3mm) (InNetClass('PWR_VIN')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (InNetClass('PWR_VIN') and IsRegion),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (InNetClass('PWR_BOARD')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.125mm) (WithinRoom('roomU200')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (InNetClass('PWR_DRIVER')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (IsRegion AND (OnLayer('GND 2') OR  OnLayer('GND 4') or OnLayer('GND 5'))),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (IsRegion AND InNetClass('PWR_DRIVER')),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.25mm) (InNetClass('PWR_BOARD') and IsRegion),(IsVia)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=1.5mm) (Preferred=0.15mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (Disabled)(IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room roomU200 (Bounding Region = (353.25mm, 292.5mm, 363.15mm, 302.4mm) (WithinRoom('roomU200'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 0
Waived Violations : 0
Time Elapsed        : 00:00:02