# ğŸ–¥ï¸ RISC-V Emulator

A simple RISC-V **assembler**, **emulator**, and **disassembler** written in Python.  
It can be used both as a **command-line tool** and as a **Python library**.

---

## ğŸ‘‹ Features
- Assemble `.s` RISC-V assembly files into binary machine code
- Run binary files on a simple RISC-V CPU emulator
- Disassemble binary files back into readable assembly
- One-step assemble-and-run mode
- Works as both CLI tool and importable Python package

---

## ğŸ“¦ Installation

From PyPI:
```bash
pip install riscv-emulator
```

From source:
```bash
git clone https://github.com/samalneedi/riscv_emulator.git
cd riscv_emulator
pip install .
```

---

## ğŸš€ Usage

### CLI Commands
```bash
# Assemble a file
riscv assemble program.s

# Run a binary
riscv run program.bin

# Assemble and run in one step
riscv full program.s

# Disassemble a hexcode
riscv disassemble [hexcode]
```

---

### Python API
```python
from riscv_emulator import emulator

emu = emulator()
emu.assemble("program.s")
emu.load_program("program.bin")
emu.run()
```

---

## ğŸ“‚ Project Structure
```
riscv_emulator/
â”œâ”€â”€ riscv_emulator/
â”‚   â”œâ”€â”€ __init__.py
â”‚   â”œâ”€â”€ assembler.py
â”‚   â”œâ”€â”€ debugger.py
â”‚   â”œâ”€â”€ disassembler.py
â”‚   â”œâ”€â”€ emulator.py
â”‚   â”œâ”€â”€ main.py
â”œâ”€â”€ README.md
â”œâ”€â”€ pyproject.toml
â”œâ”€â”€ LICENSE
```

---

## ğŸ“ License
This project is licensed under the terms of the **MIT License**.  
See the [LICENSE](LICENSE) file for details.

---

## ğŸ’¡ Example
Example assembly file (`program.s`):
```asm
addi x1, zero, 3
addi x2, zero, 4
add  x3, x1, x2
```
Run it:
```bash
riscv full program.s
```

---

## ğŸ¤ Contributing
Pull requests are welcome!  
If you find a bug or have a feature request, please open an issue on GitHub.

---

## ğŸ›  Requirements
- Python 3.8+
- No external dependencies
